# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jul 24 2022 20:50:11

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_LED_1
			6.2.2::Path details for port: o_LED_2
			6.2.3::Path details for port: o_LED_3
			6.2.4::Path details for port: o_LED_4
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_LED_1
			6.5.2::Path details for port: o_LED_2
			6.5.3::Path details for port: o_LED_3
			6.5.4::Path details for port: o_LED_4
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | Frequency: 162.77 MHz  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
i_Clk         i_Clk          40000            33856       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
o_LED_1    i_Clk       8705          i_Clk:R                
o_LED_2    i_Clk       8418          i_Clk:R                
o_LED_3    i_Clk       8362          i_Clk:R                
o_LED_4    i_Clk       7836          i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
o_LED_1    i_Clk       8293                  i_Clk:R                
o_LED_2    i_Clk       7970                  i_Clk:R                
o_LED_3    i_Clk       7907                  i_Clk:R                
o_LED_4    i_Clk       7367                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for i_Clk
***********************************
Clock: i_Clk
Frequency: 162.77 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_20_LC_7_8_2/in3
Capture Clock    : led_blink_inst.r_Count_1_20_LC_7_8_2/clk
Setup Constraint : 40000p
Path slack       : 33856p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
led_blink_inst.r_Count_1_9_LC_8_8_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  33856  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  33856  RISE       2
led_blink_inst.r_Count_1_14_LC_8_8_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  33856  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryin        LogicCell40_SEQ_MODE_0000      0              5608  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryout       LogicCell40_SEQ_MODE_0000    126              5734  33856  RISE       2
led_blink_inst.r_Count_1_16_LC_8_8_7/carryin              LogicCell40_SEQ_MODE_1000      0              5734  33856  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/carryout             LogicCell40_SEQ_MODE_1000    126              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_19_LC_8_9_2/carryin        LogicCell40_SEQ_MODE_0000      0              6309  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_19_LC_8_9_2/carryout       LogicCell40_SEQ_MODE_0000    126              6435  33856  RISE       2
I__315/I                                                  InMux                          0              6435  33856  RISE       1
I__315/O                                                  InMux                        259              6695  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_20_LC_8_9_3/in3            LogicCell40_SEQ_MODE_0000      0              6695  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_20_LC_8_9_3/lcout          LogicCell40_SEQ_MODE_0000    316              7010  33856  RISE       1
I__316/I                                                  Odrv4                          0              7010  33856  RISE       1
I__316/O                                                  Odrv4                        351              7361  33856  RISE       1
I__317/I                                                  Span4Mux_h                     0              7361  33856  RISE       1
I__317/O                                                  Span4Mux_h                   302              7662  33856  RISE       1
I__318/I                                                  LocalMux                       0              7662  33856  RISE       1
I__318/O                                                  LocalMux                     330              7992  33856  RISE       1
I__319/I                                                  InMux                          0              7992  33856  RISE       1
I__319/O                                                  InMux                        259              8252  33856  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/in3                  LogicCell40_SEQ_MODE_1000      0              8252  33856  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_20_LC_7_8_2/in3
Capture Clock    : led_blink_inst.r_Count_1_20_LC_7_8_2/clk
Setup Constraint : 40000p
Path slack       : 33856p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
led_blink_inst.r_Count_1_9_LC_8_8_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  33856  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  33856  RISE       2
led_blink_inst.r_Count_1_14_LC_8_8_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  33856  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryin        LogicCell40_SEQ_MODE_0000      0              5608  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryout       LogicCell40_SEQ_MODE_0000    126              5734  33856  RISE       2
led_blink_inst.r_Count_1_16_LC_8_8_7/carryin              LogicCell40_SEQ_MODE_1000      0              5734  33856  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/carryout             LogicCell40_SEQ_MODE_1000    126              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_19_LC_8_9_2/carryin        LogicCell40_SEQ_MODE_0000      0              6309  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_19_LC_8_9_2/carryout       LogicCell40_SEQ_MODE_0000    126              6435  33856  RISE       2
I__315/I                                                  InMux                          0              6435  33856  RISE       1
I__315/O                                                  InMux                        259              6695  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_20_LC_8_9_3/in3            LogicCell40_SEQ_MODE_0000      0              6695  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_20_LC_8_9_3/lcout          LogicCell40_SEQ_MODE_0000    316              7010  33856  RISE       1
I__316/I                                                  Odrv4                          0              7010  33856  RISE       1
I__316/O                                                  Odrv4                        351              7361  33856  RISE       1
I__317/I                                                  Span4Mux_h                     0              7361  33856  RISE       1
I__317/O                                                  Span4Mux_h                   302              7662  33856  RISE       1
I__318/I                                                  LocalMux                       0              7662  33856  RISE       1
I__318/O                                                  LocalMux                     330              7992  33856  RISE       1
I__319/I                                                  InMux                          0              7992  33856  RISE       1
I__319/O                                                  InMux                        259              8252  33856  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/in3                  LogicCell40_SEQ_MODE_1000      0              8252  33856  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

   6.2.1::Path details for port: o_LED_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_1
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8705


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5784
---------------------------- ------
Clock To Out Delay             8705

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               led_blink_top              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__1064/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__1064/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__1065/I                                           GlobalMux                  0      1918               RISE  1       
I__1065/O                                           GlobalMux                  154    2073               RISE  1       
I__1068/I                                           ClkMux                     0      2073               RISE  1       
I__1068/O                                           ClkMux                     309    2381               RISE  1       
led_blink_inst.o_LED_1_LC_7_7_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
led_blink_inst.o_LED_1_LC_7_7_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__193/I                               Odrv4                      0      2921               RISE  1       
I__193/O                               Odrv4                      351    3272               RISE  1       
I__195/I                               Span4Mux_s3_h              0      3272               RISE  1       
I__195/O                               Span4Mux_s3_h              231    3503               RISE  1       
I__196/I                               IoSpan4Mux                 0      3503               RISE  1       
I__196/O                               IoSpan4Mux                 288    3791               RISE  1       
I__197/I                               LocalMux                   0      3791               RISE  1       
I__197/O                               LocalMux                   330    4121               RISE  1       
I__198/I                               IoInMux                    0      4121               RISE  1       
I__198/O                               IoInMux                    259    4380               RISE  1       
o_LED_1_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      4380               RISE  1       
o_LED_1_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   6617               FALL  1       
o_LED_1_obuf_iopad/DIN                 IO_PAD                     0      6617               FALL  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2088   8705               FALL  1       
o_LED_1                                led_blink_top              0      8705               FALL  1       

6.2.2::Path details for port: o_LED_2   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_2
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8418


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5497
---------------------------- ------
Clock To Out Delay             8418

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               led_blink_top              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__1064/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__1064/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__1065/I                                           GlobalMux                  0      1918               RISE  1       
I__1065/O                                           GlobalMux                  154    2073               RISE  1       
I__1083/I                                           ClkMux                     0      2073               RISE  1       
I__1083/O                                           ClkMux                     309    2381               RISE  1       
led_blink_inst.o_LED_2_LC_9_4_7/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
led_blink_inst.o_LED_2_LC_9_4_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__376/I                               Odrv4                      0      2921               RISE  1       
I__376/O                               Odrv4                      351    3272               RISE  1       
I__378/I                               Span4Mux_s3_h              0      3272               RISE  1       
I__378/O                               Span4Mux_s3_h              231    3503               RISE  1       
I__380/I                               LocalMux                   0      3503               RISE  1       
I__380/O                               LocalMux                   330    3833               RISE  1       
I__381/I                               IoInMux                    0      3833               RISE  1       
I__381/O                               IoInMux                    259    4093               RISE  1       
o_LED_2_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      4093               RISE  1       
o_LED_2_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   6330               FALL  1       
o_LED_2_obuf_iopad/DIN                 IO_PAD                     0      6330               FALL  1       
o_LED_2_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2088   8418               FALL  1       
o_LED_2                                led_blink_top              0      8418               FALL  1       

6.2.3::Path details for port: o_LED_3   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_3
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8362


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5441
---------------------------- ------
Clock To Out Delay             8362

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               led_blink_top              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__1064/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__1064/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__1065/I                                           GlobalMux                  0      1918               RISE  1       
I__1065/O                                           GlobalMux                  154    2073               RISE  1       
I__1086/I                                           ClkMux                     0      2073               RISE  1       
I__1086/O                                           ClkMux                     309    2381               RISE  1       
led_blink_inst.o_LED_3_LC_11_4_3/clk                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
led_blink_inst.o_LED_3_LC_11_4_3/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__725/I                                Odrv4                      0      2921               RISE  1       
I__725/O                                Odrv4                      351    3272               RISE  1       
I__727/I                                Span4Mux_s1_h              0      3272               RISE  1       
I__727/O                                Span4Mux_s1_h              175    3447               RISE  1       
I__729/I                                LocalMux                   0      3447               RISE  1       
I__729/O                                LocalMux                   330    3777               RISE  1       
I__730/I                                IoInMux                    0      3777               RISE  1       
I__730/O                                IoInMux                    259    4037               RISE  1       
o_LED_3_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      4037               RISE  1       
o_LED_3_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   6274               FALL  1       
o_LED_3_obuf_iopad/DIN                  IO_PAD                     0      6274               FALL  1       
o_LED_3_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2088   8362               FALL  1       
o_LED_3                                 led_blink_top              0      8362               FALL  1       

6.2.4::Path details for port: o_LED_4   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_4
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               led_blink_top              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__1064/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__1064/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__1065/I                                           GlobalMux                  0      1918               RISE  1       
I__1065/O                                           GlobalMux                  154    2073               RISE  1       
I__1082/I                                           ClkMux                     0      2073               RISE  1       
I__1082/O                                           ClkMux                     309    2381               RISE  1       
led_blink_inst.o_LED_4_LC_12_7_7/clk                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
led_blink_inst.o_LED_4_LC_12_7_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__1141/I                               LocalMux                   0      2921               RISE  1       
I__1141/O                               LocalMux                   330    3251               RISE  1       
I__1143/I                               IoInMux                    0      3251               RISE  1       
I__1143/O                               IoInMux                    259    3510               RISE  1       
o_LED_4_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_LED_4_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_LED_4_obuf_iopad/DIN                  IO_PAD                     0      5748               FALL  1       
o_LED_4_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2088   7836               FALL  1       
o_LED_4                                 led_blink_top              0      7836               FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_1
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8293


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5372
---------------------------- ------
Clock To Out Delay             8293

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               led_blink_top              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__1064/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__1064/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__1065/I                                           GlobalMux                  0      1918               RISE  1       
I__1065/O                                           GlobalMux                  154    2073               RISE  1       
I__1068/I                                           ClkMux                     0      2073               RISE  1       
I__1068/O                                           ClkMux                     309    2381               RISE  1       
led_blink_inst.o_LED_1_LC_7_7_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
led_blink_inst.o_LED_1_LC_7_7_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__193/I                               Odrv4                      0      2921               FALL  1       
I__193/O                               Odrv4                      372    3293               FALL  1       
I__195/I                               Span4Mux_s3_h              0      3293               FALL  1       
I__195/O                               Span4Mux_s3_h              231    3525               FALL  1       
I__196/I                               IoSpan4Mux                 0      3525               FALL  1       
I__196/O                               IoSpan4Mux                 323    3847               FALL  1       
I__197/I                               LocalMux                   0      3847               FALL  1       
I__197/O                               LocalMux                   309    4156               FALL  1       
I__198/I                               IoInMux                    0      4156               FALL  1       
I__198/O                               IoInMux                    217    4373               FALL  1       
o_LED_1_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      4373               FALL  1       
o_LED_1_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   6379               RISE  1       
o_LED_1_obuf_iopad/DIN                 IO_PAD                     0      6379               RISE  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out      IO_PAD                     1914   8293               RISE  1       
o_LED_1                                led_blink_top              0      8293               RISE  1       

6.5.2::Path details for port: o_LED_2   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_2
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7970


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5049
---------------------------- ------
Clock To Out Delay             7970

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               led_blink_top              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__1064/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__1064/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__1065/I                                           GlobalMux                  0      1918               RISE  1       
I__1065/O                                           GlobalMux                  154    2073               RISE  1       
I__1083/I                                           ClkMux                     0      2073               RISE  1       
I__1083/O                                           ClkMux                     309    2381               RISE  1       
led_blink_inst.o_LED_2_LC_9_4_7/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
led_blink_inst.o_LED_2_LC_9_4_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__376/I                               Odrv4                      0      2921               FALL  1       
I__376/O                               Odrv4                      372    3293               FALL  1       
I__378/I                               Span4Mux_s3_h              0      3293               FALL  1       
I__378/O                               Span4Mux_s3_h              231    3525               FALL  1       
I__380/I                               LocalMux                   0      3525               FALL  1       
I__380/O                               LocalMux                   309    3833               FALL  1       
I__381/I                               IoInMux                    0      3833               FALL  1       
I__381/O                               IoInMux                    217    4051               FALL  1       
o_LED_2_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      4051               FALL  1       
o_LED_2_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   6056               RISE  1       
o_LED_2_obuf_iopad/DIN                 IO_PAD                     0      6056               RISE  1       
o_LED_2_obuf_iopad/PACKAGEPIN:out      IO_PAD                     1914   7970               RISE  1       
o_LED_2                                led_blink_top              0      7970               RISE  1       

6.5.3::Path details for port: o_LED_3   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_3
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               led_blink_top              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__1064/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__1064/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__1065/I                                           GlobalMux                  0      1918               RISE  1       
I__1065/O                                           GlobalMux                  154    2073               RISE  1       
I__1086/I                                           ClkMux                     0      2073               RISE  1       
I__1086/O                                           ClkMux                     309    2381               RISE  1       
led_blink_inst.o_LED_3_LC_11_4_3/clk                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
led_blink_inst.o_LED_3_LC_11_4_3/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__725/I                                Odrv4                      0      2921               FALL  1       
I__725/O                                Odrv4                      372    3293               FALL  1       
I__727/I                                Span4Mux_s1_h              0      3293               FALL  1       
I__727/O                                Span4Mux_s1_h              168    3461               FALL  1       
I__729/I                                LocalMux                   0      3461               FALL  1       
I__729/O                                LocalMux                   309    3770               FALL  1       
I__730/I                                IoInMux                    0      3770               FALL  1       
I__730/O                                IoInMux                    217    3987               FALL  1       
o_LED_3_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_LED_3_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_LED_3_obuf_iopad/DIN                  IO_PAD                     0      5993               RISE  1       
o_LED_3_obuf_iopad/PACKAGEPIN:out       IO_PAD                     1914   7907               RISE  1       
o_LED_3                                 led_blink_top              0      7907               RISE  1       

6.5.4::Path details for port: o_LED_4   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_4
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               led_blink_top              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__1064/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__1064/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__1065/I                                           GlobalMux                  0      1918               RISE  1       
I__1065/O                                           GlobalMux                  154    2073               RISE  1       
I__1082/I                                           ClkMux                     0      2073               RISE  1       
I__1082/O                                           ClkMux                     309    2381               RISE  1       
led_blink_inst.o_LED_4_LC_12_7_7/clk                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
led_blink_inst.o_LED_4_LC_12_7_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__1141/I                               LocalMux                   0      2921               FALL  1       
I__1141/O                               LocalMux                   309    3230               FALL  1       
I__1143/I                               IoInMux                    0      3230               FALL  1       
I__1143/O                               IoInMux                    217    3447               FALL  1       
o_LED_4_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_LED_4_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_LED_4_obuf_iopad/DIN                  IO_PAD                     0      5453               RISE  1       
o_LED_4_obuf_iopad/PACKAGEPIN:out       IO_PAD                     1914   7367               RISE  1       
o_LED_4                                 led_blink_top              0      7367               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_20_LC_7_8_2/in3
Capture Clock    : led_blink_inst.r_Count_1_20_LC_7_8_2/clk
Setup Constraint : 40000p
Path slack       : 33856p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
led_blink_inst.r_Count_1_9_LC_8_8_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  33856  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  33856  RISE       2
led_blink_inst.r_Count_1_14_LC_8_8_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  33856  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryin        LogicCell40_SEQ_MODE_0000      0              5608  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryout       LogicCell40_SEQ_MODE_0000    126              5734  33856  RISE       2
led_blink_inst.r_Count_1_16_LC_8_8_7/carryin              LogicCell40_SEQ_MODE_1000      0              5734  33856  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/carryout             LogicCell40_SEQ_MODE_1000    126              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_19_LC_8_9_2/carryin        LogicCell40_SEQ_MODE_0000      0              6309  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_19_LC_8_9_2/carryout       LogicCell40_SEQ_MODE_0000    126              6435  33856  RISE       2
I__315/I                                                  InMux                          0              6435  33856  RISE       1
I__315/O                                                  InMux                        259              6695  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_20_LC_8_9_3/in3            LogicCell40_SEQ_MODE_0000      0              6695  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_20_LC_8_9_3/lcout          LogicCell40_SEQ_MODE_0000    316              7010  33856  RISE       1
I__316/I                                                  Odrv4                          0              7010  33856  RISE       1
I__316/O                                                  Odrv4                        351              7361  33856  RISE       1
I__317/I                                                  Span4Mux_h                     0              7361  33856  RISE       1
I__317/O                                                  Span4Mux_h                   302              7662  33856  RISE       1
I__318/I                                                  LocalMux                       0              7662  33856  RISE       1
I__318/O                                                  LocalMux                     330              7992  33856  RISE       1
I__319/I                                                  InMux                          0              7992  33856  RISE       1
I__319/O                                                  InMux                        259              8252  33856  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/in3                  LogicCell40_SEQ_MODE_1000      0              8252  33856  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_20_LC_8_6_2/in2
Capture Clock    : led_blink_inst.r_Count_2_20_LC_8_6_2/clk
Setup Constraint : 40000p
Path slack       : 34060p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5029
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
led_blink_inst.r_Count_2_7_LC_9_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  34060  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  34060  RISE       2
led_blink_inst.r_Count_2_8_LC_9_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34060  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34060  RISE       2
led_blink_inst.r_Count_2_13_LC_9_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34060  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryin        LogicCell40_SEQ_MODE_0000      0              5481  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryout       LogicCell40_SEQ_MODE_0000    126              5608  34060  RISE       2
led_blink_inst.r_Count_2_15_LC_9_7_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34060  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/carryin        LogicCell40_SEQ_MODE_0000      0              5734  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/carryout       LogicCell40_SEQ_MODE_0000    126              5860  34060  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34060  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_17_LC_9_8_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_17_LC_9_8_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_18_LC_9_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_18_LC_9_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_19_LC_9_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              6309  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_19_LC_9_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              6435  34060  RISE       2
I__562/I                                                  InMux                          0              6435  34060  RISE       1
I__562/O                                                  InMux                        259              6695  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_20_LC_9_8_3/in3            LogicCell40_SEQ_MODE_0000      0              6695  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_20_LC_9_8_3/lcout          LogicCell40_SEQ_MODE_0000    316              7010  34060  RISE       1
I__563/I                                                  Odrv4                          0              7010  34060  RISE       1
I__563/O                                                  Odrv4                        351              7361  34060  RISE       1
I__564/I                                                  LocalMux                       0              7361  34060  RISE       1
I__564/O                                                  LocalMux                     330              7691  34060  RISE       1
I__565/I                                                  InMux                          0              7691  34060  RISE       1
I__565/O                                                  InMux                        259              7950  34060  RISE       1
I__566/I                                                  CascadeMux                     0              7950  34060  RISE       1
I__566/O                                                  CascadeMux                     0              7950  34060  RISE       1
led_blink_inst.r_Count_2_20_LC_8_6_2/in2                  LogicCell40_SEQ_MODE_1000      0              7950  34060  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_20_LC_8_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_17_LC_8_6_0/in2
Capture Clock    : led_blink_inst.r_Count_2_17_LC_8_6_0/clk
Setup Constraint : 40000p
Path slack       : 34137p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           7873
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
led_blink_inst.r_Count_2_7_LC_9_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  34060  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  34060  RISE       2
led_blink_inst.r_Count_2_8_LC_9_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34060  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34060  RISE       2
led_blink_inst.r_Count_2_13_LC_9_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34060  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryin        LogicCell40_SEQ_MODE_0000      0              5481  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryout       LogicCell40_SEQ_MODE_0000    126              5608  34060  RISE       2
led_blink_inst.r_Count_2_15_LC_9_7_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34060  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/carryin        LogicCell40_SEQ_MODE_0000      0              5734  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/carryout       LogicCell40_SEQ_MODE_0000    126              5860  34060  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34060  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34060  RISE       2
I__593/I                                                  InMux                          0              6056  34137  RISE       1
I__593/O                                                  InMux                        259              6316  34137  RISE       1
led_blink_inst.r_Count_2_RNO_0_17_LC_9_8_0/in3            LogicCell40_SEQ_MODE_0000      0              6316  34137  RISE       1
led_blink_inst.r_Count_2_RNO_0_17_LC_9_8_0/lcout          LogicCell40_SEQ_MODE_0000    316              6631  34137  RISE       1
I__594/I                                                  Odrv4                          0              6631  34137  RISE       1
I__594/O                                                  Odrv4                        351              6982  34137  RISE       1
I__595/I                                                  Span4Mux_h                     0              6982  34137  RISE       1
I__595/O                                                  Span4Mux_h                   302              7284  34137  RISE       1
I__596/I                                                  LocalMux                       0              7284  34137  RISE       1
I__596/O                                                  LocalMux                     330              7613  34137  RISE       1
I__597/I                                                  InMux                          0              7613  34137  RISE       1
I__597/O                                                  InMux                        259              7873  34137  RISE       1
I__598/I                                                  CascadeMux                     0              7873  34137  RISE       1
I__598/O                                                  CascadeMux                     0              7873  34137  RISE       1
led_blink_inst.r_Count_2_17_LC_8_6_0/in2                  LogicCell40_SEQ_MODE_1000      0              7873  34137  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_17_LC_8_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_22_LC_9_8_7/in2
Capture Clock    : led_blink_inst.r_Count_2_22_LC_9_8_7/clk
Setup Constraint : 40000p
Path slack       : 34158p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           7852
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
led_blink_inst.r_Count_2_7_LC_9_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  34060  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  34060  RISE       2
led_blink_inst.r_Count_2_8_LC_9_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34060  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34060  RISE       2
led_blink_inst.r_Count_2_13_LC_9_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34060  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryin        LogicCell40_SEQ_MODE_0000      0              5481  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryout       LogicCell40_SEQ_MODE_0000    126              5608  34060  RISE       2
led_blink_inst.r_Count_2_15_LC_9_7_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34060  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/carryin        LogicCell40_SEQ_MODE_0000      0              5734  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/carryout       LogicCell40_SEQ_MODE_0000    126              5860  34060  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34060  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_17_LC_9_8_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_17_LC_9_8_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_18_LC_9_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_18_LC_9_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_19_LC_9_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              6309  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_19_LC_9_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              6435  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_20_LC_9_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              6435  34158  RISE       1
led_blink_inst.r_Count_2_RNO_0_20_LC_9_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              6561  34158  RISE       2
led_blink_inst.r_Count_2_21_LC_9_8_4/carryin              LogicCell40_SEQ_MODE_1000      0              6561  34158  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/carryout             LogicCell40_SEQ_MODE_1000    126              6688  34158  RISE       2
I__714/I                                                  InMux                          0              6688  34158  RISE       1
I__714/O                                                  InMux                        259              6947  34158  RISE       1
led_blink_inst.r_Count_2_RNO_0_22_LC_9_8_5/in3            LogicCell40_SEQ_MODE_0000      0              6947  34158  RISE       1
led_blink_inst.r_Count_2_RNO_0_22_LC_9_8_5/lcout          LogicCell40_SEQ_MODE_0000    316              7263  34158  RISE       1
I__665/I                                                  LocalMux                       0              7263  34158  RISE       1
I__665/O                                                  LocalMux                     330              7592  34158  RISE       1
I__666/I                                                  InMux                          0              7592  34158  RISE       1
I__666/O                                                  InMux                        259              7852  34158  RISE       1
I__667/I                                                  CascadeMux                     0              7852  34158  RISE       1
I__667/O                                                  CascadeMux                     0              7852  34158  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/in2                  LogicCell40_SEQ_MODE_1000      0              7852  34158  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_19_LC_8_6_4/in2
Capture Clock    : led_blink_inst.r_Count_2_19_LC_8_6_4/clk
Setup Constraint : 40000p
Path slack       : 34186p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           7824
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
led_blink_inst.r_Count_2_7_LC_9_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  34060  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  34060  RISE       2
led_blink_inst.r_Count_2_8_LC_9_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34060  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34060  RISE       2
led_blink_inst.r_Count_2_13_LC_9_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34060  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryin        LogicCell40_SEQ_MODE_0000      0              5481  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryout       LogicCell40_SEQ_MODE_0000    126              5608  34060  RISE       2
led_blink_inst.r_Count_2_15_LC_9_7_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34060  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/carryin        LogicCell40_SEQ_MODE_0000      0              5734  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/carryout       LogicCell40_SEQ_MODE_0000    126              5860  34060  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34060  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_17_LC_9_8_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_17_LC_9_8_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_18_LC_9_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_18_LC_9_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  34060  RISE       2
I__573/I                                                  InMux                          0              6309  34186  RISE       1
I__573/O                                                  InMux                        259              6568  34186  RISE       1
led_blink_inst.r_Count_2_RNO_0_19_LC_9_8_2/in3            LogicCell40_SEQ_MODE_0000      0              6568  34186  RISE       1
led_blink_inst.r_Count_2_RNO_0_19_LC_9_8_2/lcout          LogicCell40_SEQ_MODE_0000    316              6884  34186  RISE       1
I__574/I                                                  Odrv4                          0              6884  34186  RISE       1
I__574/O                                                  Odrv4                        351              7235  34186  RISE       1
I__575/I                                                  LocalMux                       0              7235  34186  RISE       1
I__575/O                                                  LocalMux                     330              7564  34186  RISE       1
I__576/I                                                  InMux                          0              7564  34186  RISE       1
I__576/O                                                  InMux                        259              7824  34186  RISE       1
I__577/I                                                  CascadeMux                     0              7824  34186  RISE       1
I__577/O                                                  CascadeMux                     0              7824  34186  RISE       1
led_blink_inst.r_Count_2_19_LC_8_6_4/in2                  LogicCell40_SEQ_MODE_1000      0              7824  34186  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_19_LC_8_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_21_LC_7_9_5/in2
Capture Clock    : led_blink_inst.r_Count_1_21_LC_7_9_5/clk
Setup Constraint : 40000p
Path slack       : 34284p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           7726
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
led_blink_inst.r_Count_1_9_LC_8_8_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  33856  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  33856  RISE       2
led_blink_inst.r_Count_1_14_LC_8_8_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  33856  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryin        LogicCell40_SEQ_MODE_0000      0              5608  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryout       LogicCell40_SEQ_MODE_0000    126              5734  33856  RISE       2
led_blink_inst.r_Count_1_16_LC_8_8_7/carryin              LogicCell40_SEQ_MODE_1000      0              5734  33856  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/carryout             LogicCell40_SEQ_MODE_1000    126              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_19_LC_8_9_2/carryin        LogicCell40_SEQ_MODE_0000      0              6309  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_19_LC_8_9_2/carryout       LogicCell40_SEQ_MODE_0000    126              6435  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_20_LC_8_9_3/carryin        LogicCell40_SEQ_MODE_0000      0              6435  34284  RISE       1
led_blink_inst.r_Count_1_RNO_0_20_LC_8_9_3/carryout       LogicCell40_SEQ_MODE_0000    126              6561  34284  RISE       2
I__306/I                                                  InMux                          0              6561  34284  RISE       1
I__306/O                                                  InMux                        259              6821  34284  RISE       1
led_blink_inst.r_Count_1_RNO_0_21_LC_8_9_4/in3            LogicCell40_SEQ_MODE_0000      0              6821  34284  RISE       1
led_blink_inst.r_Count_1_RNO_0_21_LC_8_9_4/lcout          LogicCell40_SEQ_MODE_0000    316              7136  34284  RISE       1
I__307/I                                                  LocalMux                       0              7136  34284  RISE       1
I__307/O                                                  LocalMux                     330              7466  34284  RISE       1
I__308/I                                                  InMux                          0              7466  34284  RISE       1
I__308/O                                                  InMux                        259              7726  34284  RISE       1
I__309/I                                                  CascadeMux                     0              7726  34284  RISE       1
I__309/O                                                  CascadeMux                     0              7726  34284  RISE       1
led_blink_inst.r_Count_1_21_LC_7_9_5/in2                  LogicCell40_SEQ_MODE_1000      0              7726  34284  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_21_LC_7_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_21_LC_11_5_0/in3
Capture Clock    : led_blink_inst.r_Count_3_21_LC_11_5_0/clk
Setup Constraint : 40000p
Path slack       : 34382p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           7726
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryin         LogicCell40_SEQ_MODE_0000      0              4527  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryout        LogicCell40_SEQ_MODE_0000    126              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34382  RISE       2
led_blink_inst.r_Count_3_9_LC_12_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  34382  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34382  RISE       2
led_blink_inst.r_Count_3_11_LC_12_4_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34382  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34382  RISE       2
led_blink_inst.r_Count_3_12_LC_12_4_3/carryin              LogicCell40_SEQ_MODE_1000      0              5229  34382  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/carryout             LogicCell40_SEQ_MODE_1000    126              5355  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  34382  RISE       2
led_blink_inst.r_Count_3_14_LC_12_4_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34382  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34382  RISE       2
led_blink_inst.r_Count_3_15_LC_12_4_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34382  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34382  RISE       2
led_blink_inst.r_Count_3_16_LC_12_4_7/carryin              LogicCell40_SEQ_MODE_1000      0              5734  34382  RISE       1
led_blink_inst.r_Count_3_16_LC_12_4_7/carryout             LogicCell40_SEQ_MODE_1000    126              5860  34382  RISE       1
IN_MUX_bfv_12_5_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34382  RISE       1
IN_MUX_bfv_12_5_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_17_LC_12_5_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_17_LC_12_5_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_18_LC_12_5_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_18_LC_12_5_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  34382  RISE       2
led_blink_inst.r_Count_3_19_LC_12_5_2/carryin              LogicCell40_SEQ_MODE_1000      0              6309  34382  RISE       1
led_blink_inst.r_Count_3_19_LC_12_5_2/carryout             LogicCell40_SEQ_MODE_1000    126              6435  34382  RISE       2
led_blink_inst.r_Count_3_20_LC_12_5_3/carryin              LogicCell40_SEQ_MODE_1000      0              6435  34382  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/carryout             LogicCell40_SEQ_MODE_1000    126              6561  34382  RISE       2
I__950/I                                                   InMux                          0              6561  34382  RISE       1
I__950/O                                                   InMux                        259              6821  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_21_LC_12_5_4/in3            LogicCell40_SEQ_MODE_0000      0              6821  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_21_LC_12_5_4/lcout          LogicCell40_SEQ_MODE_0000    316              7136  34382  RISE       1
I__951/I                                                   LocalMux                       0              7136  34382  RISE       1
I__951/O                                                   LocalMux                     330              7466  34382  RISE       1
I__952/I                                                   InMux                          0              7466  34382  RISE       1
I__952/O                                                   InMux                        259              7726  34382  RISE       1
led_blink_inst.r_Count_3_21_LC_11_5_0/in3                  LogicCell40_SEQ_MODE_1000      0              7726  34382  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_21_LC_11_5_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_18_LC_8_6_5/in3
Capture Clock    : led_blink_inst.r_Count_2_18_LC_8_6_5/clk
Setup Constraint : 40000p
Path slack       : 34410p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           7698
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
led_blink_inst.r_Count_2_7_LC_9_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  34060  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  34060  RISE       2
led_blink_inst.r_Count_2_8_LC_9_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34060  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34060  RISE       2
led_blink_inst.r_Count_2_13_LC_9_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34060  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryin        LogicCell40_SEQ_MODE_0000      0              5481  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryout       LogicCell40_SEQ_MODE_0000    126              5608  34060  RISE       2
led_blink_inst.r_Count_2_15_LC_9_7_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34060  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/carryin        LogicCell40_SEQ_MODE_0000      0              5734  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/carryout       LogicCell40_SEQ_MODE_0000    126              5860  34060  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34060  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_17_LC_9_8_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_17_LC_9_8_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34060  RISE       2
I__583/I                                                  InMux                          0              6183  34410  RISE       1
I__583/O                                                  InMux                        259              6442  34410  RISE       1
led_blink_inst.r_Count_2_RNO_0_18_LC_9_8_1/in3            LogicCell40_SEQ_MODE_0000      0              6442  34410  RISE       1
led_blink_inst.r_Count_2_RNO_0_18_LC_9_8_1/lcout          LogicCell40_SEQ_MODE_0000    316              6758  34410  RISE       1
I__584/I                                                  Odrv4                          0              6758  34410  RISE       1
I__584/O                                                  Odrv4                        351              7108  34410  RISE       1
I__585/I                                                  LocalMux                       0              7108  34410  RISE       1
I__585/O                                                  LocalMux                     330              7438  34410  RISE       1
I__586/I                                                  InMux                          0              7438  34410  RISE       1
I__586/O                                                  InMux                        259              7698  34410  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/in3                  LogicCell40_SEQ_MODE_1000      0              7698  34410  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_20_LC_12_8_0/in3
Capture Clock    : led_blink_inst.r_Count_4_20_LC_12_8_0/clk
Setup Constraint : 40000p
Path slack       : 34509p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           7599
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34508  RISE       2
led_blink_inst.r_Count_4_8_LC_11_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34508  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34508  RISE       2
led_blink_inst.r_Count_4_10_LC_11_7_1/carryin              LogicCell40_SEQ_MODE_1000      0              4976  34508  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/carryout             LogicCell40_SEQ_MODE_1000    126              5103  34508  RISE       2
led_blink_inst.r_Count_4_11_LC_11_7_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34508  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34508  RISE       2
led_blink_inst.r_Count_4_13_LC_11_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34508  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34508  RISE       2
led_blink_inst.r_Count_4_14_LC_11_7_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34508  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34508  RISE       2
led_blink_inst.r_Count_4_15_LC_11_7_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34508  RISE       1
led_blink_inst.r_Count_4_15_LC_11_7_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/carryin        LogicCell40_SEQ_MODE_0000      0              5734  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/carryout       LogicCell40_SEQ_MODE_0000    126              5860  34508  RISE       1
IN_MUX_bfv_11_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34508  RISE       1
IN_MUX_bfv_11_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34508  RISE       2
led_blink_inst.r_Count_4_18_LC_11_8_1/carryin              LogicCell40_SEQ_MODE_1000      0              6183  34508  RISE       1
led_blink_inst.r_Count_4_18_LC_11_8_1/carryout             LogicCell40_SEQ_MODE_1000    126              6309  34508  RISE       2
led_blink_inst.r_Count_4_19_LC_11_8_2/carryin              LogicCell40_SEQ_MODE_1000      0              6309  34508  RISE       1
led_blink_inst.r_Count_4_19_LC_11_8_2/carryout             LogicCell40_SEQ_MODE_1000    126              6435  34508  RISE       2
I__815/I                                                   InMux                          0              6435  34508  RISE       1
I__815/O                                                   InMux                        259              6695  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_20_LC_11_8_3/in3            LogicCell40_SEQ_MODE_0000      0              6695  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_20_LC_11_8_3/lcout          LogicCell40_SEQ_MODE_0000    316              7010  34508  RISE       1
I__1138/I                                                  LocalMux                       0              7010  34508  RISE       1
I__1138/O                                                  LocalMux                     330              7340  34508  RISE       1
I__1139/I                                                  InMux                          0              7340  34508  RISE       1
I__1139/O                                                  InMux                        259              7599  34508  RISE       1
led_blink_inst.r_Count_4_20_LC_12_8_0/in3                  LogicCell40_SEQ_MODE_1000      0              7599  34508  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_20_LC_12_8_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_19_LC_7_9_4/in3
Capture Clock    : led_blink_inst.r_Count_1_19_LC_7_9_4/clk
Setup Constraint : 40000p
Path slack       : 34635p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7473
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
led_blink_inst.r_Count_1_9_LC_8_8_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  33856  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  33856  RISE       2
led_blink_inst.r_Count_1_14_LC_8_8_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  33856  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryin        LogicCell40_SEQ_MODE_0000      0              5608  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryout       LogicCell40_SEQ_MODE_0000    126              5734  33856  RISE       2
led_blink_inst.r_Count_1_16_LC_8_8_7/carryin              LogicCell40_SEQ_MODE_1000      0              5734  33856  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/carryout             LogicCell40_SEQ_MODE_1000    126              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  33856  RISE       2
I__325/I                                                  InMux                          0              6309  34635  RISE       1
I__325/O                                                  InMux                        259              6568  34635  RISE       1
led_blink_inst.r_Count_1_RNO_0_19_LC_8_9_2/in3            LogicCell40_SEQ_MODE_0000      0              6568  34635  RISE       1
led_blink_inst.r_Count_1_RNO_0_19_LC_8_9_2/lcout          LogicCell40_SEQ_MODE_0000    316              6884  34635  RISE       1
I__326/I                                                  LocalMux                       0              6884  34635  RISE       1
I__326/O                                                  LocalMux                     330              7214  34635  RISE       1
I__327/I                                                  InMux                          0              7214  34635  RISE       1
I__327/O                                                  InMux                        259              7473  34635  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/in3                  LogicCell40_SEQ_MODE_1000      0              7473  34635  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_18_LC_11_5_7/in2
Capture Clock    : led_blink_inst.r_Count_3_18_LC_11_5_7/clk
Setup Constraint : 40000p
Path slack       : 34663p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           7347
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryin         LogicCell40_SEQ_MODE_0000      0              4527  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryout        LogicCell40_SEQ_MODE_0000    126              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34382  RISE       2
led_blink_inst.r_Count_3_9_LC_12_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  34382  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34382  RISE       2
led_blink_inst.r_Count_3_11_LC_12_4_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34382  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34382  RISE       2
led_blink_inst.r_Count_3_12_LC_12_4_3/carryin              LogicCell40_SEQ_MODE_1000      0              5229  34382  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/carryout             LogicCell40_SEQ_MODE_1000    126              5355  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  34382  RISE       2
led_blink_inst.r_Count_3_14_LC_12_4_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34382  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34382  RISE       2
led_blink_inst.r_Count_3_15_LC_12_4_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34382  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34382  RISE       2
led_blink_inst.r_Count_3_16_LC_12_4_7/carryin              LogicCell40_SEQ_MODE_1000      0              5734  34382  RISE       1
led_blink_inst.r_Count_3_16_LC_12_4_7/carryout             LogicCell40_SEQ_MODE_1000    126              5860  34382  RISE       1
IN_MUX_bfv_12_5_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34382  RISE       1
IN_MUX_bfv_12_5_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_17_LC_12_5_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_17_LC_12_5_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34382  RISE       2
I__971/I                                                   InMux                          0              6183  34663  RISE       1
I__971/O                                                   InMux                        259              6442  34663  RISE       1
led_blink_inst.r_Count_3_RNO_0_18_LC_12_5_1/in3            LogicCell40_SEQ_MODE_0000      0              6442  34663  RISE       1
led_blink_inst.r_Count_3_RNO_0_18_LC_12_5_1/lcout          LogicCell40_SEQ_MODE_0000    316              6758  34663  RISE       1
I__972/I                                                   LocalMux                       0              6758  34663  RISE       1
I__972/O                                                   LocalMux                     330              7087  34663  RISE       1
I__973/I                                                   InMux                          0              7087  34663  RISE       1
I__973/O                                                   InMux                        259              7347  34663  RISE       1
I__974/I                                                   CascadeMux                     0              7347  34663  RISE       1
I__974/O                                                   CascadeMux                     0              7347  34663  RISE       1
led_blink_inst.r_Count_3_18_LC_11_5_7/in2                  LogicCell40_SEQ_MODE_1000      0              7347  34663  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_18_LC_11_5_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_23_LC_8_9_7/in2
Capture Clock    : led_blink_inst.r_Count_1_23_LC_8_9_7/clk
Setup Constraint : 40000p
Path slack       : 34670p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           7340
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
led_blink_inst.r_Count_1_9_LC_8_8_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  33856  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  33856  RISE       2
led_blink_inst.r_Count_1_14_LC_8_8_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  33856  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryin        LogicCell40_SEQ_MODE_0000      0              5608  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryout       LogicCell40_SEQ_MODE_0000    126              5734  33856  RISE       2
led_blink_inst.r_Count_1_16_LC_8_8_7/carryin              LogicCell40_SEQ_MODE_1000      0              5734  33856  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/carryout             LogicCell40_SEQ_MODE_1000    126              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_19_LC_8_9_2/carryin        LogicCell40_SEQ_MODE_0000      0              6309  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_19_LC_8_9_2/carryout       LogicCell40_SEQ_MODE_0000    126              6435  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_20_LC_8_9_3/carryin        LogicCell40_SEQ_MODE_0000      0              6435  34284  RISE       1
led_blink_inst.r_Count_1_RNO_0_20_LC_8_9_3/carryout       LogicCell40_SEQ_MODE_0000    126              6561  34284  RISE       2
led_blink_inst.r_Count_1_RNO_0_21_LC_8_9_4/carryin        LogicCell40_SEQ_MODE_0000      0              6561  34670  RISE       1
led_blink_inst.r_Count_1_RNO_0_21_LC_8_9_4/carryout       LogicCell40_SEQ_MODE_0000    126              6688  34670  RISE       2
led_blink_inst.r_Count_1_22_LC_8_9_5/carryin              LogicCell40_SEQ_MODE_1000      0              6688  34670  RISE       1
led_blink_inst.r_Count_1_22_LC_8_9_5/carryout             LogicCell40_SEQ_MODE_1000    126              6814  34670  RISE       1
I__452/I                                                  InMux                          0              6814  34670  RISE       1
I__452/O                                                  InMux                        259              7073  34670  RISE       1
led_blink_inst.r_Count_1_RNO_0_23_LC_8_9_6/in3            LogicCell40_SEQ_MODE_0000      0              7073  34670  RISE       1
led_blink_inst.r_Count_1_RNO_0_23_LC_8_9_6/ltout          LogicCell40_SEQ_MODE_0000    267              7340  34670  RISE       1
I__412/I                                                  CascadeMux                     0              7340  34670  RISE       1
I__412/O                                                  CascadeMux                     0              7340  34670  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/in2                  LogicCell40_SEQ_MODE_1000      0              7340  34670  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_16_LC_9_4_4/in3
Capture Clock    : led_blink_inst.r_Count_2_16_LC_9_4_4/clk
Setup Constraint : 40000p
Path slack       : 34719p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
led_blink_inst.r_Count_2_7_LC_9_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  34060  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  34060  RISE       2
led_blink_inst.r_Count_2_8_LC_9_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34060  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34060  RISE       2
led_blink_inst.r_Count_2_13_LC_9_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34060  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryin        LogicCell40_SEQ_MODE_0000      0              5481  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryout       LogicCell40_SEQ_MODE_0000    126              5608  34060  RISE       2
led_blink_inst.r_Count_2_15_LC_9_7_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34060  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34060  RISE       2
I__605/I                                                  InMux                          0              5734  34719  RISE       1
I__605/O                                                  InMux                        259              5993  34719  RISE       1
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/in3            LogicCell40_SEQ_MODE_0000      0              5993  34719  RISE       1
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/lcout          LogicCell40_SEQ_MODE_0000    316              6309  34719  RISE       1
I__606/I                                                  Odrv12                         0              6309  34719  RISE       1
I__606/O                                                  Odrv12                       491              6800  34719  RISE       1
I__607/I                                                  LocalMux                       0              6800  34719  RISE       1
I__607/O                                                  LocalMux                     330              7129  34719  RISE       1
I__608/I                                                  InMux                          0              7129  34719  RISE       1
I__608/O                                                  InMux                        259              7389  34719  RISE       1
led_blink_inst.r_Count_2_16_LC_9_4_4/in3                  LogicCell40_SEQ_MODE_1000      0              7389  34719  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_16_LC_9_4_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_18_LC_7_9_0/in3
Capture Clock    : led_blink_inst.r_Count_1_18_LC_7_9_0/clk
Setup Constraint : 40000p
Path slack       : 34761p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           7347
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
led_blink_inst.r_Count_1_9_LC_8_8_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  33856  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  33856  RISE       2
led_blink_inst.r_Count_1_14_LC_8_8_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  33856  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryin        LogicCell40_SEQ_MODE_0000      0              5608  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryout       LogicCell40_SEQ_MODE_0000    126              5734  33856  RISE       2
led_blink_inst.r_Count_1_16_LC_8_8_7/carryin              LogicCell40_SEQ_MODE_1000      0              5734  33856  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/carryout             LogicCell40_SEQ_MODE_1000    126              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  33856  RISE       2
I__333/I                                                  InMux                          0              6183  34761  RISE       1
I__333/O                                                  InMux                        259              6442  34761  RISE       1
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/in3            LogicCell40_SEQ_MODE_0000      0              6442  34761  RISE       1
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/lcout          LogicCell40_SEQ_MODE_0000    316              6758  34761  RISE       1
I__334/I                                                  LocalMux                       0              6758  34761  RISE       1
I__334/O                                                  LocalMux                     330              7087  34761  RISE       1
I__335/I                                                  InMux                          0              7087  34761  RISE       1
I__335/O                                                  InMux                        259              7347  34761  RISE       1
led_blink_inst.r_Count_1_18_LC_7_9_0/in3                  LogicCell40_SEQ_MODE_1000      0              7347  34761  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_18_LC_7_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_17_LC_12_8_3/in2
Capture Clock    : led_blink_inst.r_Count_4_17_LC_12_8_3/clk
Setup Constraint : 40000p
Path slack       : 34789p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34508  RISE       2
led_blink_inst.r_Count_4_8_LC_11_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34508  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34508  RISE       2
led_blink_inst.r_Count_4_10_LC_11_7_1/carryin              LogicCell40_SEQ_MODE_1000      0              4976  34508  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/carryout             LogicCell40_SEQ_MODE_1000    126              5103  34508  RISE       2
led_blink_inst.r_Count_4_11_LC_11_7_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34508  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34508  RISE       2
led_blink_inst.r_Count_4_13_LC_11_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34508  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34508  RISE       2
led_blink_inst.r_Count_4_14_LC_11_7_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34508  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34508  RISE       2
led_blink_inst.r_Count_4_15_LC_11_7_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34508  RISE       1
led_blink_inst.r_Count_4_15_LC_11_7_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/carryin        LogicCell40_SEQ_MODE_0000      0              5734  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/carryout       LogicCell40_SEQ_MODE_0000    126              5860  34508  RISE       1
IN_MUX_bfv_11_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34508  RISE       1
IN_MUX_bfv_11_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34508  RISE       2
I__818/I                                                   InMux                          0              6056  34789  RISE       1
I__818/O                                                   InMux                        259              6316  34789  RISE       1
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/in3            LogicCell40_SEQ_MODE_0000      0              6316  34789  RISE       1
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/lcout          LogicCell40_SEQ_MODE_0000    316              6631  34789  RISE       1
I__1107/I                                                  LocalMux                       0              6631  34789  RISE       1
I__1107/O                                                  LocalMux                     330              6961  34789  RISE       1
I__1108/I                                                  InMux                          0              6961  34789  RISE       1
I__1108/O                                                  InMux                        259              7221  34789  RISE       1
I__1109/I                                                  CascadeMux                     0              7221  34789  RISE       1
I__1109/O                                                  CascadeMux                     0              7221  34789  RISE       1
led_blink_inst.r_Count_4_17_LC_12_8_3/in2                  LogicCell40_SEQ_MODE_1000      0              7221  34789  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_17_LC_12_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_17_LC_11_5_1/in2
Capture Clock    : led_blink_inst.r_Count_3_17_LC_11_5_1/clk
Setup Constraint : 40000p
Path slack       : 34789p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryin         LogicCell40_SEQ_MODE_0000      0              4527  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryout        LogicCell40_SEQ_MODE_0000    126              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34382  RISE       2
led_blink_inst.r_Count_3_9_LC_12_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  34382  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34382  RISE       2
led_blink_inst.r_Count_3_11_LC_12_4_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34382  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34382  RISE       2
led_blink_inst.r_Count_3_12_LC_12_4_3/carryin              LogicCell40_SEQ_MODE_1000      0              5229  34382  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/carryout             LogicCell40_SEQ_MODE_1000    126              5355  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  34382  RISE       2
led_blink_inst.r_Count_3_14_LC_12_4_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34382  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34382  RISE       2
led_blink_inst.r_Count_3_15_LC_12_4_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34382  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34382  RISE       2
led_blink_inst.r_Count_3_16_LC_12_4_7/carryin              LogicCell40_SEQ_MODE_1000      0              5734  34382  RISE       1
led_blink_inst.r_Count_3_16_LC_12_4_7/carryout             LogicCell40_SEQ_MODE_1000    126              5860  34382  RISE       1
IN_MUX_bfv_12_5_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34382  RISE       1
IN_MUX_bfv_12_5_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34382  RISE       2
I__873/I                                                   InMux                          0              6056  34789  RISE       1
I__873/O                                                   InMux                        259              6316  34789  RISE       1
led_blink_inst.r_Count_3_RNO_0_17_LC_12_5_0/in3            LogicCell40_SEQ_MODE_0000      0              6316  34789  RISE       1
led_blink_inst.r_Count_3_RNO_0_17_LC_12_5_0/lcout          LogicCell40_SEQ_MODE_0000    316              6631  34789  RISE       1
I__874/I                                                   LocalMux                       0              6631  34789  RISE       1
I__874/O                                                   LocalMux                     330              6961  34789  RISE       1
I__875/I                                                   InMux                          0              6961  34789  RISE       1
I__875/O                                                   InMux                        259              7221  34789  RISE       1
I__876/I                                                   CascadeMux                     0              7221  34789  RISE       1
I__876/O                                                   CascadeMux                     0              7221  34789  RISE       1
led_blink_inst.r_Count_3_17_LC_11_5_1/in2                  LogicCell40_SEQ_MODE_1000      0              7221  34789  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_17_LC_11_5_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_12_LC_8_5_2/in0
Capture Clock    : led_blink_inst.r_Count_2_12_LC_8_5_2/clk
Setup Constraint : 40000p
Path slack       : 34817p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
led_blink_inst.r_Count_2_7_LC_9_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  34060  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  34060  RISE       2
led_blink_inst.r_Count_2_8_LC_9_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34060  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  34060  RISE       2
I__500/I                                                  InMux                          0              5229  34817  RISE       1
I__500/O                                                  InMux                        259              5488  34817  RISE       1
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/in3            LogicCell40_SEQ_MODE_0000      0              5488  34817  RISE       1
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/lcout          LogicCell40_SEQ_MODE_0000    316              5804  34817  RISE       1
I__501/I                                                  Odrv4                          0              5804  34817  RISE       1
I__501/O                                                  Odrv4                        351              6155  34817  RISE       1
I__502/I                                                  Span4Mux_v                     0              6155  34817  RISE       1
I__502/O                                                  Span4Mux_v                   351              6505  34817  RISE       1
I__503/I                                                  LocalMux                       0              6505  34817  RISE       1
I__503/O                                                  LocalMux                     330              6835  34817  RISE       1
I__504/I                                                  InMux                          0              6835  34817  RISE       1
I__504/O                                                  InMux                        259              7094  34817  RISE       1
led_blink_inst.r_Count_2_12_LC_8_5_2/in0                  LogicCell40_SEQ_MODE_1000      0              7094  34817  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1076/I                                           ClkMux                         0              2073  RISE       1
I__1076/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_12_LC_8_5_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_17_LC_7_9_2/in3
Capture Clock    : led_blink_inst.r_Count_1_17_LC_7_9_2/clk
Setup Constraint : 40000p
Path slack       : 34887p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
led_blink_inst.r_Count_1_9_LC_8_8_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  33856  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  33856  RISE       2
led_blink_inst.r_Count_1_14_LC_8_8_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  33856  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryin        LogicCell40_SEQ_MODE_0000      0              5608  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryout       LogicCell40_SEQ_MODE_0000    126              5734  33856  RISE       2
led_blink_inst.r_Count_1_16_LC_8_8_7/carryin              LogicCell40_SEQ_MODE_1000      0              5734  33856  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/carryout             LogicCell40_SEQ_MODE_1000    126              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  33856  RISE       2
I__341/I                                                  InMux                          0              6056  34887  RISE       1
I__341/O                                                  InMux                        259              6316  34887  RISE       1
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/in3            LogicCell40_SEQ_MODE_0000      0              6316  34887  RISE       1
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/lcout          LogicCell40_SEQ_MODE_0000    316              6631  34887  RISE       1
I__342/I                                                  LocalMux                       0              6631  34887  RISE       1
I__342/O                                                  LocalMux                     330              6961  34887  RISE       1
I__343/I                                                  InMux                          0              6961  34887  RISE       1
I__343/O                                                  InMux                        259              7221  34887  RISE       1
led_blink_inst.r_Count_1_17_LC_7_9_2/in3                  LogicCell40_SEQ_MODE_1000      0              7221  34887  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_17_LC_7_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_23_LC_12_5_6/in3
Capture Clock    : led_blink_inst.r_Count_3_23_LC_12_5_6/clk
Setup Constraint : 40000p
Path slack       : 35035p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryin         LogicCell40_SEQ_MODE_0000      0              4527  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryout        LogicCell40_SEQ_MODE_0000    126              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34382  RISE       2
led_blink_inst.r_Count_3_9_LC_12_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  34382  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34382  RISE       2
led_blink_inst.r_Count_3_11_LC_12_4_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34382  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34382  RISE       2
led_blink_inst.r_Count_3_12_LC_12_4_3/carryin              LogicCell40_SEQ_MODE_1000      0              5229  34382  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/carryout             LogicCell40_SEQ_MODE_1000    126              5355  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  34382  RISE       2
led_blink_inst.r_Count_3_14_LC_12_4_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34382  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34382  RISE       2
led_blink_inst.r_Count_3_15_LC_12_4_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34382  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34382  RISE       2
led_blink_inst.r_Count_3_16_LC_12_4_7/carryin              LogicCell40_SEQ_MODE_1000      0              5734  34382  RISE       1
led_blink_inst.r_Count_3_16_LC_12_4_7/carryout             LogicCell40_SEQ_MODE_1000    126              5860  34382  RISE       1
IN_MUX_bfv_12_5_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34382  RISE       1
IN_MUX_bfv_12_5_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_17_LC_12_5_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_17_LC_12_5_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_18_LC_12_5_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_18_LC_12_5_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  34382  RISE       2
led_blink_inst.r_Count_3_19_LC_12_5_2/carryin              LogicCell40_SEQ_MODE_1000      0              6309  34382  RISE       1
led_blink_inst.r_Count_3_19_LC_12_5_2/carryout             LogicCell40_SEQ_MODE_1000    126              6435  34382  RISE       2
led_blink_inst.r_Count_3_20_LC_12_5_3/carryin              LogicCell40_SEQ_MODE_1000      0              6435  34382  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/carryout             LogicCell40_SEQ_MODE_1000    126              6561  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_21_LC_12_5_4/carryin        LogicCell40_SEQ_MODE_0000      0              6561  35034  RISE       1
led_blink_inst.r_Count_3_RNO_0_21_LC_12_5_4/carryout       LogicCell40_SEQ_MODE_0000    126              6688  35034  RISE       2
led_blink_inst.r_Count_3_22_LC_12_5_5/carryin              LogicCell40_SEQ_MODE_1000      0              6688  35034  RISE       1
led_blink_inst.r_Count_3_22_LC_12_5_5/carryout             LogicCell40_SEQ_MODE_1000    126              6814  35034  RISE       1
I__943/I                                                   InMux                          0              6814  35034  RISE       1
I__943/O                                                   InMux                        259              7073  35034  RISE       1
led_blink_inst.r_Count_3_23_LC_12_5_6/in3                  LogicCell40_SEQ_MODE_1000      0              7073  35034  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_23_LC_12_5_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_23_LC_11_8_6/in3
Capture Clock    : led_blink_inst.r_Count_4_23_LC_11_8_6/clk
Setup Constraint : 40000p
Path slack       : 35035p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34508  RISE       2
led_blink_inst.r_Count_4_8_LC_11_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34508  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34508  RISE       2
led_blink_inst.r_Count_4_10_LC_11_7_1/carryin              LogicCell40_SEQ_MODE_1000      0              4976  34508  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/carryout             LogicCell40_SEQ_MODE_1000    126              5103  34508  RISE       2
led_blink_inst.r_Count_4_11_LC_11_7_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34508  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34508  RISE       2
led_blink_inst.r_Count_4_13_LC_11_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34508  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34508  RISE       2
led_blink_inst.r_Count_4_14_LC_11_7_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34508  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34508  RISE       2
led_blink_inst.r_Count_4_15_LC_11_7_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34508  RISE       1
led_blink_inst.r_Count_4_15_LC_11_7_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/carryin        LogicCell40_SEQ_MODE_0000      0              5734  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/carryout       LogicCell40_SEQ_MODE_0000    126              5860  34508  RISE       1
IN_MUX_bfv_11_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34508  RISE       1
IN_MUX_bfv_11_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34508  RISE       2
led_blink_inst.r_Count_4_18_LC_11_8_1/carryin              LogicCell40_SEQ_MODE_1000      0              6183  34508  RISE       1
led_blink_inst.r_Count_4_18_LC_11_8_1/carryout             LogicCell40_SEQ_MODE_1000    126              6309  34508  RISE       2
led_blink_inst.r_Count_4_19_LC_11_8_2/carryin              LogicCell40_SEQ_MODE_1000      0              6309  34508  RISE       1
led_blink_inst.r_Count_4_19_LC_11_8_2/carryout             LogicCell40_SEQ_MODE_1000    126              6435  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_20_LC_11_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              6435  35034  RISE       1
led_blink_inst.r_Count_4_RNO_0_20_LC_11_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              6561  35034  RISE       2
led_blink_inst.r_Count_4_21_LC_11_8_4/carryin              LogicCell40_SEQ_MODE_1000      0              6561  35034  RISE       1
led_blink_inst.r_Count_4_21_LC_11_8_4/carryout             LogicCell40_SEQ_MODE_1000    126              6688  35034  RISE       2
led_blink_inst.r_Count_4_22_LC_11_8_5/carryin              LogicCell40_SEQ_MODE_1000      0              6688  35034  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/carryout             LogicCell40_SEQ_MODE_1000    126              6814  35034  RISE       1
I__812/I                                                   InMux                          0              6814  35034  RISE       1
I__812/O                                                   InMux                        259              7073  35034  RISE       1
led_blink_inst.r_Count_4_23_LC_11_8_6/in3                  LogicCell40_SEQ_MODE_1000      0              7073  35034  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_23_LC_11_8_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_23_LC_9_8_6/in3
Capture Clock    : led_blink_inst.r_Count_2_23_LC_9_8_6/clk
Setup Constraint : 40000p
Path slack       : 35035p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
led_blink_inst.r_Count_2_7_LC_9_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  34060  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  34060  RISE       2
led_blink_inst.r_Count_2_8_LC_9_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34060  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34060  RISE       2
led_blink_inst.r_Count_2_13_LC_9_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34060  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryin        LogicCell40_SEQ_MODE_0000      0              5481  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryout       LogicCell40_SEQ_MODE_0000    126              5608  34060  RISE       2
led_blink_inst.r_Count_2_15_LC_9_7_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34060  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/carryin        LogicCell40_SEQ_MODE_0000      0              5734  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/carryout       LogicCell40_SEQ_MODE_0000    126              5860  34060  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34060  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_17_LC_9_8_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_17_LC_9_8_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_18_LC_9_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_18_LC_9_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_19_LC_9_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              6309  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_19_LC_9_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              6435  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_20_LC_9_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              6435  34158  RISE       1
led_blink_inst.r_Count_2_RNO_0_20_LC_9_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              6561  34158  RISE       2
led_blink_inst.r_Count_2_21_LC_9_8_4/carryin              LogicCell40_SEQ_MODE_1000      0              6561  34158  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/carryout             LogicCell40_SEQ_MODE_1000    126              6688  34158  RISE       2
led_blink_inst.r_Count_2_RNO_0_22_LC_9_8_5/carryin        LogicCell40_SEQ_MODE_0000      0              6688  35034  RISE       1
led_blink_inst.r_Count_2_RNO_0_22_LC_9_8_5/carryout       LogicCell40_SEQ_MODE_0000    126              6814  35034  RISE       1
I__713/I                                                  InMux                          0              6814  35034  RISE       1
I__713/O                                                  InMux                        259              7073  35034  RISE       1
led_blink_inst.r_Count_2_23_LC_9_8_6/in3                  LogicCell40_SEQ_MODE_1000      0              7073  35034  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_23_LC_9_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_13_LC_7_8_5/in2
Capture Clock    : led_blink_inst.r_Count_1_13_LC_7_8_5/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           6870
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
led_blink_inst.r_Count_1_9_LC_8_8_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  33856  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  33856  RISE       2
I__248/I                                                  InMux                          0              5355  35140  RISE       1
I__248/O                                                  InMux                        259              5615  35140  RISE       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/in3            LogicCell40_SEQ_MODE_0000      0              5615  35140  RISE       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/lcout          LogicCell40_SEQ_MODE_0000    316              5930  35140  RISE       1
I__249/I                                                  Odrv4                          0              5930  35140  RISE       1
I__249/O                                                  Odrv4                        351              6281  35140  RISE       1
I__250/I                                                  LocalMux                       0              6281  35140  RISE       1
I__250/O                                                  LocalMux                     330              6610  35140  RISE       1
I__251/I                                                  InMux                          0              6610  35140  RISE       1
I__251/O                                                  InMux                        259              6870  35140  RISE       1
I__252/I                                                  CascadeMux                     0              6870  35140  RISE       1
I__252/O                                                  CascadeMux                     0              6870  35140  RISE       1
led_blink_inst.r_Count_1_13_LC_7_8_5/in2                  LogicCell40_SEQ_MODE_1000      0              6870  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_13_LC_7_8_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_22_LC_8_9_5/in3
Capture Clock    : led_blink_inst.r_Count_1_22_LC_8_9_5/clk
Setup Constraint : 40000p
Path slack       : 35161p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
led_blink_inst.r_Count_1_9_LC_8_8_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  33856  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  33856  RISE       2
led_blink_inst.r_Count_1_14_LC_8_8_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  33856  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryin        LogicCell40_SEQ_MODE_0000      0              5608  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryout       LogicCell40_SEQ_MODE_0000    126              5734  33856  RISE       2
led_blink_inst.r_Count_1_16_LC_8_8_7/carryin              LogicCell40_SEQ_MODE_1000      0              5734  33856  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/carryout             LogicCell40_SEQ_MODE_1000    126              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  33856  RISE       1
IN_MUX_bfv_8_9_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_19_LC_8_9_2/carryin        LogicCell40_SEQ_MODE_0000      0              6309  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_19_LC_8_9_2/carryout       LogicCell40_SEQ_MODE_0000    126              6435  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_20_LC_8_9_3/carryin        LogicCell40_SEQ_MODE_0000      0              6435  34284  RISE       1
led_blink_inst.r_Count_1_RNO_0_20_LC_8_9_3/carryout       LogicCell40_SEQ_MODE_0000    126              6561  34284  RISE       2
led_blink_inst.r_Count_1_RNO_0_21_LC_8_9_4/carryin        LogicCell40_SEQ_MODE_0000      0              6561  34670  RISE       1
led_blink_inst.r_Count_1_RNO_0_21_LC_8_9_4/carryout       LogicCell40_SEQ_MODE_0000    126              6688  34670  RISE       2
I__453/I                                                  InMux                          0              6688  35161  RISE       1
I__453/O                                                  InMux                        259              6947  35161  RISE       1
led_blink_inst.r_Count_1_22_LC_8_9_5/in3                  LogicCell40_SEQ_MODE_1000      0              6947  35161  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_22_LC_8_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_22_LC_11_8_5/in3
Capture Clock    : led_blink_inst.r_Count_4_22_LC_11_8_5/clk
Setup Constraint : 40000p
Path slack       : 35161p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34508  RISE       2
led_blink_inst.r_Count_4_8_LC_11_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34508  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34508  RISE       2
led_blink_inst.r_Count_4_10_LC_11_7_1/carryin              LogicCell40_SEQ_MODE_1000      0              4976  34508  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/carryout             LogicCell40_SEQ_MODE_1000    126              5103  34508  RISE       2
led_blink_inst.r_Count_4_11_LC_11_7_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34508  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34508  RISE       2
led_blink_inst.r_Count_4_13_LC_11_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34508  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34508  RISE       2
led_blink_inst.r_Count_4_14_LC_11_7_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34508  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34508  RISE       2
led_blink_inst.r_Count_4_15_LC_11_7_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34508  RISE       1
led_blink_inst.r_Count_4_15_LC_11_7_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/carryin        LogicCell40_SEQ_MODE_0000      0              5734  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/carryout       LogicCell40_SEQ_MODE_0000    126              5860  34508  RISE       1
IN_MUX_bfv_11_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34508  RISE       1
IN_MUX_bfv_11_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34508  RISE       2
led_blink_inst.r_Count_4_18_LC_11_8_1/carryin              LogicCell40_SEQ_MODE_1000      0              6183  34508  RISE       1
led_blink_inst.r_Count_4_18_LC_11_8_1/carryout             LogicCell40_SEQ_MODE_1000    126              6309  34508  RISE       2
led_blink_inst.r_Count_4_19_LC_11_8_2/carryin              LogicCell40_SEQ_MODE_1000      0              6309  34508  RISE       1
led_blink_inst.r_Count_4_19_LC_11_8_2/carryout             LogicCell40_SEQ_MODE_1000    126              6435  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_20_LC_11_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              6435  35034  RISE       1
led_blink_inst.r_Count_4_RNO_0_20_LC_11_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              6561  35034  RISE       2
led_blink_inst.r_Count_4_21_LC_11_8_4/carryin              LogicCell40_SEQ_MODE_1000      0              6561  35034  RISE       1
led_blink_inst.r_Count_4_21_LC_11_8_4/carryout             LogicCell40_SEQ_MODE_1000    126              6688  35034  RISE       2
I__813/I                                                   InMux                          0              6688  35161  RISE       1
I__813/O                                                   InMux                        259              6947  35161  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/in3                  LogicCell40_SEQ_MODE_1000      0              6947  35161  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_22_LC_12_5_5/in3
Capture Clock    : led_blink_inst.r_Count_3_22_LC_12_5_5/clk
Setup Constraint : 40000p
Path slack       : 35161p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryin         LogicCell40_SEQ_MODE_0000      0              4527  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryout        LogicCell40_SEQ_MODE_0000    126              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34382  RISE       2
led_blink_inst.r_Count_3_9_LC_12_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  34382  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34382  RISE       2
led_blink_inst.r_Count_3_11_LC_12_4_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34382  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34382  RISE       2
led_blink_inst.r_Count_3_12_LC_12_4_3/carryin              LogicCell40_SEQ_MODE_1000      0              5229  34382  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/carryout             LogicCell40_SEQ_MODE_1000    126              5355  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  34382  RISE       2
led_blink_inst.r_Count_3_14_LC_12_4_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34382  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34382  RISE       2
led_blink_inst.r_Count_3_15_LC_12_4_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34382  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34382  RISE       2
led_blink_inst.r_Count_3_16_LC_12_4_7/carryin              LogicCell40_SEQ_MODE_1000      0              5734  34382  RISE       1
led_blink_inst.r_Count_3_16_LC_12_4_7/carryout             LogicCell40_SEQ_MODE_1000    126              5860  34382  RISE       1
IN_MUX_bfv_12_5_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34382  RISE       1
IN_MUX_bfv_12_5_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_17_LC_12_5_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_17_LC_12_5_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_18_LC_12_5_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_18_LC_12_5_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  34382  RISE       2
led_blink_inst.r_Count_3_19_LC_12_5_2/carryin              LogicCell40_SEQ_MODE_1000      0              6309  34382  RISE       1
led_blink_inst.r_Count_3_19_LC_12_5_2/carryout             LogicCell40_SEQ_MODE_1000    126              6435  34382  RISE       2
led_blink_inst.r_Count_3_20_LC_12_5_3/carryin              LogicCell40_SEQ_MODE_1000      0              6435  34382  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/carryout             LogicCell40_SEQ_MODE_1000    126              6561  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_21_LC_12_5_4/carryin        LogicCell40_SEQ_MODE_0000      0              6561  35034  RISE       1
led_blink_inst.r_Count_3_RNO_0_21_LC_12_5_4/carryout       LogicCell40_SEQ_MODE_0000    126              6688  35034  RISE       2
I__944/I                                                   InMux                          0              6688  35161  RISE       1
I__944/O                                                   InMux                        259              6947  35161  RISE       1
led_blink_inst.r_Count_3_22_LC_12_5_5/in3                  LogicCell40_SEQ_MODE_1000      0              6947  35161  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_22_LC_12_5_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_16_LC_12_7_0/in3
Capture Clock    : led_blink_inst.r_Count_4_16_LC_12_7_0/clk
Setup Constraint : 40000p
Path slack       : 35210p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6898
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34508  RISE       2
led_blink_inst.r_Count_4_8_LC_11_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34508  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34508  RISE       2
led_blink_inst.r_Count_4_10_LC_11_7_1/carryin              LogicCell40_SEQ_MODE_1000      0              4976  34508  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/carryout             LogicCell40_SEQ_MODE_1000    126              5103  34508  RISE       2
led_blink_inst.r_Count_4_11_LC_11_7_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34508  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34508  RISE       2
led_blink_inst.r_Count_4_13_LC_11_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34508  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34508  RISE       2
led_blink_inst.r_Count_4_14_LC_11_7_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34508  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34508  RISE       2
led_blink_inst.r_Count_4_15_LC_11_7_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34508  RISE       1
led_blink_inst.r_Count_4_15_LC_11_7_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34508  RISE       2
I__819/I                                                   InMux                          0              5734  35210  RISE       1
I__819/O                                                   InMux                        259              5993  35210  RISE       1
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/in3            LogicCell40_SEQ_MODE_0000      0              5993  35210  RISE       1
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/lcout          LogicCell40_SEQ_MODE_0000    316              6309  35210  RISE       1
I__1001/I                                                  LocalMux                       0              6309  35210  RISE       1
I__1001/O                                                  LocalMux                     330              6638  35210  RISE       1
I__1002/I                                                  InMux                          0              6638  35210  RISE       1
I__1002/O                                                  InMux                        259              6898  35210  RISE       1
led_blink_inst.r_Count_4_16_LC_12_7_0/in3                  LogicCell40_SEQ_MODE_1000      0              6898  35210  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_16_LC_12_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_15_LC_7_7_7/in2
Capture Clock    : led_blink_inst.r_Count_1_15_LC_7_7_7/clk
Setup Constraint : 40000p
Path slack       : 35238p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           6772
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
led_blink_inst.r_Count_1_9_LC_8_8_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  33856  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  33856  RISE       2
led_blink_inst.r_Count_1_14_LC_8_8_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  33856  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  33856  RISE       2
I__356/I                                                  InMux                          0              5608  35238  RISE       1
I__356/O                                                  InMux                        259              5867  35238  RISE       1
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/in3            LogicCell40_SEQ_MODE_0000      0              5867  35238  RISE       1
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/lcout          LogicCell40_SEQ_MODE_0000    316              6183  35238  RISE       1
I__357/I                                                  LocalMux                       0              6183  35238  RISE       1
I__357/O                                                  LocalMux                     330              6512  35238  RISE       1
I__358/I                                                  InMux                          0              6512  35238  RISE       1
I__358/O                                                  InMux                        259              6772  35238  RISE       1
I__359/I                                                  CascadeMux                     0              6772  35238  RISE       1
I__359/O                                                  CascadeMux                     0              6772  35238  RISE       1
led_blink_inst.r_Count_1_15_LC_7_7_7/in2                  LogicCell40_SEQ_MODE_1000      0              6772  35238  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_15_LC_7_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_21_LC_9_8_4/in3
Capture Clock    : led_blink_inst.r_Count_2_21_LC_9_8_4/clk
Setup Constraint : 40000p
Path slack       : 35287p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
led_blink_inst.r_Count_2_7_LC_9_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  34060  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  34060  RISE       2
led_blink_inst.r_Count_2_8_LC_9_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34060  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34060  RISE       2
led_blink_inst.r_Count_2_13_LC_9_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34060  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryin        LogicCell40_SEQ_MODE_0000      0              5481  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryout       LogicCell40_SEQ_MODE_0000    126              5608  34060  RISE       2
led_blink_inst.r_Count_2_15_LC_9_7_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34060  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/carryin        LogicCell40_SEQ_MODE_0000      0              5734  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/carryout       LogicCell40_SEQ_MODE_0000    126              5860  34060  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34060  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_17_LC_9_8_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_17_LC_9_8_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_18_LC_9_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_18_LC_9_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_19_LC_9_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              6309  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_19_LC_9_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              6435  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_20_LC_9_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              6435  34158  RISE       1
led_blink_inst.r_Count_2_RNO_0_20_LC_9_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              6561  34158  RISE       2
I__715/I                                                  InMux                          0              6561  35287  RISE       1
I__715/O                                                  InMux                        259              6821  35287  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/in3                  LogicCell40_SEQ_MODE_1000      0              6821  35287  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_21_LC_11_8_4/in3
Capture Clock    : led_blink_inst.r_Count_4_21_LC_11_8_4/clk
Setup Constraint : 40000p
Path slack       : 35287p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34508  RISE       2
led_blink_inst.r_Count_4_8_LC_11_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34508  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34508  RISE       2
led_blink_inst.r_Count_4_10_LC_11_7_1/carryin              LogicCell40_SEQ_MODE_1000      0              4976  34508  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/carryout             LogicCell40_SEQ_MODE_1000    126              5103  34508  RISE       2
led_blink_inst.r_Count_4_11_LC_11_7_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34508  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34508  RISE       2
led_blink_inst.r_Count_4_13_LC_11_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34508  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34508  RISE       2
led_blink_inst.r_Count_4_14_LC_11_7_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34508  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34508  RISE       2
led_blink_inst.r_Count_4_15_LC_11_7_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34508  RISE       1
led_blink_inst.r_Count_4_15_LC_11_7_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/carryin        LogicCell40_SEQ_MODE_0000      0              5734  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/carryout       LogicCell40_SEQ_MODE_0000    126              5860  34508  RISE       1
IN_MUX_bfv_11_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34508  RISE       1
IN_MUX_bfv_11_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34508  RISE       2
led_blink_inst.r_Count_4_18_LC_11_8_1/carryin              LogicCell40_SEQ_MODE_1000      0              6183  34508  RISE       1
led_blink_inst.r_Count_4_18_LC_11_8_1/carryout             LogicCell40_SEQ_MODE_1000    126              6309  34508  RISE       2
led_blink_inst.r_Count_4_19_LC_11_8_2/carryin              LogicCell40_SEQ_MODE_1000      0              6309  34508  RISE       1
led_blink_inst.r_Count_4_19_LC_11_8_2/carryout             LogicCell40_SEQ_MODE_1000    126              6435  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_20_LC_11_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              6435  35034  RISE       1
led_blink_inst.r_Count_4_RNO_0_20_LC_11_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              6561  35034  RISE       2
I__814/I                                                   InMux                          0              6561  35287  RISE       1
I__814/O                                                   InMux                        259              6821  35287  RISE       1
led_blink_inst.r_Count_4_21_LC_11_8_4/in3                  LogicCell40_SEQ_MODE_1000      0              6821  35287  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_21_LC_11_8_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_11_LC_9_4_3/in2
Capture Clock    : led_blink_inst.r_Count_2_11_LC_9_4_3/clk
Setup Constraint : 40000p
Path slack       : 35393p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6617
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
led_blink_inst.r_Count_2_7_LC_9_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  34060  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  34060  RISE       2
led_blink_inst.r_Count_2_8_LC_9_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34060  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34060  RISE       2
I__511/I                                                  InMux                          0              5103  35392  RISE       1
I__511/O                                                  InMux                        259              5362  35392  RISE       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/in3            LogicCell40_SEQ_MODE_0000      0              5362  35392  RISE       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/lcout          LogicCell40_SEQ_MODE_0000    316              5678  35392  RISE       1
I__512/I                                                  Odrv4                          0              5678  35392  RISE       1
I__512/O                                                  Odrv4                        351              6028  35392  RISE       1
I__513/I                                                  LocalMux                       0              6028  35392  RISE       1
I__513/O                                                  LocalMux                     330              6358  35392  RISE       1
I__514/I                                                  InMux                          0              6358  35392  RISE       1
I__514/O                                                  InMux                        259              6617  35392  RISE       1
I__515/I                                                  CascadeMux                     0              6617  35392  RISE       1
I__515/O                                                  CascadeMux                     0              6617  35392  RISE       1
led_blink_inst.r_Count_2_11_LC_9_4_3/in2                  LogicCell40_SEQ_MODE_1000      0              6617  35392  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_11_LC_9_4_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_20_LC_12_5_3/in3
Capture Clock    : led_blink_inst.r_Count_3_20_LC_12_5_3/clk
Setup Constraint : 40000p
Path slack       : 35413p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6695
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryin         LogicCell40_SEQ_MODE_0000      0              4527  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryout        LogicCell40_SEQ_MODE_0000    126              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34382  RISE       2
led_blink_inst.r_Count_3_9_LC_12_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  34382  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34382  RISE       2
led_blink_inst.r_Count_3_11_LC_12_4_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34382  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34382  RISE       2
led_blink_inst.r_Count_3_12_LC_12_4_3/carryin              LogicCell40_SEQ_MODE_1000      0              5229  34382  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/carryout             LogicCell40_SEQ_MODE_1000    126              5355  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  34382  RISE       2
led_blink_inst.r_Count_3_14_LC_12_4_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34382  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34382  RISE       2
led_blink_inst.r_Count_3_15_LC_12_4_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34382  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34382  RISE       2
led_blink_inst.r_Count_3_16_LC_12_4_7/carryin              LogicCell40_SEQ_MODE_1000      0              5734  34382  RISE       1
led_blink_inst.r_Count_3_16_LC_12_4_7/carryout             LogicCell40_SEQ_MODE_1000    126              5860  34382  RISE       1
IN_MUX_bfv_12_5_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34382  RISE       1
IN_MUX_bfv_12_5_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_17_LC_12_5_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_17_LC_12_5_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_18_LC_12_5_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_18_LC_12_5_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  34382  RISE       2
led_blink_inst.r_Count_3_19_LC_12_5_2/carryin              LogicCell40_SEQ_MODE_1000      0              6309  34382  RISE       1
led_blink_inst.r_Count_3_19_LC_12_5_2/carryout             LogicCell40_SEQ_MODE_1000    126              6435  34382  RISE       2
I__958/I                                                   InMux                          0              6435  35413  RISE       1
I__958/O                                                   InMux                        259              6695  35413  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/in3                  LogicCell40_SEQ_MODE_1000      0              6695  35413  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_14_LC_8_6_7/in3
Capture Clock    : led_blink_inst.r_Count_2_14_LC_8_6_7/clk
Setup Constraint : 40000p
Path slack       : 35462p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3725
-------------------------------------   ---- 
End-of-path arrival time (ps)           6646
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
led_blink_inst.r_Count_2_7_LC_9_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  34060  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  34060  RISE       2
led_blink_inst.r_Count_2_8_LC_9_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34060  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34060  RISE       2
led_blink_inst.r_Count_2_13_LC_9_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34060  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34060  RISE       2
I__621/I                                                  InMux                          0              5481  35462  RISE       1
I__621/O                                                  InMux                        259              5741  35462  RISE       1
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/in3            LogicCell40_SEQ_MODE_0000      0              5741  35462  RISE       1
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/lcout          LogicCell40_SEQ_MODE_0000    316              6056  35462  RISE       1
I__622/I                                                  LocalMux                       0              6056  35462  RISE       1
I__622/O                                                  LocalMux                     330              6386  35462  RISE       1
I__623/I                                                  InMux                          0              6386  35462  RISE       1
I__623/O                                                  InMux                        259              6646  35462  RISE       1
led_blink_inst.r_Count_2_14_LC_8_6_7/in3                  LogicCell40_SEQ_MODE_1000      0              6646  35462  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_14_LC_8_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_9_LC_9_5_4/lcout
Path End         : led_blink_inst.r_Count_2_22_LC_9_8_7/in3
Capture Clock    : led_blink_inst.r_Count_2_22_LC_9_8_7/clk
Setup Constraint : 40000p
Path slack       : 35470p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6638
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_9_LC_9_5_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34915  RISE       2
I__536/I                                             Odrv4                          0              2921  35469  RISE       1
I__536/O                                             Odrv4                        351              3272  35469  RISE       1
I__538/I                                             LocalMux                       0              3272  35469  RISE       1
I__538/O                                             LocalMux                     330              3602  35469  RISE       1
I__540/I                                             InMux                          0              3602  35469  RISE       1
I__540/O                                             InMux                        259              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35469  RISE       1
I__372/I                                             Odrv4                          0              4310  35469  RISE       1
I__372/O                                             Odrv4                        351              4661  35469  RISE       1
I__373/I                                             LocalMux                       0              4661  35469  RISE       1
I__373/O                                             LocalMux                     330              4990  35469  RISE       1
I__374/I                                             InMux                          0              4990  35469  RISE       1
I__374/O                                             InMux                        259              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in0    LogicCell40_SEQ_MODE_0000      0              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35469  RISE      13
I__646/I                                             Odrv4                          0              5699  35469  RISE       1
I__646/O                                             Odrv4                        351              6049  35469  RISE       1
I__659/I                                             LocalMux                       0              6049  35469  RISE       1
I__659/O                                             LocalMux                     330              6379  35469  RISE       1
I__664/I                                             InMux                          0              6379  35469  RISE       1
I__664/O                                             InMux                        259              6638  35469  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/in3             LogicCell40_SEQ_MODE_1000      0              6638  35469  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_19_LC_11_8_2/in3
Capture Clock    : led_blink_inst.r_Count_4_19_LC_11_8_2/clk
Setup Constraint : 40000p
Path slack       : 35540p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6568
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34508  RISE       2
led_blink_inst.r_Count_4_8_LC_11_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34508  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34508  RISE       2
led_blink_inst.r_Count_4_10_LC_11_7_1/carryin              LogicCell40_SEQ_MODE_1000      0              4976  34508  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/carryout             LogicCell40_SEQ_MODE_1000    126              5103  34508  RISE       2
led_blink_inst.r_Count_4_11_LC_11_7_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34508  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34508  RISE       2
led_blink_inst.r_Count_4_13_LC_11_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34508  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34508  RISE       2
led_blink_inst.r_Count_4_14_LC_11_7_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34508  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34508  RISE       2
led_blink_inst.r_Count_4_15_LC_11_7_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34508  RISE       1
led_blink_inst.r_Count_4_15_LC_11_7_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/carryin        LogicCell40_SEQ_MODE_0000      0              5734  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/carryout       LogicCell40_SEQ_MODE_0000    126              5860  34508  RISE       1
IN_MUX_bfv_11_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34508  RISE       1
IN_MUX_bfv_11_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34508  RISE       2
led_blink_inst.r_Count_4_18_LC_11_8_1/carryin              LogicCell40_SEQ_MODE_1000      0              6183  34508  RISE       1
led_blink_inst.r_Count_4_18_LC_11_8_1/carryout             LogicCell40_SEQ_MODE_1000    126              6309  34508  RISE       2
I__816/I                                                   InMux                          0              6309  35539  RISE       1
I__816/O                                                   InMux                        259              6568  35539  RISE       1
led_blink_inst.r_Count_4_19_LC_11_8_2/in3                  LogicCell40_SEQ_MODE_1000      0              6568  35539  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_19_LC_11_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_19_LC_12_5_2/in3
Capture Clock    : led_blink_inst.r_Count_3_19_LC_12_5_2/clk
Setup Constraint : 40000p
Path slack       : 35540p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6568
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryin         LogicCell40_SEQ_MODE_0000      0              4527  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryout        LogicCell40_SEQ_MODE_0000    126              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34382  RISE       2
led_blink_inst.r_Count_3_9_LC_12_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  34382  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34382  RISE       2
led_blink_inst.r_Count_3_11_LC_12_4_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34382  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34382  RISE       2
led_blink_inst.r_Count_3_12_LC_12_4_3/carryin              LogicCell40_SEQ_MODE_1000      0              5229  34382  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/carryout             LogicCell40_SEQ_MODE_1000    126              5355  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  34382  RISE       2
led_blink_inst.r_Count_3_14_LC_12_4_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34382  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34382  RISE       2
led_blink_inst.r_Count_3_15_LC_12_4_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34382  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34382  RISE       2
led_blink_inst.r_Count_3_16_LC_12_4_7/carryin              LogicCell40_SEQ_MODE_1000      0              5734  34382  RISE       1
led_blink_inst.r_Count_3_16_LC_12_4_7/carryout             LogicCell40_SEQ_MODE_1000    126              5860  34382  RISE       1
IN_MUX_bfv_12_5_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34382  RISE       1
IN_MUX_bfv_12_5_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_17_LC_12_5_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_17_LC_12_5_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_18_LC_12_5_1/carryin        LogicCell40_SEQ_MODE_0000      0              6183  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_18_LC_12_5_1/carryout       LogicCell40_SEQ_MODE_0000    126              6309  34382  RISE       2
I__964/I                                                   InMux                          0              6309  35539  RISE       1
I__964/O                                                   InMux                        259              6568  35539  RISE       1
led_blink_inst.r_Count_3_19_LC_12_5_2/in3                  LogicCell40_SEQ_MODE_1000      0              6568  35539  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_19_LC_12_5_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_13_LC_11_4_6/in3
Capture Clock    : led_blink_inst.r_Count_3_13_LC_11_4_6/clk
Setup Constraint : 40000p
Path slack       : 35589p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3598
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryin         LogicCell40_SEQ_MODE_0000      0              4527  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryout        LogicCell40_SEQ_MODE_0000    126              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34382  RISE       2
led_blink_inst.r_Count_3_9_LC_12_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  34382  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34382  RISE       2
led_blink_inst.r_Count_3_11_LC_12_4_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34382  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34382  RISE       2
led_blink_inst.r_Count_3_12_LC_12_4_3/carryin              LogicCell40_SEQ_MODE_1000      0              5229  34382  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/carryout             LogicCell40_SEQ_MODE_1000    126              5355  34382  RISE       2
I__899/I                                                   InMux                          0              5355  35589  RISE       1
I__899/O                                                   InMux                        259              5615  35589  RISE       1
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/in3            LogicCell40_SEQ_MODE_0000      0              5615  35589  RISE       1
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/lcout          LogicCell40_SEQ_MODE_0000    316              5930  35589  RISE       1
I__900/I                                                   LocalMux                       0              5930  35589  RISE       1
I__900/O                                                   LocalMux                     330              6260  35589  RISE       1
I__901/I                                                   InMux                          0              6260  35589  RISE       1
I__901/O                                                   InMux                        259              6519  35589  RISE       1
led_blink_inst.r_Count_3_13_LC_11_4_6/in3                  LogicCell40_SEQ_MODE_1000      0              6519  35589  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_13_LC_11_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_12_LC_12_7_1/in2
Capture Clock    : led_blink_inst.r_Count_4_12_LC_12_7_1/clk
Setup Constraint : 40000p
Path slack       : 35617p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34508  RISE       2
led_blink_inst.r_Count_4_8_LC_11_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34508  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34508  RISE       2
led_blink_inst.r_Count_4_10_LC_11_7_1/carryin              LogicCell40_SEQ_MODE_1000      0              4976  34508  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/carryout             LogicCell40_SEQ_MODE_1000    126              5103  34508  RISE       2
led_blink_inst.r_Count_4_11_LC_11_7_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34508  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34508  RISE       2
I__793/I                                                   InMux                          0              5229  35617  RISE       1
I__793/O                                                   InMux                        259              5488  35617  RISE       1
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/in3            LogicCell40_SEQ_MODE_0000      0              5488  35617  RISE       1
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/lcout          LogicCell40_SEQ_MODE_0000    316              5804  35617  RISE       1
I__998/I                                                   LocalMux                       0              5804  35617  RISE       1
I__998/O                                                   LocalMux                     330              6134  35617  RISE       1
I__999/I                                                   InMux                          0              6134  35617  RISE       1
I__999/O                                                   InMux                        259              6393  35617  RISE       1
I__1000/I                                                  CascadeMux                     0              6393  35617  RISE       1
I__1000/O                                                  CascadeMux                     0              6393  35617  RISE       1
led_blink_inst.r_Count_4_12_LC_12_7_1/in2                  LogicCell40_SEQ_MODE_1000      0              6393  35617  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_12_LC_12_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_7_LC_11_3_4/lcout
Path End         : led_blink_inst.r_Count_3_13_LC_11_4_6/in0
Capture Clock    : led_blink_inst.r_Count_3_13_LC_11_4_6/clk
Setup Constraint : 40000p
Path slack       : 35623p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_7_LC_11_3_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       2
I__840/I                                              Odrv4                          0              2921  35624  RISE       1
I__840/O                                              Odrv4                        351              3272  35624  RISE       1
I__842/I                                              LocalMux                       0              3272  35624  RISE       1
I__842/O                                              LocalMux                     330              3602  35624  RISE       1
I__843/I                                              InMux                          0              3602  35624  RISE       1
I__843/O                                              InMux                        259              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35624  RISE       1
I__735/I                                              Odrv4                          0              4310  35624  RISE       1
I__735/O                                              Odrv4                        351              4661  35624  RISE       1
I__736/I                                              LocalMux                       0              4661  35624  RISE       1
I__736/O                                              LocalMux                     330              4990  35624  RISE       1
I__737/I                                              InMux                          0              4990  35624  RISE       1
I__737/O                                              InMux                        259              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in0    LogicCell40_SEQ_MODE_0000      0              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35624  RISE       9
I__743/I                                              LocalMux                       0              5699  35624  RISE       1
I__743/O                                              LocalMux                     330              6028  35624  RISE       1
I__748/I                                              InMux                          0              6028  35624  RISE       1
I__748/O                                              InMux                        259              6288  35624  RISE       1
led_blink_inst.r_Count_3_13_LC_11_4_6/in0             LogicCell40_SEQ_MODE_1000      0              6288  35624  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_13_LC_11_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_18_LC_11_8_1/in3
Capture Clock    : led_blink_inst.r_Count_4_18_LC_11_8_1/clk
Setup Constraint : 40000p
Path slack       : 35666p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3521
-------------------------------------   ---- 
End-of-path arrival time (ps)           6442
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34508  RISE       2
led_blink_inst.r_Count_4_8_LC_11_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34508  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34508  RISE       2
led_blink_inst.r_Count_4_10_LC_11_7_1/carryin              LogicCell40_SEQ_MODE_1000      0              4976  34508  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/carryout             LogicCell40_SEQ_MODE_1000    126              5103  34508  RISE       2
led_blink_inst.r_Count_4_11_LC_11_7_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34508  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34508  RISE       2
led_blink_inst.r_Count_4_13_LC_11_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34508  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34508  RISE       2
led_blink_inst.r_Count_4_14_LC_11_7_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34508  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34508  RISE       2
led_blink_inst.r_Count_4_15_LC_11_7_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34508  RISE       1
led_blink_inst.r_Count_4_15_LC_11_7_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/carryin        LogicCell40_SEQ_MODE_0000      0              5734  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/carryout       LogicCell40_SEQ_MODE_0000    126              5860  34508  RISE       1
IN_MUX_bfv_11_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              5860  34508  RISE       1
IN_MUX_bfv_11_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              6056  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/carryin        LogicCell40_SEQ_MODE_0000      0              6056  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/carryout       LogicCell40_SEQ_MODE_0000    126              6183  34508  RISE       2
I__817/I                                                   InMux                          0              6183  35666  RISE       1
I__817/O                                                   InMux                        259              6442  35666  RISE       1
led_blink_inst.r_Count_4_18_LC_11_8_1/in3                  LogicCell40_SEQ_MODE_1000      0              6442  35666  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_18_LC_11_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.r_Count_1_11_LC_7_8_4/in0
Capture Clock    : led_blink_inst.r_Count_1_11_LC_7_8_4/clk
Setup Constraint : 40000p
Path slack       : 35672p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34614  RISE       2
I__296/I                                             Odrv4                          0              2921  35673  RISE       1
I__296/O                                             Odrv4                        351              3272  35673  RISE       1
I__298/I                                             Span4Mux_v                     0              3272  35673  RISE       1
I__298/O                                             Span4Mux_v                   351              3623  35673  RISE       1
I__299/I                                             LocalMux                       0              3623  35673  RISE       1
I__299/O                                             LocalMux                     330              3952  35673  RISE       1
I__300/I                                             InMux                          0              3952  35673  RISE       1
I__300/O                                             InMux                        259              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              4661  35673  RISE       1
I__204/I                                             LocalMux                       0              4661  35673  RISE       1
I__204/O                                             LocalMux                     330              4990  35673  RISE       1
I__205/I                                             InMux                          0              4990  35673  RISE       1
I__205/O                                             InMux                        259              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in1    LogicCell40_SEQ_MODE_0000      0              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              5650  35673  RISE      13
I__389/I                                             LocalMux                       0              5650  35673  RISE       1
I__389/O                                             LocalMux                     330              5979  35673  RISE       1
I__396/I                                             InMux                          0              5979  35673  RISE       1
I__396/O                                             InMux                        259              6239  35673  RISE       1
led_blink_inst.r_Count_1_11_LC_7_8_4/in0             LogicCell40_SEQ_MODE_1000      0              6239  35673  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_11_LC_7_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_12_LC_7_8_6/in3
Capture Clock    : led_blink_inst.r_Count_1_12_LC_7_8_6/clk
Setup Constraint : 40000p
Path slack       : 35715p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
led_blink_inst.r_Count_1_9_LC_8_8_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  33856  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  33856  RISE       2
I__258/I                                                  InMux                          0              5229  35715  RISE       1
I__258/O                                                  InMux                        259              5488  35715  RISE       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/in3            LogicCell40_SEQ_MODE_0000      0              5488  35715  RISE       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/lcout          LogicCell40_SEQ_MODE_0000    316              5804  35715  RISE       1
I__259/I                                                  LocalMux                       0              5804  35715  RISE       1
I__259/O                                                  LocalMux                     330              6134  35715  RISE       1
I__260/I                                                  InMux                          0              6134  35715  RISE       1
I__260/O                                                  InMux                        259              6393  35715  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/in3                  LogicCell40_SEQ_MODE_1000      0              6393  35715  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_11_LC_11_7_2/lcout
Path End         : led_blink_inst.r_Count_4_20_LC_12_8_0/in2
Capture Clock    : led_blink_inst.r_Count_4_20_LC_12_8_0/clk
Setup Constraint : 40000p
Path slack       : 35722p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_11_LC_11_7_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       2
I__1190/I                                            LocalMux                       0              2921  35722  RISE       1
I__1190/O                                            LocalMux                     330              3251  35722  RISE       1
I__1192/I                                            InMux                          0              3251  35722  RISE       1
I__1192/O                                            InMux                        259              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/in0    LogicCell40_SEQ_MODE_0000      0              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959  35722  RISE       1
I__1171/I                                            Odrv4                          0              3959  35722  RISE       1
I__1171/O                                            Odrv4                        351              4310  35722  RISE       1
I__1172/I                                            LocalMux                       0              4310  35722  RISE       1
I__1172/O                                            LocalMux                     330              4640  35722  RISE       1
I__1173/I                                            InMux                          0              4640  35722  RISE       1
I__1173/O                                            InMux                        259              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              5348  35722  RISE      10
I__1092/I                                            Odrv4                          0              5348  35722  RISE       1
I__1092/O                                            Odrv4                        351              5699  35722  RISE       1
I__1097/I                                            LocalMux                       0              5699  35722  RISE       1
I__1097/O                                            LocalMux                     330              6028  35722  RISE       1
I__1104/I                                            InMux                          0              6028  35722  RISE       1
I__1104/O                                            InMux                        259              6288  35722  RISE       1
I__1106/I                                            CascadeMux                     0              6288  35722  RISE       1
I__1106/O                                            CascadeMux                     0              6288  35722  RISE       1
led_blink_inst.r_Count_4_20_LC_12_8_0/in2            LogicCell40_SEQ_MODE_1000      0              6288  35722  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_20_LC_12_8_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_9_LC_9_5_4/lcout
Path End         : led_blink_inst.r_Count_2_4_LC_9_5_5/in2
Capture Clock    : led_blink_inst.r_Count_2_4_LC_9_5_5/clk
Setup Constraint : 40000p
Path slack       : 35722p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_9_LC_9_5_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34915  RISE       2
I__536/I                                             Odrv4                          0              2921  35469  RISE       1
I__536/O                                             Odrv4                        351              3272  35469  RISE       1
I__538/I                                             LocalMux                       0              3272  35469  RISE       1
I__538/O                                             LocalMux                     330              3602  35469  RISE       1
I__540/I                                             InMux                          0              3602  35469  RISE       1
I__540/O                                             InMux                        259              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35469  RISE       1
I__372/I                                             Odrv4                          0              4310  35469  RISE       1
I__372/O                                             Odrv4                        351              4661  35469  RISE       1
I__373/I                                             LocalMux                       0              4661  35469  RISE       1
I__373/O                                             LocalMux                     330              4990  35469  RISE       1
I__374/I                                             InMux                          0              4990  35469  RISE       1
I__374/O                                             InMux                        259              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in0    LogicCell40_SEQ_MODE_0000      0              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35469  RISE      13
I__642/I                                             LocalMux                       0              5699  35722  RISE       1
I__642/O                                             LocalMux                     330              6028  35722  RISE       1
I__648/I                                             InMux                          0              6028  35722  RISE       1
I__648/O                                             InMux                        259              6288  35722  RISE       1
I__660/I                                             CascadeMux                     0              6288  35722  RISE       1
I__660/O                                             CascadeMux                     0              6288  35722  RISE       1
led_blink_inst.r_Count_2_4_LC_9_5_5/in2              LogicCell40_SEQ_MODE_1000      0              6288  35722  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_4_LC_9_5_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_9_LC_9_5_4/lcout
Path End         : led_blink_inst.r_Count_2_16_LC_9_4_4/in2
Capture Clock    : led_blink_inst.r_Count_2_16_LC_9_4_4/clk
Setup Constraint : 40000p
Path slack       : 35722p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_9_LC_9_5_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34915  RISE       2
I__536/I                                             Odrv4                          0              2921  35469  RISE       1
I__536/O                                             Odrv4                        351              3272  35469  RISE       1
I__538/I                                             LocalMux                       0              3272  35469  RISE       1
I__538/O                                             LocalMux                     330              3602  35469  RISE       1
I__540/I                                             InMux                          0              3602  35469  RISE       1
I__540/O                                             InMux                        259              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35469  RISE       1
I__372/I                                             Odrv4                          0              4310  35469  RISE       1
I__372/O                                             Odrv4                        351              4661  35469  RISE       1
I__373/I                                             LocalMux                       0              4661  35469  RISE       1
I__373/O                                             LocalMux                     330              4990  35469  RISE       1
I__374/I                                             InMux                          0              4990  35469  RISE       1
I__374/O                                             InMux                        259              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in0    LogicCell40_SEQ_MODE_0000      0              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35469  RISE      13
I__643/I                                             LocalMux                       0              5699  35722  RISE       1
I__643/O                                             LocalMux                     330              6028  35722  RISE       1
I__651/I                                             InMux                          0              6028  35722  RISE       1
I__651/O                                             InMux                        259              6288  35722  RISE       1
I__661/I                                             CascadeMux                     0              6288  35722  RISE       1
I__661/O                                             CascadeMux                     0              6288  35722  RISE       1
led_blink_inst.r_Count_2_16_LC_9_4_4/in2             LogicCell40_SEQ_MODE_1000      0              6288  35722  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_16_LC_9_4_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_9_LC_9_5_4/lcout
Path End         : led_blink_inst.r_Count_2_14_LC_8_6_7/in2
Capture Clock    : led_blink_inst.r_Count_2_14_LC_8_6_7/clk
Setup Constraint : 40000p
Path slack       : 35722p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_9_LC_9_5_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34915  RISE       2
I__536/I                                             Odrv4                          0              2921  35469  RISE       1
I__536/O                                             Odrv4                        351              3272  35469  RISE       1
I__538/I                                             LocalMux                       0              3272  35469  RISE       1
I__538/O                                             LocalMux                     330              3602  35469  RISE       1
I__540/I                                             InMux                          0              3602  35469  RISE       1
I__540/O                                             InMux                        259              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35469  RISE       1
I__372/I                                             Odrv4                          0              4310  35469  RISE       1
I__372/O                                             Odrv4                        351              4661  35469  RISE       1
I__373/I                                             LocalMux                       0              4661  35469  RISE       1
I__373/O                                             LocalMux                     330              4990  35469  RISE       1
I__374/I                                             InMux                          0              4990  35469  RISE       1
I__374/O                                             InMux                        259              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in0    LogicCell40_SEQ_MODE_0000      0              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35469  RISE      13
I__645/I                                             LocalMux                       0              5699  35722  RISE       1
I__645/O                                             LocalMux                     330              6028  35722  RISE       1
I__654/I                                             InMux                          0              6028  35722  RISE       1
I__654/O                                             InMux                        259              6288  35722  RISE       1
I__662/I                                             CascadeMux                     0              6288  35722  RISE       1
I__662/O                                             CascadeMux                     0              6288  35722  RISE       1
led_blink_inst.r_Count_2_14_LC_8_6_7/in2             LogicCell40_SEQ_MODE_1000      0              6288  35722  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_14_LC_8_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_9_LC_9_5_4/lcout
Path End         : led_blink_inst.r_Count_2_18_LC_8_6_5/in2
Capture Clock    : led_blink_inst.r_Count_2_18_LC_8_6_5/clk
Setup Constraint : 40000p
Path slack       : 35722p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_9_LC_9_5_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34915  RISE       2
I__536/I                                             Odrv4                          0              2921  35469  RISE       1
I__536/O                                             Odrv4                        351              3272  35469  RISE       1
I__538/I                                             LocalMux                       0              3272  35469  RISE       1
I__538/O                                             LocalMux                     330              3602  35469  RISE       1
I__540/I                                             InMux                          0              3602  35469  RISE       1
I__540/O                                             InMux                        259              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35469  RISE       1
I__372/I                                             Odrv4                          0              4310  35469  RISE       1
I__372/O                                             Odrv4                        351              4661  35469  RISE       1
I__373/I                                             LocalMux                       0              4661  35469  RISE       1
I__373/O                                             LocalMux                     330              4990  35469  RISE       1
I__374/I                                             InMux                          0              4990  35469  RISE       1
I__374/O                                             InMux                        259              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in0    LogicCell40_SEQ_MODE_0000      0              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35469  RISE      13
I__645/I                                             LocalMux                       0              5699  35722  RISE       1
I__645/O                                             LocalMux                     330              6028  35722  RISE       1
I__656/I                                             InMux                          0              6028  35722  RISE       1
I__656/O                                             InMux                        259              6288  35722  RISE       1
I__663/I                                             CascadeMux                     0              6288  35722  RISE       1
I__663/O                                             CascadeMux                     0              6288  35722  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/in2             LogicCell40_SEQ_MODE_1000      0              6288  35722  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_7_LC_11_3_4/lcout
Path End         : led_blink_inst.r_Count_3_21_LC_11_5_0/in2
Capture Clock    : led_blink_inst.r_Count_3_21_LC_11_5_0/clk
Setup Constraint : 40000p
Path slack       : 35722p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_7_LC_11_3_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       2
I__840/I                                              Odrv4                          0              2921  35624  RISE       1
I__840/O                                              Odrv4                        351              3272  35624  RISE       1
I__842/I                                              LocalMux                       0              3272  35624  RISE       1
I__842/O                                              LocalMux                     330              3602  35624  RISE       1
I__843/I                                              InMux                          0              3602  35624  RISE       1
I__843/O                                              InMux                        259              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35624  RISE       1
I__735/I                                              Odrv4                          0              4310  35624  RISE       1
I__735/O                                              Odrv4                        351              4661  35624  RISE       1
I__736/I                                              LocalMux                       0              4661  35624  RISE       1
I__736/O                                              LocalMux                     330              4990  35624  RISE       1
I__737/I                                              InMux                          0              4990  35624  RISE       1
I__737/O                                              InMux                        259              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in0    LogicCell40_SEQ_MODE_0000      0              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35624  RISE       9
I__744/I                                              LocalMux                       0              5699  35722  RISE       1
I__744/O                                              LocalMux                     330              6028  35722  RISE       1
I__750/I                                              InMux                          0              6028  35722  RISE       1
I__750/O                                              InMux                        259              6288  35722  RISE       1
I__757/I                                              CascadeMux                     0              6288  35722  RISE       1
I__757/O                                              CascadeMux                     0              6288  35722  RISE       1
led_blink_inst.r_Count_3_21_LC_11_5_0/in2             LogicCell40_SEQ_MODE_1000      0              6288  35722  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_21_LC_11_5_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_7_LC_11_3_4/lcout
Path End         : led_blink_inst.r_Count_3_5_LC_11_3_6/in2
Capture Clock    : led_blink_inst.r_Count_3_5_LC_11_3_6/clk
Setup Constraint : 40000p
Path slack       : 35722p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_7_LC_11_3_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       2
I__840/I                                              Odrv4                          0              2921  35624  RISE       1
I__840/O                                              Odrv4                        351              3272  35624  RISE       1
I__842/I                                              LocalMux                       0              3272  35624  RISE       1
I__842/O                                              LocalMux                     330              3602  35624  RISE       1
I__843/I                                              InMux                          0              3602  35624  RISE       1
I__843/O                                              InMux                        259              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35624  RISE       1
I__735/I                                              Odrv4                          0              4310  35624  RISE       1
I__735/O                                              Odrv4                        351              4661  35624  RISE       1
I__736/I                                              LocalMux                       0              4661  35624  RISE       1
I__736/O                                              LocalMux                     330              4990  35624  RISE       1
I__737/I                                              InMux                          0              4990  35624  RISE       1
I__737/O                                              InMux                        259              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in0    LogicCell40_SEQ_MODE_0000      0              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35624  RISE       9
I__745/I                                              LocalMux                       0              5699  35722  RISE       1
I__745/O                                              LocalMux                     330              6028  35722  RISE       1
I__753/I                                              InMux                          0              6028  35722  RISE       1
I__753/O                                              InMux                        259              6288  35722  RISE       1
I__758/I                                              CascadeMux                     0              6288  35722  RISE       1
I__758/O                                              CascadeMux                     0              6288  35722  RISE       1
led_blink_inst.r_Count_3_5_LC_11_3_6/in2              LogicCell40_SEQ_MODE_1000      0              6288  35722  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_5_LC_11_3_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_7_LC_11_3_4/lcout
Path End         : led_blink_inst.r_Count_3_10_LC_11_4_4/in2
Capture Clock    : led_blink_inst.r_Count_3_10_LC_11_4_4/clk
Setup Constraint : 40000p
Path slack       : 35722p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_7_LC_11_3_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       2
I__840/I                                              Odrv4                          0              2921  35624  RISE       1
I__840/O                                              Odrv4                        351              3272  35624  RISE       1
I__842/I                                              LocalMux                       0              3272  35624  RISE       1
I__842/O                                              LocalMux                     330              3602  35624  RISE       1
I__843/I                                              InMux                          0              3602  35624  RISE       1
I__843/O                                              InMux                        259              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35624  RISE       1
I__735/I                                              Odrv4                          0              4310  35624  RISE       1
I__735/O                                              Odrv4                        351              4661  35624  RISE       1
I__736/I                                              LocalMux                       0              4661  35624  RISE       1
I__736/O                                              LocalMux                     330              4990  35624  RISE       1
I__737/I                                              InMux                          0              4990  35624  RISE       1
I__737/O                                              InMux                        259              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in0    LogicCell40_SEQ_MODE_0000      0              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35624  RISE       9
I__743/I                                              LocalMux                       0              5699  35624  RISE       1
I__743/O                                              LocalMux                     330              6028  35624  RISE       1
I__747/I                                              InMux                          0              6028  35722  RISE       1
I__747/O                                              InMux                        259              6288  35722  RISE       1
I__756/I                                              CascadeMux                     0              6288  35722  RISE       1
I__756/O                                              CascadeMux                     0              6288  35722  RISE       1
led_blink_inst.r_Count_3_10_LC_11_4_4/in2             LogicCell40_SEQ_MODE_1000      0              6288  35722  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_10_LC_11_4_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_7_LC_11_3_4/lcout
Path End         : led_blink_inst.r_Count_3_7_LC_11_3_4/in2
Capture Clock    : led_blink_inst.r_Count_3_7_LC_11_3_4/clk
Setup Constraint : 40000p
Path slack       : 35722p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_7_LC_11_3_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       2
I__840/I                                              Odrv4                          0              2921  35624  RISE       1
I__840/O                                              Odrv4                        351              3272  35624  RISE       1
I__842/I                                              LocalMux                       0              3272  35624  RISE       1
I__842/O                                              LocalMux                     330              3602  35624  RISE       1
I__843/I                                              InMux                          0              3602  35624  RISE       1
I__843/O                                              InMux                        259              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35624  RISE       1
I__735/I                                              Odrv4                          0              4310  35624  RISE       1
I__735/O                                              Odrv4                        351              4661  35624  RISE       1
I__736/I                                              LocalMux                       0              4661  35624  RISE       1
I__736/O                                              LocalMux                     330              4990  35624  RISE       1
I__737/I                                              InMux                          0              4990  35624  RISE       1
I__737/O                                              InMux                        259              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in0    LogicCell40_SEQ_MODE_0000      0              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35624  RISE       9
I__745/I                                              LocalMux                       0              5699  35722  RISE       1
I__745/O                                              LocalMux                     330              6028  35722  RISE       1
I__754/I                                              InMux                          0              6028  35722  RISE       1
I__754/O                                              InMux                        259              6288  35722  RISE       1
I__759/I                                              CascadeMux                     0              6288  35722  RISE       1
I__759/O                                              CascadeMux                     0              6288  35722  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/in2              LogicCell40_SEQ_MODE_1000      0              6288  35722  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_9_LC_9_5_4/in3
Capture Clock    : led_blink_inst.r_Count_2_9_LC_9_5_4/clk
Setup Constraint : 40000p
Path slack       : 35743p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6365
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
led_blink_inst.r_Count_2_7_LC_9_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  34060  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  34060  RISE       2
led_blink_inst.r_Count_2_8_LC_9_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34060  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34060  RISE       2
I__531/I                                                  InMux                          0              4850  35743  RISE       1
I__531/O                                                  InMux                        259              5110  35743  RISE       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/in3             LogicCell40_SEQ_MODE_0000      0              5110  35743  RISE       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/lcout           LogicCell40_SEQ_MODE_0000    316              5425  35743  RISE       1
I__532/I                                                  Odrv4                          0              5425  35743  RISE       1
I__532/O                                                  Odrv4                        351              5776  35743  RISE       1
I__533/I                                                  LocalMux                       0              5776  35743  RISE       1
I__533/O                                                  LocalMux                     330              6105  35743  RISE       1
I__534/I                                                  InMux                          0              6105  35743  RISE       1
I__534/O                                                  InMux                        259              6365  35743  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/in3                   LogicCell40_SEQ_MODE_1000      0              6365  35743  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.o_LED_1_LC_7_7_4/in2
Capture Clock    : led_blink_inst.o_LED_1_LC_7_7_4/clk
Setup Constraint : 40000p
Path slack       : 35771p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34614  RISE       2
I__296/I                                             Odrv4                          0              2921  35673  RISE       1
I__296/O                                             Odrv4                        351              3272  35673  RISE       1
I__298/I                                             Span4Mux_v                     0              3272  35673  RISE       1
I__298/O                                             Span4Mux_v                   351              3623  35673  RISE       1
I__299/I                                             LocalMux                       0              3623  35673  RISE       1
I__299/O                                             LocalMux                     330              3952  35673  RISE       1
I__300/I                                             InMux                          0              3952  35673  RISE       1
I__300/O                                             InMux                        259              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              4661  35673  RISE       1
I__204/I                                             LocalMux                       0              4661  35673  RISE       1
I__204/O                                             LocalMux                     330              4990  35673  RISE       1
I__205/I                                             InMux                          0              4990  35673  RISE       1
I__205/O                                             InMux                        259              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in1    LogicCell40_SEQ_MODE_0000      0              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              5650  35673  RISE      13
I__388/I                                             LocalMux                       0              5650  35771  RISE       1
I__388/O                                             LocalMux                     330              5979  35771  RISE       1
I__392/I                                             InMux                          0              5979  35771  RISE       1
I__392/O                                             InMux                        259              6239  35771  RISE       1
I__405/I                                             CascadeMux                     0              6239  35771  RISE       1
I__405/O                                             CascadeMux                     0              6239  35771  RISE       1
led_blink_inst.o_LED_1_LC_7_7_4/in2                  LogicCell40_SEQ_MODE_1000      0              6239  35771  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_1_LC_7_7_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.r_Count_1_17_LC_7_9_2/in2
Capture Clock    : led_blink_inst.r_Count_1_17_LC_7_9_2/clk
Setup Constraint : 40000p
Path slack       : 35771p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34614  RISE       2
I__296/I                                             Odrv4                          0              2921  35673  RISE       1
I__296/O                                             Odrv4                        351              3272  35673  RISE       1
I__298/I                                             Span4Mux_v                     0              3272  35673  RISE       1
I__298/O                                             Span4Mux_v                   351              3623  35673  RISE       1
I__299/I                                             LocalMux                       0              3623  35673  RISE       1
I__299/O                                             LocalMux                     330              3952  35673  RISE       1
I__300/I                                             InMux                          0              3952  35673  RISE       1
I__300/O                                             InMux                        259              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              4661  35673  RISE       1
I__204/I                                             LocalMux                       0              4661  35673  RISE       1
I__204/O                                             LocalMux                     330              4990  35673  RISE       1
I__205/I                                             InMux                          0              4990  35673  RISE       1
I__205/O                                             InMux                        259              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in1    LogicCell40_SEQ_MODE_0000      0              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              5650  35673  RISE      13
I__390/I                                             LocalMux                       0              5650  35771  RISE       1
I__390/O                                             LocalMux                     330              5979  35771  RISE       1
I__400/I                                             InMux                          0              5979  35771  RISE       1
I__400/O                                             InMux                        259              6239  35771  RISE       1
I__409/I                                             CascadeMux                     0              6239  35771  RISE       1
I__409/O                                             CascadeMux                     0              6239  35771  RISE       1
led_blink_inst.r_Count_1_17_LC_7_9_2/in2             LogicCell40_SEQ_MODE_1000      0              6239  35771  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_17_LC_7_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.r_Count_1_0_LC_7_7_0/in2
Capture Clock    : led_blink_inst.r_Count_1_0_LC_7_7_0/clk
Setup Constraint : 40000p
Path slack       : 35771p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34614  RISE       2
I__296/I                                             Odrv4                          0              2921  35673  RISE       1
I__296/O                                             Odrv4                        351              3272  35673  RISE       1
I__298/I                                             Span4Mux_v                     0              3272  35673  RISE       1
I__298/O                                             Span4Mux_v                   351              3623  35673  RISE       1
I__299/I                                             LocalMux                       0              3623  35673  RISE       1
I__299/O                                             LocalMux                     330              3952  35673  RISE       1
I__300/I                                             InMux                          0              3952  35673  RISE       1
I__300/O                                             InMux                        259              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              4661  35673  RISE       1
I__204/I                                             LocalMux                       0              4661  35673  RISE       1
I__204/O                                             LocalMux                     330              4990  35673  RISE       1
I__205/I                                             InMux                          0              4990  35673  RISE       1
I__205/O                                             InMux                        259              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in1    LogicCell40_SEQ_MODE_0000      0              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              5650  35673  RISE      13
I__388/I                                             LocalMux                       0              5650  35771  RISE       1
I__388/O                                             LocalMux                     330              5979  35771  RISE       1
I__393/I                                             InMux                          0              5979  35771  RISE       1
I__393/O                                             InMux                        259              6239  35771  RISE       1
I__406/I                                             CascadeMux                     0              6239  35771  RISE       1
I__406/O                                             CascadeMux                     0              6239  35771  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/in2              LogicCell40_SEQ_MODE_1000      0              6239  35771  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.r_Count_1_5_LC_7_7_6/in2
Capture Clock    : led_blink_inst.r_Count_1_5_LC_7_7_6/clk
Setup Constraint : 40000p
Path slack       : 35771p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34614  RISE       2
I__296/I                                             Odrv4                          0              2921  35673  RISE       1
I__296/O                                             Odrv4                        351              3272  35673  RISE       1
I__298/I                                             Span4Mux_v                     0              3272  35673  RISE       1
I__298/O                                             Span4Mux_v                   351              3623  35673  RISE       1
I__299/I                                             LocalMux                       0              3623  35673  RISE       1
I__299/O                                             LocalMux                     330              3952  35673  RISE       1
I__300/I                                             InMux                          0              3952  35673  RISE       1
I__300/O                                             InMux                        259              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              4661  35673  RISE       1
I__204/I                                             LocalMux                       0              4661  35673  RISE       1
I__204/O                                             LocalMux                     330              4990  35673  RISE       1
I__205/I                                             InMux                          0              4990  35673  RISE       1
I__205/O                                             InMux                        259              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in1    LogicCell40_SEQ_MODE_0000      0              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              5650  35673  RISE      13
I__388/I                                             LocalMux                       0              5650  35771  RISE       1
I__388/O                                             LocalMux                     330              5979  35771  RISE       1
I__394/I                                             InMux                          0              5979  35771  RISE       1
I__394/O                                             InMux                        259              6239  35771  RISE       1
I__407/I                                             CascadeMux                     0              6239  35771  RISE       1
I__407/O                                             CascadeMux                     0              6239  35771  RISE       1
led_blink_inst.r_Count_1_5_LC_7_7_6/in2              LogicCell40_SEQ_MODE_1000      0              6239  35771  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_5_LC_7_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.r_Count_1_12_LC_7_8_6/in2
Capture Clock    : led_blink_inst.r_Count_1_12_LC_7_8_6/clk
Setup Constraint : 40000p
Path slack       : 35771p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34614  RISE       2
I__296/I                                             Odrv4                          0              2921  35673  RISE       1
I__296/O                                             Odrv4                        351              3272  35673  RISE       1
I__298/I                                             Span4Mux_v                     0              3272  35673  RISE       1
I__298/O                                             Span4Mux_v                   351              3623  35673  RISE       1
I__299/I                                             LocalMux                       0              3623  35673  RISE       1
I__299/O                                             LocalMux                     330              3952  35673  RISE       1
I__300/I                                             InMux                          0              3952  35673  RISE       1
I__300/O                                             InMux                        259              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              4661  35673  RISE       1
I__204/I                                             LocalMux                       0              4661  35673  RISE       1
I__204/O                                             LocalMux                     330              4990  35673  RISE       1
I__205/I                                             InMux                          0              4990  35673  RISE       1
I__205/O                                             InMux                        259              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in1    LogicCell40_SEQ_MODE_0000      0              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              5650  35673  RISE      13
I__389/I                                             LocalMux                       0              5650  35673  RISE       1
I__389/O                                             LocalMux                     330              5979  35673  RISE       1
I__397/I                                             InMux                          0              5979  35771  RISE       1
I__397/O                                             InMux                        259              6239  35771  RISE       1
I__408/I                                             CascadeMux                     0              6239  35771  RISE       1
I__408/O                                             CascadeMux                     0              6239  35771  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/in2             LogicCell40_SEQ_MODE_1000      0              6239  35771  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.r_Count_1_18_LC_7_9_0/in2
Capture Clock    : led_blink_inst.r_Count_1_18_LC_7_9_0/clk
Setup Constraint : 40000p
Path slack       : 35771p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34614  RISE       2
I__296/I                                             Odrv4                          0              2921  35673  RISE       1
I__296/O                                             Odrv4                        351              3272  35673  RISE       1
I__298/I                                             Span4Mux_v                     0              3272  35673  RISE       1
I__298/O                                             Span4Mux_v                   351              3623  35673  RISE       1
I__299/I                                             LocalMux                       0              3623  35673  RISE       1
I__299/O                                             LocalMux                     330              3952  35673  RISE       1
I__300/I                                             InMux                          0              3952  35673  RISE       1
I__300/O                                             InMux                        259              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              4661  35673  RISE       1
I__204/I                                             LocalMux                       0              4661  35673  RISE       1
I__204/O                                             LocalMux                     330              4990  35673  RISE       1
I__205/I                                             InMux                          0              4990  35673  RISE       1
I__205/O                                             InMux                        259              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in1    LogicCell40_SEQ_MODE_0000      0              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              5650  35673  RISE      13
I__390/I                                             LocalMux                       0              5650  35771  RISE       1
I__390/O                                             LocalMux                     330              5979  35771  RISE       1
I__401/I                                             InMux                          0              5979  35771  RISE       1
I__401/O                                             InMux                        259              6239  35771  RISE       1
I__410/I                                             CascadeMux                     0              6239  35771  RISE       1
I__410/O                                             CascadeMux                     0              6239  35771  RISE       1
led_blink_inst.r_Count_1_18_LC_7_9_0/in2             LogicCell40_SEQ_MODE_1000      0              6239  35771  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_18_LC_7_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.r_Count_1_19_LC_7_9_4/in2
Capture Clock    : led_blink_inst.r_Count_1_19_LC_7_9_4/clk
Setup Constraint : 40000p
Path slack       : 35771p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34614  RISE       2
I__296/I                                             Odrv4                          0              2921  35673  RISE       1
I__296/O                                             Odrv4                        351              3272  35673  RISE       1
I__298/I                                             Span4Mux_v                     0              3272  35673  RISE       1
I__298/O                                             Span4Mux_v                   351              3623  35673  RISE       1
I__299/I                                             LocalMux                       0              3623  35673  RISE       1
I__299/O                                             LocalMux                     330              3952  35673  RISE       1
I__300/I                                             InMux                          0              3952  35673  RISE       1
I__300/O                                             InMux                        259              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              4661  35673  RISE       1
I__204/I                                             LocalMux                       0              4661  35673  RISE       1
I__204/O                                             LocalMux                     330              4990  35673  RISE       1
I__205/I                                             InMux                          0              4990  35673  RISE       1
I__205/O                                             InMux                        259              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in1    LogicCell40_SEQ_MODE_0000      0              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              5650  35673  RISE      13
I__390/I                                             LocalMux                       0              5650  35771  RISE       1
I__390/O                                             LocalMux                     330              5979  35771  RISE       1
I__402/I                                             InMux                          0              5979  35771  RISE       1
I__402/O                                             InMux                        259              6239  35771  RISE       1
I__411/I                                             CascadeMux                     0              6239  35771  RISE       1
I__411/O                                             CascadeMux                     0              6239  35771  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/in2             LogicCell40_SEQ_MODE_1000      0              6239  35771  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_9_LC_9_5_4/lcout
Path End         : led_blink_inst.r_Count_2_12_LC_8_5_2/in3
Capture Clock    : led_blink_inst.r_Count_2_12_LC_8_5_2/clk
Setup Constraint : 40000p
Path slack       : 35820p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_9_LC_9_5_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34915  RISE       2
I__536/I                                             Odrv4                          0              2921  35469  RISE       1
I__536/O                                             Odrv4                        351              3272  35469  RISE       1
I__538/I                                             LocalMux                       0              3272  35469  RISE       1
I__538/O                                             LocalMux                     330              3602  35469  RISE       1
I__540/I                                             InMux                          0              3602  35469  RISE       1
I__540/O                                             InMux                        259              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35469  RISE       1
I__372/I                                             Odrv4                          0              4310  35469  RISE       1
I__372/O                                             Odrv4                        351              4661  35469  RISE       1
I__373/I                                             LocalMux                       0              4661  35469  RISE       1
I__373/O                                             LocalMux                     330              4990  35469  RISE       1
I__374/I                                             InMux                          0              4990  35469  RISE       1
I__374/O                                             InMux                        259              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in0    LogicCell40_SEQ_MODE_0000      0              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35469  RISE      13
I__644/I                                             LocalMux                       0              5699  35820  RISE       1
I__644/O                                             LocalMux                     330              6028  35820  RISE       1
I__652/I                                             InMux                          0              6028  35820  RISE       1
I__652/O                                             InMux                        259              6288  35820  RISE       1
led_blink_inst.r_Count_2_12_LC_8_5_2/in3             LogicCell40_SEQ_MODE_1000      0              6288  35820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1076/I                                           ClkMux                         0              2073  RISE       1
I__1076/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_12_LC_8_5_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_9_LC_9_5_4/lcout
Path End         : led_blink_inst.r_Count_2_0_LC_9_5_6/in3
Capture Clock    : led_blink_inst.r_Count_2_0_LC_9_5_6/clk
Setup Constraint : 40000p
Path slack       : 35820p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_9_LC_9_5_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34915  RISE       2
I__536/I                                             Odrv4                          0              2921  35469  RISE       1
I__536/O                                             Odrv4                        351              3272  35469  RISE       1
I__538/I                                             LocalMux                       0              3272  35469  RISE       1
I__538/O                                             LocalMux                     330              3602  35469  RISE       1
I__540/I                                             InMux                          0              3602  35469  RISE       1
I__540/O                                             InMux                        259              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35469  RISE       1
I__372/I                                             Odrv4                          0              4310  35469  RISE       1
I__372/O                                             Odrv4                        351              4661  35469  RISE       1
I__373/I                                             LocalMux                       0              4661  35469  RISE       1
I__373/O                                             LocalMux                     330              4990  35469  RISE       1
I__374/I                                             InMux                          0              4990  35469  RISE       1
I__374/O                                             InMux                        259              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in0    LogicCell40_SEQ_MODE_0000      0              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35469  RISE      13
I__642/I                                             LocalMux                       0              5699  35722  RISE       1
I__642/O                                             LocalMux                     330              6028  35722  RISE       1
I__647/I                                             InMux                          0              6028  35820  RISE       1
I__647/O                                             InMux                        259              6288  35820  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/in3              LogicCell40_SEQ_MODE_1000      0              6288  35820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_9_LC_9_5_4/lcout
Path End         : led_blink_inst.o_LED_2_LC_9_4_7/in3
Capture Clock    : led_blink_inst.o_LED_2_LC_9_4_7/clk
Setup Constraint : 40000p
Path slack       : 35820p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_9_LC_9_5_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34915  RISE       2
I__536/I                                             Odrv4                          0              2921  35469  RISE       1
I__536/O                                             Odrv4                        351              3272  35469  RISE       1
I__538/I                                             LocalMux                       0              3272  35469  RISE       1
I__538/O                                             LocalMux                     330              3602  35469  RISE       1
I__540/I                                             InMux                          0              3602  35469  RISE       1
I__540/O                                             InMux                        259              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35469  RISE       1
I__372/I                                             Odrv4                          0              4310  35469  RISE       1
I__372/O                                             Odrv4                        351              4661  35469  RISE       1
I__373/I                                             LocalMux                       0              4661  35469  RISE       1
I__373/O                                             LocalMux                     330              4990  35469  RISE       1
I__374/I                                             InMux                          0              4990  35469  RISE       1
I__374/O                                             InMux                        259              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in0    LogicCell40_SEQ_MODE_0000      0              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35469  RISE      13
I__643/I                                             LocalMux                       0              5699  35722  RISE       1
I__643/O                                             LocalMux                     330              6028  35722  RISE       1
I__649/I                                             InMux                          0              6028  35820  RISE       1
I__649/O                                             InMux                        259              6288  35820  RISE       1
led_blink_inst.o_LED_2_LC_9_4_7/in3                  LogicCell40_SEQ_MODE_1000      0              6288  35820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_2_LC_9_4_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_9_LC_9_5_4/lcout
Path End         : led_blink_inst.r_Count_2_11_LC_9_4_3/in3
Capture Clock    : led_blink_inst.r_Count_2_11_LC_9_4_3/clk
Setup Constraint : 40000p
Path slack       : 35820p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_9_LC_9_5_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34915  RISE       2
I__536/I                                             Odrv4                          0              2921  35469  RISE       1
I__536/O                                             Odrv4                        351              3272  35469  RISE       1
I__538/I                                             LocalMux                       0              3272  35469  RISE       1
I__538/O                                             LocalMux                     330              3602  35469  RISE       1
I__540/I                                             InMux                          0              3602  35469  RISE       1
I__540/O                                             InMux                        259              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35469  RISE       1
I__372/I                                             Odrv4                          0              4310  35469  RISE       1
I__372/O                                             Odrv4                        351              4661  35469  RISE       1
I__373/I                                             LocalMux                       0              4661  35469  RISE       1
I__373/O                                             LocalMux                     330              4990  35469  RISE       1
I__374/I                                             InMux                          0              4990  35469  RISE       1
I__374/O                                             InMux                        259              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in0    LogicCell40_SEQ_MODE_0000      0              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35469  RISE      13
I__643/I                                             LocalMux                       0              5699  35722  RISE       1
I__643/O                                             LocalMux                     330              6028  35722  RISE       1
I__650/I                                             InMux                          0              6028  35820  RISE       1
I__650/O                                             InMux                        259              6288  35820  RISE       1
led_blink_inst.r_Count_2_11_LC_9_4_3/in3             LogicCell40_SEQ_MODE_1000      0              6288  35820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_11_LC_9_4_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_9_LC_9_5_4/lcout
Path End         : led_blink_inst.r_Count_2_10_LC_8_6_6/in3
Capture Clock    : led_blink_inst.r_Count_2_10_LC_8_6_6/clk
Setup Constraint : 40000p
Path slack       : 35820p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_9_LC_9_5_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34915  RISE       2
I__536/I                                             Odrv4                          0              2921  35469  RISE       1
I__536/O                                             Odrv4                        351              3272  35469  RISE       1
I__538/I                                             LocalMux                       0              3272  35469  RISE       1
I__538/O                                             LocalMux                     330              3602  35469  RISE       1
I__540/I                                             InMux                          0              3602  35469  RISE       1
I__540/O                                             InMux                        259              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35469  RISE       1
I__372/I                                             Odrv4                          0              4310  35469  RISE       1
I__372/O                                             Odrv4                        351              4661  35469  RISE       1
I__373/I                                             LocalMux                       0              4661  35469  RISE       1
I__373/O                                             LocalMux                     330              4990  35469  RISE       1
I__374/I                                             InMux                          0              4990  35469  RISE       1
I__374/O                                             InMux                        259              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in0    LogicCell40_SEQ_MODE_0000      0              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35469  RISE      13
I__645/I                                             LocalMux                       0              5699  35722  RISE       1
I__645/O                                             LocalMux                     330              6028  35722  RISE       1
I__653/I                                             InMux                          0              6028  35820  RISE       1
I__653/O                                             InMux                        259              6288  35820  RISE       1
led_blink_inst.r_Count_2_10_LC_8_6_6/in3             LogicCell40_SEQ_MODE_1000      0              6288  35820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_10_LC_8_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_9_LC_9_5_4/lcout
Path End         : led_blink_inst.r_Count_2_17_LC_8_6_0/in3
Capture Clock    : led_blink_inst.r_Count_2_17_LC_8_6_0/clk
Setup Constraint : 40000p
Path slack       : 35820p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_9_LC_9_5_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34915  RISE       2
I__536/I                                             Odrv4                          0              2921  35469  RISE       1
I__536/O                                             Odrv4                        351              3272  35469  RISE       1
I__538/I                                             LocalMux                       0              3272  35469  RISE       1
I__538/O                                             LocalMux                     330              3602  35469  RISE       1
I__540/I                                             InMux                          0              3602  35469  RISE       1
I__540/O                                             InMux                        259              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35469  RISE       1
I__372/I                                             Odrv4                          0              4310  35469  RISE       1
I__372/O                                             Odrv4                        351              4661  35469  RISE       1
I__373/I                                             LocalMux                       0              4661  35469  RISE       1
I__373/O                                             LocalMux                     330              4990  35469  RISE       1
I__374/I                                             InMux                          0              4990  35469  RISE       1
I__374/O                                             InMux                        259              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in0    LogicCell40_SEQ_MODE_0000      0              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35469  RISE      13
I__645/I                                             LocalMux                       0              5699  35722  RISE       1
I__645/O                                             LocalMux                     330              6028  35722  RISE       1
I__655/I                                             InMux                          0              6028  35820  RISE       1
I__655/O                                             InMux                        259              6288  35820  RISE       1
led_blink_inst.r_Count_2_17_LC_8_6_0/in3             LogicCell40_SEQ_MODE_1000      0              6288  35820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_17_LC_8_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_9_LC_9_5_4/lcout
Path End         : led_blink_inst.r_Count_2_19_LC_8_6_4/in3
Capture Clock    : led_blink_inst.r_Count_2_19_LC_8_6_4/clk
Setup Constraint : 40000p
Path slack       : 35820p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_9_LC_9_5_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34915  RISE       2
I__536/I                                             Odrv4                          0              2921  35469  RISE       1
I__536/O                                             Odrv4                        351              3272  35469  RISE       1
I__538/I                                             LocalMux                       0              3272  35469  RISE       1
I__538/O                                             LocalMux                     330              3602  35469  RISE       1
I__540/I                                             InMux                          0              3602  35469  RISE       1
I__540/O                                             InMux                        259              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35469  RISE       1
I__372/I                                             Odrv4                          0              4310  35469  RISE       1
I__372/O                                             Odrv4                        351              4661  35469  RISE       1
I__373/I                                             LocalMux                       0              4661  35469  RISE       1
I__373/O                                             LocalMux                     330              4990  35469  RISE       1
I__374/I                                             InMux                          0              4990  35469  RISE       1
I__374/O                                             InMux                        259              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in0    LogicCell40_SEQ_MODE_0000      0              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35469  RISE      13
I__645/I                                             LocalMux                       0              5699  35722  RISE       1
I__645/O                                             LocalMux                     330              6028  35722  RISE       1
I__657/I                                             InMux                          0              6028  35820  RISE       1
I__657/O                                             InMux                        259              6288  35820  RISE       1
led_blink_inst.r_Count_2_19_LC_8_6_4/in3             LogicCell40_SEQ_MODE_1000      0              6288  35820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_19_LC_8_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_9_LC_9_5_4/lcout
Path End         : led_blink_inst.r_Count_2_20_LC_8_6_2/in3
Capture Clock    : led_blink_inst.r_Count_2_20_LC_8_6_2/clk
Setup Constraint : 40000p
Path slack       : 35820p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_9_LC_9_5_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34915  RISE       2
I__536/I                                             Odrv4                          0              2921  35469  RISE       1
I__536/O                                             Odrv4                        351              3272  35469  RISE       1
I__538/I                                             LocalMux                       0              3272  35469  RISE       1
I__538/O                                             LocalMux                     330              3602  35469  RISE       1
I__540/I                                             InMux                          0              3602  35469  RISE       1
I__540/O                                             InMux                        259              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35469  RISE       1
I__372/I                                             Odrv4                          0              4310  35469  RISE       1
I__372/O                                             Odrv4                        351              4661  35469  RISE       1
I__373/I                                             LocalMux                       0              4661  35469  RISE       1
I__373/O                                             LocalMux                     330              4990  35469  RISE       1
I__374/I                                             InMux                          0              4990  35469  RISE       1
I__374/O                                             InMux                        259              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in0    LogicCell40_SEQ_MODE_0000      0              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35469  RISE      13
I__645/I                                             LocalMux                       0              5699  35722  RISE       1
I__645/O                                             LocalMux                     330              6028  35722  RISE       1
I__658/I                                             InMux                          0              6028  35820  RISE       1
I__658/O                                             InMux                        259              6288  35820  RISE       1
led_blink_inst.r_Count_2_20_LC_8_6_2/in3             LogicCell40_SEQ_MODE_1000      0              6288  35820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_20_LC_8_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_7_LC_11_3_4/lcout
Path End         : led_blink_inst.r_Count_3_8_LC_11_3_2/in3
Capture Clock    : led_blink_inst.r_Count_3_8_LC_11_3_2/clk
Setup Constraint : 40000p
Path slack       : 35820p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_7_LC_11_3_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       2
I__840/I                                              Odrv4                          0              2921  35624  RISE       1
I__840/O                                              Odrv4                        351              3272  35624  RISE       1
I__842/I                                              LocalMux                       0              3272  35624  RISE       1
I__842/O                                              LocalMux                     330              3602  35624  RISE       1
I__843/I                                              InMux                          0              3602  35624  RISE       1
I__843/O                                              InMux                        259              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35624  RISE       1
I__735/I                                              Odrv4                          0              4310  35624  RISE       1
I__735/O                                              Odrv4                        351              4661  35624  RISE       1
I__736/I                                              LocalMux                       0              4661  35624  RISE       1
I__736/O                                              LocalMux                     330              4990  35624  RISE       1
I__737/I                                              InMux                          0              4990  35624  RISE       1
I__737/O                                              InMux                        259              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in0    LogicCell40_SEQ_MODE_0000      0              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35624  RISE       9
I__746/I                                              LocalMux                       0              5699  35820  RISE       1
I__746/O                                              LocalMux                     330              6028  35820  RISE       1
I__755/I                                              InMux                          0              6028  35820  RISE       1
I__755/O                                              InMux                        259              6288  35820  RISE       1
led_blink_inst.r_Count_3_8_LC_11_3_2/in3              LogicCell40_SEQ_MODE_1000      0              6288  35820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_8_LC_11_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_7_LC_11_3_4/lcout
Path End         : led_blink_inst.r_Count_3_0_LC_11_4_7/in3
Capture Clock    : led_blink_inst.r_Count_3_0_LC_11_4_7/clk
Setup Constraint : 40000p
Path slack       : 35820p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_7_LC_11_3_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       2
I__840/I                                              Odrv4                          0              2921  35624  RISE       1
I__840/O                                              Odrv4                        351              3272  35624  RISE       1
I__842/I                                              LocalMux                       0              3272  35624  RISE       1
I__842/O                                              LocalMux                     330              3602  35624  RISE       1
I__843/I                                              InMux                          0              3602  35624  RISE       1
I__843/O                                              InMux                        259              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35624  RISE       1
I__735/I                                              Odrv4                          0              4310  35624  RISE       1
I__735/O                                              Odrv4                        351              4661  35624  RISE       1
I__736/I                                              LocalMux                       0              4661  35624  RISE       1
I__736/O                                              LocalMux                     330              4990  35624  RISE       1
I__737/I                                              InMux                          0              4990  35624  RISE       1
I__737/O                                              InMux                        259              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in0    LogicCell40_SEQ_MODE_0000      0              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35624  RISE       9
I__743/I                                              LocalMux                       0              5699  35624  RISE       1
I__743/O                                              LocalMux                     330              6028  35624  RISE       1
I__749/I                                              InMux                          0              6028  35820  RISE       1
I__749/O                                              InMux                        259              6288  35820  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/in3              LogicCell40_SEQ_MODE_1000      0              6288  35820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_7_LC_11_3_4/lcout
Path End         : led_blink_inst.r_Count_3_17_LC_11_5_1/in3
Capture Clock    : led_blink_inst.r_Count_3_17_LC_11_5_1/clk
Setup Constraint : 40000p
Path slack       : 35820p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_7_LC_11_3_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       2
I__840/I                                              Odrv4                          0              2921  35624  RISE       1
I__840/O                                              Odrv4                        351              3272  35624  RISE       1
I__842/I                                              LocalMux                       0              3272  35624  RISE       1
I__842/O                                              LocalMux                     330              3602  35624  RISE       1
I__843/I                                              InMux                          0              3602  35624  RISE       1
I__843/O                                              InMux                        259              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35624  RISE       1
I__735/I                                              Odrv4                          0              4310  35624  RISE       1
I__735/O                                              Odrv4                        351              4661  35624  RISE       1
I__736/I                                              LocalMux                       0              4661  35624  RISE       1
I__736/O                                              LocalMux                     330              4990  35624  RISE       1
I__737/I                                              InMux                          0              4990  35624  RISE       1
I__737/O                                              InMux                        259              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in0    LogicCell40_SEQ_MODE_0000      0              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35624  RISE       9
I__744/I                                              LocalMux                       0              5699  35722  RISE       1
I__744/O                                              LocalMux                     330              6028  35722  RISE       1
I__751/I                                              InMux                          0              6028  35820  RISE       1
I__751/O                                              InMux                        259              6288  35820  RISE       1
led_blink_inst.r_Count_3_17_LC_11_5_1/in3             LogicCell40_SEQ_MODE_1000      0              6288  35820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_17_LC_11_5_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_7_LC_11_3_4/lcout
Path End         : led_blink_inst.r_Count_3_18_LC_11_5_7/in3
Capture Clock    : led_blink_inst.r_Count_3_18_LC_11_5_7/clk
Setup Constraint : 40000p
Path slack       : 35820p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_7_LC_11_3_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       2
I__840/I                                              Odrv4                          0              2921  35624  RISE       1
I__840/O                                              Odrv4                        351              3272  35624  RISE       1
I__842/I                                              LocalMux                       0              3272  35624  RISE       1
I__842/O                                              LocalMux                     330              3602  35624  RISE       1
I__843/I                                              InMux                          0              3602  35624  RISE       1
I__843/O                                              InMux                        259              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35624  RISE       1
I__735/I                                              Odrv4                          0              4310  35624  RISE       1
I__735/O                                              Odrv4                        351              4661  35624  RISE       1
I__736/I                                              LocalMux                       0              4661  35624  RISE       1
I__736/O                                              LocalMux                     330              4990  35624  RISE       1
I__737/I                                              InMux                          0              4990  35624  RISE       1
I__737/O                                              InMux                        259              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in0    LogicCell40_SEQ_MODE_0000      0              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    449              5699  35624  RISE       9
I__744/I                                              LocalMux                       0              5699  35722  RISE       1
I__744/O                                              LocalMux                     330              6028  35722  RISE       1
I__752/I                                              InMux                          0              6028  35820  RISE       1
I__752/O                                              InMux                        259              6288  35820  RISE       1
led_blink_inst.r_Count_3_18_LC_11_5_7/in3             LogicCell40_SEQ_MODE_1000      0              6288  35820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_18_LC_11_5_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_11_LC_11_7_2/lcout
Path End         : led_blink_inst.r_Count_4_17_LC_12_8_3/in3
Capture Clock    : led_blink_inst.r_Count_4_17_LC_12_8_3/clk
Setup Constraint : 40000p
Path slack       : 35820p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_11_LC_11_7_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       2
I__1190/I                                            LocalMux                       0              2921  35722  RISE       1
I__1190/O                                            LocalMux                     330              3251  35722  RISE       1
I__1192/I                                            InMux                          0              3251  35722  RISE       1
I__1192/O                                            InMux                        259              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/in0    LogicCell40_SEQ_MODE_0000      0              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959  35722  RISE       1
I__1171/I                                            Odrv4                          0              3959  35722  RISE       1
I__1171/O                                            Odrv4                        351              4310  35722  RISE       1
I__1172/I                                            LocalMux                       0              4310  35722  RISE       1
I__1172/O                                            LocalMux                     330              4640  35722  RISE       1
I__1173/I                                            InMux                          0              4640  35722  RISE       1
I__1173/O                                            InMux                        259              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              5348  35722  RISE      10
I__1092/I                                            Odrv4                          0              5348  35722  RISE       1
I__1092/O                                            Odrv4                        351              5699  35722  RISE       1
I__1097/I                                            LocalMux                       0              5699  35722  RISE       1
I__1097/O                                            LocalMux                     330              6028  35722  RISE       1
I__1105/I                                            InMux                          0              6028  35820  RISE       1
I__1105/O                                            InMux                        259              6288  35820  RISE       1
led_blink_inst.r_Count_4_17_LC_12_8_3/in3            LogicCell40_SEQ_MODE_1000      0              6288  35820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_17_LC_12_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_11_LC_7_8_4/in3
Capture Clock    : led_blink_inst.r_Count_1_11_LC_7_8_4/clk
Setup Constraint : 40000p
Path slack       : 35841p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
led_blink_inst.r_Count_1_9_LC_8_8_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  33856  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  33856  RISE       2
I__266/I                                                  InMux                          0              5103  35841  RISE       1
I__266/O                                                  InMux                        259              5362  35841  RISE       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/in3            LogicCell40_SEQ_MODE_0000      0              5362  35841  RISE       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/lcout          LogicCell40_SEQ_MODE_0000    316              5678  35841  RISE       1
I__267/I                                                  LocalMux                       0              5678  35841  RISE       1
I__267/O                                                  LocalMux                     330              6007  35841  RISE       1
I__268/I                                                  InMux                          0              6007  35841  RISE       1
I__268/O                                                  InMux                        259              6267  35841  RISE       1
led_blink_inst.r_Count_1_11_LC_7_8_4/in3                  LogicCell40_SEQ_MODE_1000      0              6267  35841  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_11_LC_7_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_10_LC_7_8_7/in2
Capture Clock    : led_blink_inst.r_Count_1_10_LC_7_8_7/clk
Setup Constraint : 40000p
Path slack       : 35869p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
led_blink_inst.r_Count_1_9_LC_8_8_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  33856  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  33856  RISE       2
I__274/I                                                  InMux                          0              4976  35869  RISE       1
I__274/O                                                  InMux                        259              5236  35869  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/in3            LogicCell40_SEQ_MODE_0000      0              5236  35869  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/lcout          LogicCell40_SEQ_MODE_0000    316              5551  35869  RISE       1
I__275/I                                                  LocalMux                       0              5551  35869  RISE       1
I__275/O                                                  LocalMux                     330              5881  35869  RISE       1
I__276/I                                                  InMux                          0              5881  35869  RISE       1
I__276/O                                                  InMux                        259              6141  35869  RISE       1
I__277/I                                                  CascadeMux                     0              6141  35869  RISE       1
I__277/O                                                  CascadeMux                     0              6141  35869  RISE       1
led_blink_inst.r_Count_1_10_LC_7_8_7/in2                  LogicCell40_SEQ_MODE_1000      0              6141  35869  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_10_LC_7_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.r_Count_1_23_LC_8_9_7/in3
Capture Clock    : led_blink_inst.r_Count_1_23_LC_8_9_7/clk
Setup Constraint : 40000p
Path slack       : 35869p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34614  RISE       2
I__296/I                                             Odrv4                          0              2921  35673  RISE       1
I__296/O                                             Odrv4                        351              3272  35673  RISE       1
I__298/I                                             Span4Mux_v                     0              3272  35673  RISE       1
I__298/O                                             Span4Mux_v                   351              3623  35673  RISE       1
I__299/I                                             LocalMux                       0              3623  35673  RISE       1
I__299/O                                             LocalMux                     330              3952  35673  RISE       1
I__300/I                                             InMux                          0              3952  35673  RISE       1
I__300/O                                             InMux                        259              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              4661  35673  RISE       1
I__204/I                                             LocalMux                       0              4661  35673  RISE       1
I__204/O                                             LocalMux                     330              4990  35673  RISE       1
I__205/I                                             InMux                          0              4990  35673  RISE       1
I__205/O                                             InMux                        259              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in1    LogicCell40_SEQ_MODE_0000      0              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              5650  35673  RISE      13
I__391/I                                             LocalMux                       0              5650  35869  RISE       1
I__391/O                                             LocalMux                     330              5979  35869  RISE       1
I__404/I                                             InMux                          0              5979  35869  RISE       1
I__404/O                                             InMux                        259              6239  35869  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/in3             LogicCell40_SEQ_MODE_1000      0              6239  35869  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.r_Count_1_15_LC_7_7_7/in3
Capture Clock    : led_blink_inst.r_Count_1_15_LC_7_7_7/clk
Setup Constraint : 40000p
Path slack       : 35869p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34614  RISE       2
I__296/I                                             Odrv4                          0              2921  35673  RISE       1
I__296/O                                             Odrv4                        351              3272  35673  RISE       1
I__298/I                                             Span4Mux_v                     0              3272  35673  RISE       1
I__298/O                                             Span4Mux_v                   351              3623  35673  RISE       1
I__299/I                                             LocalMux                       0              3623  35673  RISE       1
I__299/O                                             LocalMux                     330              3952  35673  RISE       1
I__300/I                                             InMux                          0              3952  35673  RISE       1
I__300/O                                             InMux                        259              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              4661  35673  RISE       1
I__204/I                                             LocalMux                       0              4661  35673  RISE       1
I__204/O                                             LocalMux                     330              4990  35673  RISE       1
I__205/I                                             InMux                          0              4990  35673  RISE       1
I__205/O                                             InMux                        259              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in1    LogicCell40_SEQ_MODE_0000      0              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              5650  35673  RISE      13
I__388/I                                             LocalMux                       0              5650  35771  RISE       1
I__388/O                                             LocalMux                     330              5979  35771  RISE       1
I__395/I                                             InMux                          0              5979  35869  RISE       1
I__395/O                                             InMux                        259              6239  35869  RISE       1
led_blink_inst.r_Count_1_15_LC_7_7_7/in3             LogicCell40_SEQ_MODE_1000      0              6239  35869  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_15_LC_7_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.r_Count_1_10_LC_7_8_7/in3
Capture Clock    : led_blink_inst.r_Count_1_10_LC_7_8_7/clk
Setup Constraint : 40000p
Path slack       : 35869p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34614  RISE       2
I__296/I                                             Odrv4                          0              2921  35673  RISE       1
I__296/O                                             Odrv4                        351              3272  35673  RISE       1
I__298/I                                             Span4Mux_v                     0              3272  35673  RISE       1
I__298/O                                             Span4Mux_v                   351              3623  35673  RISE       1
I__299/I                                             LocalMux                       0              3623  35673  RISE       1
I__299/O                                             LocalMux                     330              3952  35673  RISE       1
I__300/I                                             InMux                          0              3952  35673  RISE       1
I__300/O                                             InMux                        259              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              4661  35673  RISE       1
I__204/I                                             LocalMux                       0              4661  35673  RISE       1
I__204/O                                             LocalMux                     330              4990  35673  RISE       1
I__205/I                                             InMux                          0              4990  35673  RISE       1
I__205/O                                             InMux                        259              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in1    LogicCell40_SEQ_MODE_0000      0              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              5650  35673  RISE      13
I__389/I                                             LocalMux                       0              5650  35673  RISE       1
I__389/O                                             LocalMux                     330              5979  35673  RISE       1
I__398/I                                             InMux                          0              5979  35869  RISE       1
I__398/O                                             InMux                        259              6239  35869  RISE       1
led_blink_inst.r_Count_1_10_LC_7_8_7/in3             LogicCell40_SEQ_MODE_1000      0              6239  35869  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_10_LC_7_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.r_Count_1_13_LC_7_8_5/in3
Capture Clock    : led_blink_inst.r_Count_1_13_LC_7_8_5/clk
Setup Constraint : 40000p
Path slack       : 35869p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34614  RISE       2
I__296/I                                             Odrv4                          0              2921  35673  RISE       1
I__296/O                                             Odrv4                        351              3272  35673  RISE       1
I__298/I                                             Span4Mux_v                     0              3272  35673  RISE       1
I__298/O                                             Span4Mux_v                   351              3623  35673  RISE       1
I__299/I                                             LocalMux                       0              3623  35673  RISE       1
I__299/O                                             LocalMux                     330              3952  35673  RISE       1
I__300/I                                             InMux                          0              3952  35673  RISE       1
I__300/O                                             InMux                        259              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              4661  35673  RISE       1
I__204/I                                             LocalMux                       0              4661  35673  RISE       1
I__204/O                                             LocalMux                     330              4990  35673  RISE       1
I__205/I                                             InMux                          0              4990  35673  RISE       1
I__205/O                                             InMux                        259              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in1    LogicCell40_SEQ_MODE_0000      0              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              5650  35673  RISE      13
I__389/I                                             LocalMux                       0              5650  35673  RISE       1
I__389/O                                             LocalMux                     330              5979  35673  RISE       1
I__399/I                                             InMux                          0              5979  35869  RISE       1
I__399/O                                             InMux                        259              6239  35869  RISE       1
led_blink_inst.r_Count_1_13_LC_7_8_5/in3             LogicCell40_SEQ_MODE_1000      0              6239  35869  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_13_LC_7_8_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.r_Count_1_21_LC_7_9_5/in3
Capture Clock    : led_blink_inst.r_Count_1_21_LC_7_9_5/clk
Setup Constraint : 40000p
Path slack       : 35869p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34614  RISE       2
I__296/I                                             Odrv4                          0              2921  35673  RISE       1
I__296/O                                             Odrv4                        351              3272  35673  RISE       1
I__298/I                                             Span4Mux_v                     0              3272  35673  RISE       1
I__298/O                                             Span4Mux_v                   351              3623  35673  RISE       1
I__299/I                                             LocalMux                       0              3623  35673  RISE       1
I__299/O                                             LocalMux                     330              3952  35673  RISE       1
I__300/I                                             InMux                          0              3952  35673  RISE       1
I__300/O                                             InMux                        259              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              4661  35673  RISE       1
I__204/I                                             LocalMux                       0              4661  35673  RISE       1
I__204/O                                             LocalMux                     330              4990  35673  RISE       1
I__205/I                                             InMux                          0              4990  35673  RISE       1
I__205/O                                             InMux                        259              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in1    LogicCell40_SEQ_MODE_0000      0              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    400              5650  35673  RISE      13
I__390/I                                             LocalMux                       0              5650  35771  RISE       1
I__390/O                                             LocalMux                     330              5979  35771  RISE       1
I__403/I                                             InMux                          0              5979  35869  RISE       1
I__403/O                                             InMux                        259              6239  35869  RISE       1
led_blink_inst.r_Count_1_21_LC_7_9_5/in3             LogicCell40_SEQ_MODE_1000      0              6239  35869  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_21_LC_7_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_10_LC_8_6_6/in2
Capture Clock    : led_blink_inst.r_Count_2_10_LC_8_6_6/clk
Setup Constraint : 40000p
Path slack       : 35869p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
led_blink_inst.r_Count_2_7_LC_9_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  34060  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  34060  RISE       2
led_blink_inst.r_Count_2_8_LC_9_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34060  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34060  RISE       2
I__522/I                                                  InMux                          0              4976  35869  RISE       1
I__522/O                                                  InMux                        259              5236  35869  RISE       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/in3            LogicCell40_SEQ_MODE_0000      0              5236  35869  RISE       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/lcout          LogicCell40_SEQ_MODE_0000    316              5551  35869  RISE       1
I__523/I                                                  LocalMux                       0              5551  35869  RISE       1
I__523/O                                                  LocalMux                     330              5881  35869  RISE       1
I__524/I                                                  InMux                          0              5881  35869  RISE       1
I__524/O                                                  InMux                        259              6141  35869  RISE       1
I__525/I                                                  CascadeMux                     0              6141  35869  RISE       1
I__525/O                                                  CascadeMux                     0              6141  35869  RISE       1
led_blink_inst.r_Count_2_10_LC_8_6_6/in2                  LogicCell40_SEQ_MODE_1000      0              6141  35869  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_10_LC_8_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_8_LC_11_3_2/in2
Capture Clock    : led_blink_inst.r_Count_3_8_LC_11_3_2/clk
Setup Constraint : 40000p
Path slack       : 35968p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34382  RISE       2
I__826/I                                                   InMux                          0              4527  35967  RISE       1
I__826/O                                                   InMux                        259              4787  35967  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/in3             LogicCell40_SEQ_MODE_0000      0              4787  35967  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/lcout           LogicCell40_SEQ_MODE_0000    316              5103  35967  RISE       1
I__827/I                                                   Odrv4                          0              5103  35967  RISE       1
I__827/O                                                   Odrv4                        351              5453  35967  RISE       1
I__828/I                                                   LocalMux                       0              5453  35967  RISE       1
I__828/O                                                   LocalMux                     330              5783  35967  RISE       1
I__829/I                                                   InMux                          0              5783  35967  RISE       1
I__829/O                                                   InMux                        259              6042  35967  RISE       1
I__830/I                                                   CascadeMux                     0              6042  35967  RISE       1
I__830/O                                                   CascadeMux                     0              6042  35967  RISE       1
led_blink_inst.r_Count_3_8_LC_11_3_2/in2                   LogicCell40_SEQ_MODE_1000      0              6042  35967  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_8_LC_11_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_10_LC_11_4_4/in3
Capture Clock    : led_blink_inst.r_Count_3_10_LC_11_4_4/clk
Setup Constraint : 40000p
Path slack       : 35967p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryin         LogicCell40_SEQ_MODE_0000      0              4527  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryout        LogicCell40_SEQ_MODE_0000    126              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34382  RISE       2
led_blink_inst.r_Count_3_9_LC_12_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  34382  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  34382  RISE       2
I__919/I                                                   InMux                          0              4976  35967  RISE       1
I__919/O                                                   InMux                        259              5236  35967  RISE       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/in3            LogicCell40_SEQ_MODE_0000      0              5236  35967  RISE       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/lcout          LogicCell40_SEQ_MODE_0000    316              5551  35967  RISE       1
I__920/I                                                   LocalMux                       0              5551  35967  RISE       1
I__920/O                                                   LocalMux                     330              5881  35967  RISE       1
I__921/I                                                   InMux                          0              5881  35967  RISE       1
I__921/O                                                   InMux                        259              6141  35967  RISE       1
led_blink_inst.r_Count_3_10_LC_11_4_4/in3                  LogicCell40_SEQ_MODE_1000      0              6141  35967  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_10_LC_11_4_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_11_LC_11_7_2/lcout
Path End         : led_blink_inst.r_Count_4_0_LC_12_6_6/in0
Capture Clock    : led_blink_inst.r_Count_4_0_LC_12_6_6/clk
Setup Constraint : 40000p
Path slack       : 35974p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_11_LC_11_7_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       2
I__1190/I                                            LocalMux                       0              2921  35722  RISE       1
I__1190/O                                            LocalMux                     330              3251  35722  RISE       1
I__1192/I                                            InMux                          0              3251  35722  RISE       1
I__1192/O                                            InMux                        259              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/in0    LogicCell40_SEQ_MODE_0000      0              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959  35722  RISE       1
I__1171/I                                            Odrv4                          0              3959  35722  RISE       1
I__1171/O                                            Odrv4                        351              4310  35722  RISE       1
I__1172/I                                            LocalMux                       0              4310  35722  RISE       1
I__1172/O                                            LocalMux                     330              4640  35722  RISE       1
I__1173/I                                            InMux                          0              4640  35722  RISE       1
I__1173/O                                            InMux                        259              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              5348  35722  RISE      10
I__1093/I                                            LocalMux                       0              5348  35974  RISE       1
I__1093/O                                            LocalMux                     330              5678  35974  RISE       1
I__1100/I                                            InMux                          0              5678  35974  RISE       1
I__1100/O                                            InMux                        259              5937  35974  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/in0             LogicCell40_SEQ_MODE_1000      0              5937  35974  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_11_LC_11_7_2/lcout
Path End         : led_blink_inst.r_Count_4_4_LC_12_6_0/in0
Capture Clock    : led_blink_inst.r_Count_4_4_LC_12_6_0/clk
Setup Constraint : 40000p
Path slack       : 35974p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_11_LC_11_7_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       2
I__1190/I                                            LocalMux                       0              2921  35722  RISE       1
I__1190/O                                            LocalMux                     330              3251  35722  RISE       1
I__1192/I                                            InMux                          0              3251  35722  RISE       1
I__1192/O                                            InMux                        259              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/in0    LogicCell40_SEQ_MODE_0000      0              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959  35722  RISE       1
I__1171/I                                            Odrv4                          0              3959  35722  RISE       1
I__1171/O                                            Odrv4                        351              4310  35722  RISE       1
I__1172/I                                            LocalMux                       0              4310  35722  RISE       1
I__1172/O                                            LocalMux                     330              4640  35722  RISE       1
I__1173/I                                            InMux                          0              4640  35722  RISE       1
I__1173/O                                            InMux                        259              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              5348  35722  RISE      10
I__1093/I                                            LocalMux                       0              5348  35974  RISE       1
I__1093/O                                            LocalMux                     330              5678  35974  RISE       1
I__1101/I                                            InMux                          0              5678  35974  RISE       1
I__1101/O                                            InMux                        259              5937  35974  RISE       1
led_blink_inst.r_Count_4_4_LC_12_6_0/in0             LogicCell40_SEQ_MODE_1000      0              5937  35974  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_4_LC_12_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_11_LC_11_7_2/lcout
Path End         : led_blink_inst.r_Count_4_6_LC_12_6_2/in0
Capture Clock    : led_blink_inst.r_Count_4_6_LC_12_6_2/clk
Setup Constraint : 40000p
Path slack       : 35974p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_11_LC_11_7_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       2
I__1190/I                                            LocalMux                       0              2921  35722  RISE       1
I__1190/O                                            LocalMux                     330              3251  35722  RISE       1
I__1192/I                                            InMux                          0              3251  35722  RISE       1
I__1192/O                                            InMux                        259              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/in0    LogicCell40_SEQ_MODE_0000      0              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959  35722  RISE       1
I__1171/I                                            Odrv4                          0              3959  35722  RISE       1
I__1171/O                                            Odrv4                        351              4310  35722  RISE       1
I__1172/I                                            LocalMux                       0              4310  35722  RISE       1
I__1172/O                                            LocalMux                     330              4640  35722  RISE       1
I__1173/I                                            InMux                          0              4640  35722  RISE       1
I__1173/O                                            InMux                        259              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              5348  35722  RISE      10
I__1093/I                                            LocalMux                       0              5348  35974  RISE       1
I__1093/O                                            LocalMux                     330              5678  35974  RISE       1
I__1102/I                                            InMux                          0              5678  35974  RISE       1
I__1102/O                                            InMux                        259              5937  35974  RISE       1
led_blink_inst.r_Count_4_6_LC_12_6_2/in0             LogicCell40_SEQ_MODE_1000      0              5937  35974  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_6_LC_12_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_11_LC_11_7_2/lcout
Path End         : led_blink_inst.r_Count_4_7_LC_12_6_1/in1
Capture Clock    : led_blink_inst.r_Count_4_7_LC_12_6_1/clk
Setup Constraint : 40000p
Path slack       : 36045p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_11_LC_11_7_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       2
I__1190/I                                            LocalMux                       0              2921  35722  RISE       1
I__1190/O                                            LocalMux                     330              3251  35722  RISE       1
I__1192/I                                            InMux                          0              3251  35722  RISE       1
I__1192/O                                            InMux                        259              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/in0    LogicCell40_SEQ_MODE_0000      0              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959  35722  RISE       1
I__1171/I                                            Odrv4                          0              3959  35722  RISE       1
I__1171/O                                            Odrv4                        351              4310  35722  RISE       1
I__1172/I                                            LocalMux                       0              4310  35722  RISE       1
I__1172/O                                            LocalMux                     330              4640  35722  RISE       1
I__1173/I                                            InMux                          0              4640  35722  RISE       1
I__1173/O                                            InMux                        259              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              5348  35722  RISE      10
I__1093/I                                            LocalMux                       0              5348  35974  RISE       1
I__1093/O                                            LocalMux                     330              5678  35974  RISE       1
I__1098/I                                            InMux                          0              5678  36044  RISE       1
I__1098/O                                            InMux                        259              5937  36044  RISE       1
led_blink_inst.r_Count_4_7_LC_12_6_1/in1             LogicCell40_SEQ_MODE_1000      0              5937  36044  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_7_LC_12_6_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_11_LC_11_7_2/lcout
Path End         : led_blink_inst.r_Count_4_9_LC_12_6_3/in1
Capture Clock    : led_blink_inst.r_Count_4_9_LC_12_6_3/clk
Setup Constraint : 40000p
Path slack       : 36045p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_11_LC_11_7_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       2
I__1190/I                                            LocalMux                       0              2921  35722  RISE       1
I__1190/O                                            LocalMux                     330              3251  35722  RISE       1
I__1192/I                                            InMux                          0              3251  35722  RISE       1
I__1192/O                                            InMux                        259              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/in0    LogicCell40_SEQ_MODE_0000      0              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959  35722  RISE       1
I__1171/I                                            Odrv4                          0              3959  35722  RISE       1
I__1171/O                                            Odrv4                        351              4310  35722  RISE       1
I__1172/I                                            LocalMux                       0              4310  35722  RISE       1
I__1172/O                                            LocalMux                     330              4640  35722  RISE       1
I__1173/I                                            InMux                          0              4640  35722  RISE       1
I__1173/O                                            InMux                        259              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              5348  35722  RISE      10
I__1093/I                                            LocalMux                       0              5348  35974  RISE       1
I__1093/O                                            LocalMux                     330              5678  35974  RISE       1
I__1099/I                                            InMux                          0              5678  36044  RISE       1
I__1099/O                                            InMux                        259              5937  36044  RISE       1
led_blink_inst.r_Count_4_9_LC_12_6_3/in1             LogicCell40_SEQ_MODE_1000      0              5937  36044  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_9_LC_12_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_11_LC_11_7_2/lcout
Path End         : led_blink_inst.r_Count_4_16_LC_12_7_0/in2
Capture Clock    : led_blink_inst.r_Count_4_16_LC_12_7_0/clk
Setup Constraint : 40000p
Path slack       : 36073p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_11_LC_11_7_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       2
I__1190/I                                            LocalMux                       0              2921  35722  RISE       1
I__1190/O                                            LocalMux                     330              3251  35722  RISE       1
I__1192/I                                            InMux                          0              3251  35722  RISE       1
I__1192/O                                            InMux                        259              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/in0    LogicCell40_SEQ_MODE_0000      0              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959  35722  RISE       1
I__1171/I                                            Odrv4                          0              3959  35722  RISE       1
I__1171/O                                            Odrv4                        351              4310  35722  RISE       1
I__1172/I                                            LocalMux                       0              4310  35722  RISE       1
I__1172/O                                            LocalMux                     330              4640  35722  RISE       1
I__1173/I                                            InMux                          0              4640  35722  RISE       1
I__1173/O                                            InMux                        259              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              5348  35722  RISE      10
I__1091/I                                            LocalMux                       0              5348  36072  RISE       1
I__1091/O                                            LocalMux                     330              5678  36072  RISE       1
I__1094/I                                            InMux                          0              5678  36072  RISE       1
I__1094/O                                            InMux                        259              5937  36072  RISE       1
I__1103/I                                            CascadeMux                     0              5937  36072  RISE       1
I__1103/O                                            CascadeMux                     0              5937  36072  RISE       1
led_blink_inst.r_Count_4_16_LC_12_7_0/in2            LogicCell40_SEQ_MODE_1000      0              5937  36072  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_16_LC_12_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_9_LC_12_6_3/in3
Capture Clock    : led_blink_inst.r_Count_4_9_LC_12_6_3/clk
Setup Constraint : 40000p
Path slack       : 36094p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6014
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34508  RISE       2
led_blink_inst.r_Count_4_8_LC_11_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34508  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34508  RISE       2
I__796/I                                                   InMux                          0              4850  36094  RISE       1
I__796/O                                                   InMux                        259              5110  36094  RISE       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/in3             LogicCell40_SEQ_MODE_0000      0              5110  36094  RISE       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/lcout           LogicCell40_SEQ_MODE_0000    316              5425  36094  RISE       1
I__1041/I                                                  LocalMux                       0              5425  36094  RISE       1
I__1041/O                                                  LocalMux                     330              5755  36094  RISE       1
I__1042/I                                                  InMux                          0              5755  36094  RISE       1
I__1042/O                                                  InMux                        259              6014  36094  RISE       1
led_blink_inst.r_Count_4_9_LC_12_6_3/in3                   LogicCell40_SEQ_MODE_1000      0              6014  36094  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_9_LC_12_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_16_LC_8_8_7/in3
Capture Clock    : led_blink_inst.r_Count_1_16_LC_8_8_7/clk
Setup Constraint : 40000p
Path slack       : 36115p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
led_blink_inst.r_Count_1_9_LC_8_8_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  33856  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  33856  RISE       2
led_blink_inst.r_Count_1_14_LC_8_8_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  33856  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryin        LogicCell40_SEQ_MODE_0000      0              5608  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryout       LogicCell40_SEQ_MODE_0000    126              5734  33856  RISE       2
I__349/I                                                  InMux                          0              5734  36115  RISE       1
I__349/O                                                  InMux                        259              5993  36115  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/in3                  LogicCell40_SEQ_MODE_1000      0              5993  36115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_16_LC_12_4_7/in3
Capture Clock    : led_blink_inst.r_Count_3_16_LC_12_4_7/clk
Setup Constraint : 40000p
Path slack       : 36115p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryin         LogicCell40_SEQ_MODE_0000      0              4527  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryout        LogicCell40_SEQ_MODE_0000    126              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34382  RISE       2
led_blink_inst.r_Count_3_9_LC_12_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  34382  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34382  RISE       2
led_blink_inst.r_Count_3_11_LC_12_4_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34382  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34382  RISE       2
led_blink_inst.r_Count_3_12_LC_12_4_3/carryin              LogicCell40_SEQ_MODE_1000      0              5229  34382  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/carryout             LogicCell40_SEQ_MODE_1000    126              5355  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  34382  RISE       2
led_blink_inst.r_Count_3_14_LC_12_4_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34382  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34382  RISE       2
led_blink_inst.r_Count_3_15_LC_12_4_6/carryin              LogicCell40_SEQ_MODE_1000      0              5608  34382  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/carryout             LogicCell40_SEQ_MODE_1000    126              5734  34382  RISE       2
I__881/I                                                   InMux                          0              5734  36115  RISE       1
I__881/O                                                   InMux                        259              5993  36115  RISE       1
led_blink_inst.r_Count_3_16_LC_12_4_7/in3                  LogicCell40_SEQ_MODE_1000      0              5993  36115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_16_LC_12_4_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_22_LC_9_8_7/lcout
Path End         : led_blink_inst.r_Count_2_22_LC_9_8_7/in1
Capture Clock    : led_blink_inst.r_Count_2_22_LC_9_8_7/clk
Setup Constraint : 40000p
Path slack       : 36150p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_22_LC_9_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       2
I__636/I                                            Odrv4                          0              2921  36150  RISE       1
I__636/O                                            Odrv4                        351              3272  36150  RISE       1
I__638/I                                            Span4Mux_h                     0              3272  36150  RISE       1
I__638/O                                            Span4Mux_h                   302              3574  36150  RISE       1
I__639/I                                            LocalMux                       0              3574  36150  RISE       1
I__639/O                                            LocalMux                     330              3903  36150  RISE       1
I__640/I                                            InMux                          0              3903  36150  RISE       1
I__640/O                                            InMux                        259              4163  36150  RISE       1
I__641/I                                            CascadeMux                     0              4163  36150  RISE       1
I__641/O                                            CascadeMux                     0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in2    LogicCell40_SEQ_MODE_0000      0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    379              4541  36150  RISE      13
I__671/I                                            Odrv4                          0              4541  36150  RISE       1
I__671/O                                            Odrv4                        351              4892  36150  RISE       1
I__684/I                                            Span4Mux_v                     0              4892  36150  RISE       1
I__684/O                                            Span4Mux_v                   351              5243  36150  RISE       1
I__685/I                                            LocalMux                       0              5243  36150  RISE       1
I__685/O                                            LocalMux                     330              5572  36150  RISE       1
I__686/I                                            InMux                          0              5572  36150  RISE       1
I__686/O                                            InMux                        259              5832  36150  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/in1            LogicCell40_SEQ_MODE_1000      0              5832  36150  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_11_LC_11_7_2/lcout
Path End         : led_blink_inst.o_LED_4_LC_12_7_7/in3
Capture Clock    : led_blink_inst.o_LED_4_LC_12_7_7/clk
Setup Constraint : 40000p
Path slack       : 36171p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_11_LC_11_7_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       2
I__1190/I                                            LocalMux                       0              2921  35722  RISE       1
I__1190/O                                            LocalMux                     330              3251  35722  RISE       1
I__1192/I                                            InMux                          0              3251  35722  RISE       1
I__1192/O                                            InMux                        259              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/in0    LogicCell40_SEQ_MODE_0000      0              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959  35722  RISE       1
I__1171/I                                            Odrv4                          0              3959  35722  RISE       1
I__1171/O                                            Odrv4                        351              4310  35722  RISE       1
I__1172/I                                            LocalMux                       0              4310  35722  RISE       1
I__1172/O                                            LocalMux                     330              4640  35722  RISE       1
I__1173/I                                            InMux                          0              4640  35722  RISE       1
I__1173/O                                            InMux                        259              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              5348  35722  RISE      10
I__1091/I                                            LocalMux                       0              5348  36072  RISE       1
I__1091/O                                            LocalMux                     330              5678  36072  RISE       1
I__1095/I                                            InMux                          0              5678  36171  RISE       1
I__1095/O                                            InMux                        259              5937  36171  RISE       1
led_blink_inst.o_LED_4_LC_12_7_7/in3                 LogicCell40_SEQ_MODE_1000      0              5937  36171  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_4_LC_12_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_11_LC_11_7_2/lcout
Path End         : led_blink_inst.r_Count_4_12_LC_12_7_1/in3
Capture Clock    : led_blink_inst.r_Count_4_12_LC_12_7_1/clk
Setup Constraint : 40000p
Path slack       : 36171p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_11_LC_11_7_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       2
I__1190/I                                            LocalMux                       0              2921  35722  RISE       1
I__1190/O                                            LocalMux                     330              3251  35722  RISE       1
I__1192/I                                            InMux                          0              3251  35722  RISE       1
I__1192/O                                            InMux                        259              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/in0    LogicCell40_SEQ_MODE_0000      0              3510  35722  RISE       1
led_blink_inst.r_Count_4_RNIJCCE1_2_LC_12_7_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959  35722  RISE       1
I__1171/I                                            Odrv4                          0              3959  35722  RISE       1
I__1171/O                                            Odrv4                        351              4310  35722  RISE       1
I__1172/I                                            LocalMux                       0              4310  35722  RISE       1
I__1172/O                                            LocalMux                     330              4640  35722  RISE       1
I__1173/I                                            InMux                          0              4640  35722  RISE       1
I__1173/O                                            InMux                        259              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4899  35722  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              5348  35722  RISE      10
I__1091/I                                            LocalMux                       0              5348  36072  RISE       1
I__1091/O                                            LocalMux                     330              5678  36072  RISE       1
I__1096/I                                            InMux                          0              5678  36171  RISE       1
I__1096/O                                            InMux                        259              5937  36171  RISE       1
led_blink_inst.r_Count_4_12_LC_12_7_1/in3            LogicCell40_SEQ_MODE_1000      0              5937  36171  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_12_LC_12_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_15_LC_9_7_6/in3
Capture Clock    : led_blink_inst.r_Count_2_15_LC_9_7_6/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
led_blink_inst.r_Count_2_7_LC_9_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  34060  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  34060  RISE       2
led_blink_inst.r_Count_2_8_LC_9_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34060  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34060  RISE       2
led_blink_inst.r_Count_2_13_LC_9_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34060  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryin        LogicCell40_SEQ_MODE_0000      0              5481  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryout       LogicCell40_SEQ_MODE_0000    126              5608  34060  RISE       2
I__614/I                                                  InMux                          0              5608  36241  RISE       1
I__614/O                                                  InMux                        259              5867  36241  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/in3                  LogicCell40_SEQ_MODE_1000      0              5867  36241  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1074/I                                           ClkMux                         0              2073  RISE       1
I__1074/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_15_LC_11_7_6/in3
Capture Clock    : led_blink_inst.r_Count_4_15_LC_11_7_6/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34508  RISE       2
led_blink_inst.r_Count_4_8_LC_11_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34508  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34508  RISE       2
led_blink_inst.r_Count_4_10_LC_11_7_1/carryin              LogicCell40_SEQ_MODE_1000      0              4976  34508  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/carryout             LogicCell40_SEQ_MODE_1000    126              5103  34508  RISE       2
led_blink_inst.r_Count_4_11_LC_11_7_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34508  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34508  RISE       2
led_blink_inst.r_Count_4_13_LC_11_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34508  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34508  RISE       2
led_blink_inst.r_Count_4_14_LC_11_7_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34508  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34508  RISE       2
I__790/I                                                   InMux                          0              5608  36241  RISE       1
I__790/O                                                   InMux                        259              5867  36241  RISE       1
led_blink_inst.r_Count_4_15_LC_11_7_6/in3                  LogicCell40_SEQ_MODE_1000      0              5867  36241  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_15_LC_11_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_15_LC_12_4_6/in3
Capture Clock    : led_blink_inst.r_Count_3_15_LC_12_4_6/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryin         LogicCell40_SEQ_MODE_0000      0              4527  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryout        LogicCell40_SEQ_MODE_0000    126              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34382  RISE       2
led_blink_inst.r_Count_3_9_LC_12_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  34382  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34382  RISE       2
led_blink_inst.r_Count_3_11_LC_12_4_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34382  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34382  RISE       2
led_blink_inst.r_Count_3_12_LC_12_4_3/carryin              LogicCell40_SEQ_MODE_1000      0              5229  34382  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/carryout             LogicCell40_SEQ_MODE_1000    126              5355  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  34382  RISE       2
led_blink_inst.r_Count_3_14_LC_12_4_5/carryin              LogicCell40_SEQ_MODE_1000      0              5481  34382  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/carryout             LogicCell40_SEQ_MODE_1000    126              5608  34382  RISE       2
I__887/I                                                   InMux                          0              5608  36241  RISE       1
I__887/O                                                   InMux                        259              5867  36241  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/in3                  LogicCell40_SEQ_MODE_1000      0              5867  36241  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_16_LC_8_8_7/lcout
Path End         : led_blink_inst.r_Count_1_23_LC_8_9_7/in0
Capture Clock    : led_blink_inst.r_Count_1_23_LC_8_9_7/clk
Setup Constraint : 40000p
Path slack       : 36310p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2680
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_16_LC_8_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35974  RISE       2
I__351/I                                            Odrv4                          0              2921  36311  RISE       1
I__351/O                                            Odrv4                        351              3272  36311  RISE       1
I__353/I                                            LocalMux                       0              3272  36311  RISE       1
I__353/O                                            LocalMux                     330              3602  36311  RISE       1
I__355/I                                            InMux                          0              3602  36311  RISE       1
I__355/O                                            InMux                        259              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36311  RISE      14
I__433/I                                            Odrv4                          0              4310  36311  RISE       1
I__433/O                                            Odrv4                        351              4661  36311  RISE       1
I__440/I                                            Span4Mux_v                     0              4661  36311  RISE       1
I__440/O                                            Span4Mux_v                   351              5011  36311  RISE       1
I__450/I                                            LocalMux                       0              5011  36311  RISE       1
I__450/O                                            LocalMux                     330              5341  36311  RISE       1
I__451/I                                            InMux                          0              5341  36311  RISE       1
I__451/O                                            InMux                        259              5601  36311  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/in0            LogicCell40_SEQ_MODE_1000      0              5601  36311  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_14_LC_8_8_5/in3
Capture Clock    : led_blink_inst.r_Count_1_14_LC_8_8_5/clk
Setup Constraint : 40000p
Path slack       : 36367p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
led_blink_inst.r_Count_1_9_LC_8_8_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  33856  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  33856  RISE       2
I__365/I                                                  InMux                          0              5481  36367  RISE       1
I__365/O                                                  InMux                        259              5741  36367  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/in3                  LogicCell40_SEQ_MODE_1000      0              5741  36367  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_14_LC_11_7_5/in3
Capture Clock    : led_blink_inst.r_Count_4_14_LC_11_7_5/clk
Setup Constraint : 40000p
Path slack       : 36367p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34508  RISE       2
led_blink_inst.r_Count_4_8_LC_11_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34508  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34508  RISE       2
led_blink_inst.r_Count_4_10_LC_11_7_1/carryin              LogicCell40_SEQ_MODE_1000      0              4976  34508  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/carryout             LogicCell40_SEQ_MODE_1000    126              5103  34508  RISE       2
led_blink_inst.r_Count_4_11_LC_11_7_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34508  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34508  RISE       2
led_blink_inst.r_Count_4_13_LC_11_7_4/carryin              LogicCell40_SEQ_MODE_1000      0              5355  34508  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/carryout             LogicCell40_SEQ_MODE_1000    126              5481  34508  RISE       2
I__791/I                                                   InMux                          0              5481  36367  RISE       1
I__791/O                                                   InMux                        259              5741  36367  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/in3                  LogicCell40_SEQ_MODE_1000      0              5741  36367  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_14_LC_12_4_5/in3
Capture Clock    : led_blink_inst.r_Count_3_14_LC_12_4_5/clk
Setup Constraint : 40000p
Path slack       : 36367p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryin         LogicCell40_SEQ_MODE_0000      0              4527  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryout        LogicCell40_SEQ_MODE_0000    126              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34382  RISE       2
led_blink_inst.r_Count_3_9_LC_12_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  34382  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34382  RISE       2
led_blink_inst.r_Count_3_11_LC_12_4_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34382  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34382  RISE       2
led_blink_inst.r_Count_3_12_LC_12_4_3/carryin              LogicCell40_SEQ_MODE_1000      0              5229  34382  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/carryout             LogicCell40_SEQ_MODE_1000    126              5355  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryin        LogicCell40_SEQ_MODE_0000      0              5355  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryout       LogicCell40_SEQ_MODE_0000    126              5481  34382  RISE       2
I__893/I                                                   InMux                          0              5481  36367  RISE       1
I__893/O                                                   InMux                        259              5741  36367  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/in3                  LogicCell40_SEQ_MODE_1000      0              5741  36367  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_7_LC_11_3_4/lcout
Path End         : led_blink_inst.o_LED_3_LC_11_4_3/in2
Capture Clock    : led_blink_inst.o_LED_3_LC_11_4_3/clk
Setup Constraint : 40000p
Path slack       : 36395p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_7_LC_11_3_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       2
I__840/I                                              Odrv4                          0              2921  35624  RISE       1
I__840/O                                              Odrv4                        351              3272  35624  RISE       1
I__842/I                                              LocalMux                       0              3272  35624  RISE       1
I__842/O                                              LocalMux                     330              3602  35624  RISE       1
I__843/I                                              InMux                          0              3602  35624  RISE       1
I__843/O                                              InMux                        259              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35624  RISE       1
led_blink_inst.r_Count_3_RNIHE7P1_10_LC_11_3_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35624  RISE       1
I__735/I                                              Odrv4                          0              4310  35624  RISE       1
I__735/O                                              Odrv4                        351              4661  35624  RISE       1
I__736/I                                              LocalMux                       0              4661  35624  RISE       1
I__736/O                                              LocalMux                     330              4990  35624  RISE       1
I__737/I                                              InMux                          0              4990  35624  RISE       1
I__737/O                                              InMux                        259              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in0    LogicCell40_SEQ_MODE_0000      0              5250  35624  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/ltout  LogicCell40_SEQ_MODE_0000    365              5615  36395  RISE       1
I__731/I                                              CascadeMux                     0              5615  36395  RISE       1
I__731/O                                              CascadeMux                     0              5615  36395  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/in2                  LogicCell40_SEQ_MODE_1000      0              5615  36395  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_9_LC_9_5_4/lcout
Path End         : led_blink_inst.r_Count_2_9_LC_9_5_4/in2
Capture Clock    : led_blink_inst.r_Count_2_9_LC_9_5_4/clk
Setup Constraint : 40000p
Path slack       : 36395p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_9_LC_9_5_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34915  RISE       2
I__536/I                                             Odrv4                          0              2921  35469  RISE       1
I__536/O                                             Odrv4                        351              3272  35469  RISE       1
I__538/I                                             LocalMux                       0              3272  35469  RISE       1
I__538/O                                             LocalMux                     330              3602  35469  RISE       1
I__540/I                                             InMux                          0              3602  35469  RISE       1
I__540/O                                             InMux                        259              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
led_blink_inst.r_Count_2_RNIOJCA1_10_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35469  RISE       1
I__372/I                                             Odrv4                          0              4310  35469  RISE       1
I__372/O                                             Odrv4                        351              4661  35469  RISE       1
I__373/I                                             LocalMux                       0              4661  35469  RISE       1
I__373/O                                             LocalMux                     330              4990  35469  RISE       1
I__374/I                                             InMux                          0              4990  35469  RISE       1
I__374/O                                             InMux                        259              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in0    LogicCell40_SEQ_MODE_0000      0              5250  35469  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/ltout  LogicCell40_SEQ_MODE_0000    365              5615  36395  RISE       1
I__494/I                                             CascadeMux                     0              5615  36395  RISE       1
I__494/O                                             CascadeMux                     0              5615  36395  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/in2              LogicCell40_SEQ_MODE_1000      0              5615  36395  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.r_Count_1_20_LC_7_8_2/in2
Capture Clock    : led_blink_inst.r_Count_1_20_LC_7_8_2/clk
Setup Constraint : 40000p
Path slack       : 36430p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           42059

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2708
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921  34614  RISE       2
I__296/I                                             Odrv4                          0              2921  35673  RISE       1
I__296/O                                             Odrv4                        351              3272  35673  RISE       1
I__298/I                                             Span4Mux_v                     0              3272  35673  RISE       1
I__298/O                                             Span4Mux_v                   351              3623  35673  RISE       1
I__299/I                                             LocalMux                       0              3623  35673  RISE       1
I__299/O                                             LocalMux                     330              3952  35673  RISE       1
I__300/I                                             InMux                          0              3952  35673  RISE       1
I__300/O                                             InMux                        259              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/in0    LogicCell40_SEQ_MODE_0000      0              4212  35673  RISE       1
led_blink_inst.r_Count_1_RNICN8A1_14_LC_7_7_3/lcout  LogicCell40_SEQ_MODE_0000    449              4661  35673  RISE       1
I__204/I                                             LocalMux                       0              4661  35673  RISE       1
I__204/O                                             LocalMux                     330              4990  35673  RISE       1
I__205/I                                             InMux                          0              4990  35673  RISE       1
I__205/O                                             InMux                        259              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in1    LogicCell40_SEQ_MODE_0000      0              5250  35673  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/ltout  LogicCell40_SEQ_MODE_0000    379              5629  36430  FALL       1
I__200/I                                             CascadeMux                     0              5629  36430  FALL       1
I__200/O                                             CascadeMux                     0              5629  36430  FALL       1
led_blink_inst.r_Count_1_20_LC_7_8_2/in2             LogicCell40_SEQ_MODE_1000      0              5629  36430  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_4_LC_12_6_0/in2
Capture Clock    : led_blink_inst.r_Count_4_4_LC_12_6_0/clk
Setup Constraint : 40000p
Path slack       : 36473p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
I__740/I                                                   InMux                          0              4022  36472  RISE       1
I__740/O                                                   InMux                        259              4282  36472  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/in3             LogicCell40_SEQ_MODE_0000      0              4282  36472  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/lcout           LogicCell40_SEQ_MODE_0000    316              4598  36472  RISE       1
I__933/I                                                   Odrv4                          0              4598  36472  RISE       1
I__933/O                                                   Odrv4                        351              4948  36472  RISE       1
I__934/I                                                   LocalMux                       0              4948  36472  RISE       1
I__934/O                                                   LocalMux                     330              5278  36472  RISE       1
I__935/I                                                   InMux                          0              5278  36472  RISE       1
I__935/O                                                   InMux                        259              5537  36472  RISE       1
I__936/I                                                   CascadeMux                     0              5537  36472  RISE       1
I__936/O                                                   CascadeMux                     0              5537  36472  RISE       1
led_blink_inst.r_Count_4_4_LC_12_6_0/in2                   LogicCell40_SEQ_MODE_1000      0              5537  36472  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_4_LC_12_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_13_LC_9_7_4/in3
Capture Clock    : led_blink_inst.r_Count_2_13_LC_9_7_4/clk
Setup Constraint : 40000p
Path slack       : 36493p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
led_blink_inst.r_Count_2_7_LC_9_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  34060  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  34060  RISE       2
led_blink_inst.r_Count_2_8_LC_9_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34060  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34060  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryin        LogicCell40_SEQ_MODE_0000      0              5103  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryout       LogicCell40_SEQ_MODE_0000    126              5229  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34060  RISE       2
I__628/I                                                  InMux                          0              5355  36493  RISE       1
I__628/O                                                  InMux                        259              5615  36493  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/in3                  LogicCell40_SEQ_MODE_1000      0              5615  36493  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1074/I                                           ClkMux                         0              2073  RISE       1
I__1074/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_13_LC_11_7_4/in3
Capture Clock    : led_blink_inst.r_Count_4_13_LC_11_7_4/clk
Setup Constraint : 40000p
Path slack       : 36493p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34508  RISE       2
led_blink_inst.r_Count_4_8_LC_11_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34508  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34508  RISE       2
led_blink_inst.r_Count_4_10_LC_11_7_1/carryin              LogicCell40_SEQ_MODE_1000      0              4976  34508  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/carryout             LogicCell40_SEQ_MODE_1000    126              5103  34508  RISE       2
led_blink_inst.r_Count_4_11_LC_11_7_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34508  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryin        LogicCell40_SEQ_MODE_0000      0              5229  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryout       LogicCell40_SEQ_MODE_0000    126              5355  34508  RISE       2
I__792/I                                                   InMux                          0              5355  36493  RISE       1
I__792/O                                                   InMux                        259              5615  36493  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/in3                  LogicCell40_SEQ_MODE_1000      0              5615  36493  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_16_LC_8_8_7/lcout
Path End         : led_blink_inst.r_Count_1_17_LC_7_9_2/in0
Capture Clock    : led_blink_inst.r_Count_1_17_LC_7_9_2/clk
Setup Constraint : 40000p
Path slack       : 36521p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_16_LC_8_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35974  RISE       2
I__351/I                                            Odrv4                          0              2921  36311  RISE       1
I__351/O                                            Odrv4                        351              3272  36311  RISE       1
I__353/I                                            LocalMux                       0              3272  36311  RISE       1
I__353/O                                            LocalMux                     330              3602  36311  RISE       1
I__355/I                                            InMux                          0              3602  36311  RISE       1
I__355/O                                            InMux                        259              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36311  RISE      14
I__432/I                                            Odrv12                         0              4310  36521  RISE       1
I__432/O                                            Odrv12                       491              4801  36521  RISE       1
I__439/I                                            LocalMux                       0              4801  36521  RISE       1
I__439/O                                            LocalMux                     330              5131  36521  RISE       1
I__446/I                                            InMux                          0              5131  36521  RISE       1
I__446/O                                            InMux                        259              5390  36521  RISE       1
led_blink_inst.r_Count_1_17_LC_7_9_2/in0            LogicCell40_SEQ_MODE_1000      0              5390  36521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_17_LC_7_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_16_LC_8_8_7/lcout
Path End         : led_blink_inst.r_Count_1_18_LC_7_9_0/in0
Capture Clock    : led_blink_inst.r_Count_1_18_LC_7_9_0/clk
Setup Constraint : 40000p
Path slack       : 36521p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_16_LC_8_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35974  RISE       2
I__351/I                                            Odrv4                          0              2921  36311  RISE       1
I__351/O                                            Odrv4                        351              3272  36311  RISE       1
I__353/I                                            LocalMux                       0              3272  36311  RISE       1
I__353/O                                            LocalMux                     330              3602  36311  RISE       1
I__355/I                                            InMux                          0              3602  36311  RISE       1
I__355/O                                            InMux                        259              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36311  RISE      14
I__432/I                                            Odrv12                         0              4310  36521  RISE       1
I__432/O                                            Odrv12                       491              4801  36521  RISE       1
I__439/I                                            LocalMux                       0              4801  36521  RISE       1
I__439/O                                            LocalMux                     330              5131  36521  RISE       1
I__447/I                                            InMux                          0              5131  36521  RISE       1
I__447/O                                            InMux                        259              5390  36521  RISE       1
led_blink_inst.r_Count_1_18_LC_7_9_0/in0            LogicCell40_SEQ_MODE_1000      0              5390  36521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_18_LC_7_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_16_LC_8_8_7/lcout
Path End         : led_blink_inst.r_Count_1_19_LC_7_9_4/in0
Capture Clock    : led_blink_inst.r_Count_1_19_LC_7_9_4/clk
Setup Constraint : 40000p
Path slack       : 36521p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_16_LC_8_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35974  RISE       2
I__351/I                                            Odrv4                          0              2921  36311  RISE       1
I__351/O                                            Odrv4                        351              3272  36311  RISE       1
I__353/I                                            LocalMux                       0              3272  36311  RISE       1
I__353/O                                            LocalMux                     330              3602  36311  RISE       1
I__355/I                                            InMux                          0              3602  36311  RISE       1
I__355/O                                            InMux                        259              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36311  RISE      14
I__432/I                                            Odrv12                         0              4310  36521  RISE       1
I__432/O                                            Odrv12                       491              4801  36521  RISE       1
I__439/I                                            LocalMux                       0              4801  36521  RISE       1
I__439/O                                            LocalMux                     330              5131  36521  RISE       1
I__448/I                                            InMux                          0              5131  36521  RISE       1
I__448/O                                            InMux                        259              5390  36521  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/in0            LogicCell40_SEQ_MODE_1000      0              5390  36521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_7_LC_12_6_1/in3
Capture Clock    : led_blink_inst.r_Count_4_7_LC_12_6_1/clk
Setup Constraint : 40000p
Path slack       : 36543p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
I__798/I                                                   InMux                          0              4401  36542  RISE       1
I__798/O                                                   InMux                        259              4661  36542  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/in3             LogicCell40_SEQ_MODE_0000      0              4661  36542  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/lcout           LogicCell40_SEQ_MODE_0000    316              4976  36542  RISE       1
I__931/I                                                   LocalMux                       0              4976  36542  RISE       1
I__931/O                                                   LocalMux                     330              5306  36542  RISE       1
I__932/I                                                   InMux                          0              5306  36542  RISE       1
I__932/O                                                   InMux                        259              5565  36542  RISE       1
led_blink_inst.r_Count_4_7_LC_12_6_1/in3                   LogicCell40_SEQ_MODE_1000      0              5565  36542  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_7_LC_12_6_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_7_LC_11_3_4/in3
Capture Clock    : led_blink_inst.r_Count_3_7_LC_11_3_4/clk
Setup Constraint : 40000p
Path slack       : 36543p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
I__836/I                                                   InMux                          0              4401  36542  RISE       1
I__836/O                                                   InMux                        259              4661  36542  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/in3             LogicCell40_SEQ_MODE_0000      0              4661  36542  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/lcout           LogicCell40_SEQ_MODE_0000    316              4976  36542  RISE       1
I__837/I                                                   LocalMux                       0              4976  36542  RISE       1
I__837/O                                                   LocalMux                     330              5306  36542  RISE       1
I__838/I                                                   InMux                          0              5306  36542  RISE       1
I__838/O                                                   InMux                        259              5565  36542  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/in3                   LogicCell40_SEQ_MODE_1000      0              5565  36542  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_6_LC_12_6_2/in2
Capture Clock    : led_blink_inst.r_Count_4_6_LC_12_6_2/clk
Setup Constraint : 40000p
Path slack       : 36571p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
I__738/I                                                   InMux                          0              4275  36570  RISE       1
I__738/O                                                   InMux                        259              4534  36570  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/in3             LogicCell40_SEQ_MODE_0000      0              4534  36570  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/lcout           LogicCell40_SEQ_MODE_0000    316              4850  36570  RISE       1
I__928/I                                                   LocalMux                       0              4850  36570  RISE       1
I__928/O                                                   LocalMux                     330              5180  36570  RISE       1
I__929/I                                                   InMux                          0              5180  36570  RISE       1
I__929/O                                                   InMux                        259              5439  36570  RISE       1
I__930/I                                                   CascadeMux                     0              5439  36570  RISE       1
I__930/O                                                   CascadeMux                     0              5439  36570  RISE       1
led_blink_inst.r_Count_4_6_LC_12_6_2/in2                   LogicCell40_SEQ_MODE_1000      0              5439  36570  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_6_LC_12_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.r_Count_2_22_LC_9_8_7/in0
Capture Clock    : led_blink_inst.r_Count_2_22_LC_9_8_7/clk
Setup Constraint : 40000p
Path slack       : 36591p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36591  RISE       2
I__717/I                                             Odrv4                          0              2921  36591  RISE       1
I__717/O                                             Odrv4                        351              3272  36591  RISE       1
I__719/I                                             LocalMux                       0              3272  36591  RISE       1
I__719/O                                             LocalMux                     330              3602  36591  RISE       1
I__721/I                                             InMux                          0              3602  36591  RISE       1
I__721/O                                             InMux                        259              3861  36591  RISE       1
I__722/I                                             CascadeMux                     0              3861  36591  RISE       1
I__722/O                                             CascadeMux                     0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36591  RISE      14
I__691/I                                             Odrv12                         0              4240  36591  RISE       1
I__691/O                                             Odrv12                       491              4731  36591  RISE       1
I__705/I                                             LocalMux                       0              4731  36591  RISE       1
I__705/O                                             LocalMux                     330              5060  36591  RISE       1
I__707/I                                             InMux                          0              5060  36591  RISE       1
I__707/O                                             InMux                        259              5320  36591  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/in0             LogicCell40_SEQ_MODE_1000      0              5320  36591  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_16_LC_8_8_7/lcout
Path End         : led_blink_inst.r_Count_1_21_LC_7_9_5/in1
Capture Clock    : led_blink_inst.r_Count_1_21_LC_7_9_5/clk
Setup Constraint : 40000p
Path slack       : 36592p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_16_LC_8_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35974  RISE       2
I__351/I                                            Odrv4                          0              2921  36311  RISE       1
I__351/O                                            Odrv4                        351              3272  36311  RISE       1
I__353/I                                            LocalMux                       0              3272  36311  RISE       1
I__353/O                                            LocalMux                     330              3602  36311  RISE       1
I__355/I                                            InMux                          0              3602  36311  RISE       1
I__355/O                                            InMux                        259              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36311  RISE      14
I__432/I                                            Odrv12                         0              4310  36521  RISE       1
I__432/O                                            Odrv12                       491              4801  36521  RISE       1
I__439/I                                            LocalMux                       0              4801  36521  RISE       1
I__439/O                                            LocalMux                     330              5131  36521  RISE       1
I__449/I                                            InMux                          0              5131  36591  RISE       1
I__449/O                                            InMux                        259              5390  36591  RISE       1
led_blink_inst.r_Count_1_21_LC_7_9_5/in1            LogicCell40_SEQ_MODE_1000      0              5390  36591  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_21_LC_7_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_12_LC_12_4_3/in3
Capture Clock    : led_blink_inst.r_Count_3_12_LC_12_4_3/clk
Setup Constraint : 40000p
Path slack       : 36620p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryin         LogicCell40_SEQ_MODE_0000      0              4527  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryout        LogicCell40_SEQ_MODE_0000    126              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34382  RISE       2
led_blink_inst.r_Count_3_9_LC_12_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  34382  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34382  RISE       2
led_blink_inst.r_Count_3_11_LC_12_4_2/carryin              LogicCell40_SEQ_MODE_1000      0              5103  34382  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/carryout             LogicCell40_SEQ_MODE_1000    126              5229  34382  RISE       2
I__906/I                                                   InMux                          0              5229  36620  RISE       1
I__906/O                                                   InMux                        259              5488  36620  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/in3                  LogicCell40_SEQ_MODE_1000      0              5488  36620  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_16_LC_8_8_7/lcout
Path End         : led_blink_inst.r_Count_1_10_LC_7_8_7/in0
Capture Clock    : led_blink_inst.r_Count_1_10_LC_7_8_7/clk
Setup Constraint : 40000p
Path slack       : 36661p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_16_LC_8_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35974  RISE       2
I__351/I                                            Odrv4                          0              2921  36311  RISE       1
I__351/O                                            Odrv4                        351              3272  36311  RISE       1
I__353/I                                            LocalMux                       0              3272  36311  RISE       1
I__353/O                                            LocalMux                     330              3602  36311  RISE       1
I__355/I                                            InMux                          0              3602  36311  RISE       1
I__355/O                                            InMux                        259              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36311  RISE      14
I__431/I                                            Odrv4                          0              4310  36662  RISE       1
I__431/O                                            Odrv4                        351              4661  36662  RISE       1
I__438/I                                            LocalMux                       0              4661  36662  RISE       1
I__438/O                                            LocalMux                     330              4990  36662  RISE       1
I__441/I                                            InMux                          0              4990  36662  RISE       1
I__441/O                                            InMux                        259              5250  36662  RISE       1
led_blink_inst.r_Count_1_10_LC_7_8_7/in0            LogicCell40_SEQ_MODE_1000      0              5250  36662  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_10_LC_7_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_16_LC_8_8_7/lcout
Path End         : led_blink_inst.r_Count_1_13_LC_7_8_5/in0
Capture Clock    : led_blink_inst.r_Count_1_13_LC_7_8_5/clk
Setup Constraint : 40000p
Path slack       : 36661p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_16_LC_8_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35974  RISE       2
I__351/I                                            Odrv4                          0              2921  36311  RISE       1
I__351/O                                            Odrv4                        351              3272  36311  RISE       1
I__353/I                                            LocalMux                       0              3272  36311  RISE       1
I__353/O                                            LocalMux                     330              3602  36311  RISE       1
I__355/I                                            InMux                          0              3602  36311  RISE       1
I__355/O                                            InMux                        259              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36311  RISE      14
I__431/I                                            Odrv4                          0              4310  36662  RISE       1
I__431/O                                            Odrv4                        351              4661  36662  RISE       1
I__438/I                                            LocalMux                       0              4661  36662  RISE       1
I__438/O                                            LocalMux                     330              4990  36662  RISE       1
I__444/I                                            InMux                          0              4990  36662  RISE       1
I__444/O                                            InMux                        259              5250  36662  RISE       1
led_blink_inst.r_Count_1_13_LC_7_8_5/in0            LogicCell40_SEQ_MODE_1000      0              5250  36662  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_13_LC_7_8_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_6_LC_12_3_5/lcout
Path End         : led_blink_inst.r_Count_3_17_LC_11_5_1/in0
Capture Clock    : led_blink_inst.r_Count_3_17_LC_11_5_1/clk
Setup Constraint : 40000p
Path slack       : 36710p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_6_LC_12_3_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35013  RISE       2
I__846/I                                              Odrv4                          0              2921  36711  RISE       1
I__846/O                                              Odrv4                        351              3272  36711  RISE       1
I__848/I                                              LocalMux                       0              3272  36711  RISE       1
I__848/O                                              LocalMux                     330              3602  36711  RISE       1
I__849/I                                              InMux                          0              3602  36711  RISE       1
I__849/O                                              InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE      10
I__774/I                                              Odrv4                          0              4261  36711  RISE       1
I__774/O                                              Odrv4                        351              4612  36711  RISE       1
I__780/I                                              LocalMux                       0              4612  36711  RISE       1
I__780/O                                              LocalMux                     330              4941  36711  RISE       1
I__785/I                                              InMux                          0              4941  36711  RISE       1
I__785/O                                              InMux                        259              5201  36711  RISE       1
led_blink_inst.r_Count_3_17_LC_11_5_1/in0             LogicCell40_SEQ_MODE_1000      0              5201  36711  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_17_LC_11_5_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_6_LC_12_3_5/lcout
Path End         : led_blink_inst.r_Count_3_18_LC_11_5_7/in0
Capture Clock    : led_blink_inst.r_Count_3_18_LC_11_5_7/clk
Setup Constraint : 40000p
Path slack       : 36710p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_6_LC_12_3_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35013  RISE       2
I__846/I                                              Odrv4                          0              2921  36711  RISE       1
I__846/O                                              Odrv4                        351              3272  36711  RISE       1
I__848/I                                              LocalMux                       0              3272  36711  RISE       1
I__848/O                                              LocalMux                     330              3602  36711  RISE       1
I__849/I                                              InMux                          0              3602  36711  RISE       1
I__849/O                                              InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE      10
I__774/I                                              Odrv4                          0              4261  36711  RISE       1
I__774/O                                              Odrv4                        351              4612  36711  RISE       1
I__780/I                                              LocalMux                       0              4612  36711  RISE       1
I__780/O                                              LocalMux                     330              4941  36711  RISE       1
I__786/I                                              InMux                          0              4941  36711  RISE       1
I__786/O                                              InMux                        259              5201  36711  RISE       1
led_blink_inst.r_Count_3_18_LC_11_5_7/in0             LogicCell40_SEQ_MODE_1000      0              5201  36711  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_18_LC_11_5_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_12_LC_12_7_1/in0
Capture Clock    : led_blink_inst.r_Count_4_12_LC_12_7_1/clk
Setup Constraint : 40000p
Path slack       : 36710p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1159/I                                           Odrv4                          0              2921  36711  RISE       1
I__1159/O                                           Odrv4                        351              3272  36711  RISE       1
I__1162/I                                           LocalMux                       0              3272  36711  RISE       1
I__1162/O                                           LocalMux                     330              3602  36711  RISE       1
I__1165/I                                           InMux                          0              3602  36711  RISE       1
I__1165/O                                           InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE       9
I__1123/I                                           Odrv4                          0              4261  36711  RISE       1
I__1123/O                                           Odrv4                        351              4612  36711  RISE       1
I__1126/I                                           LocalMux                       0              4612  36711  RISE       1
I__1126/O                                           LocalMux                     330              4941  36711  RISE       1
I__1134/I                                           InMux                          0              4941  36711  RISE       1
I__1134/O                                           InMux                        259              5201  36711  RISE       1
led_blink_inst.r_Count_4_12_LC_12_7_1/in0           LogicCell40_SEQ_MODE_1000      0              5201  36711  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_12_LC_12_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_16_LC_8_8_7/lcout
Path End         : led_blink_inst.r_Count_1_11_LC_7_8_4/in1
Capture Clock    : led_blink_inst.r_Count_1_11_LC_7_8_4/clk
Setup Constraint : 40000p
Path slack       : 36732p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_16_LC_8_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35974  RISE       2
I__351/I                                            Odrv4                          0              2921  36311  RISE       1
I__351/O                                            Odrv4                        351              3272  36311  RISE       1
I__353/I                                            LocalMux                       0              3272  36311  RISE       1
I__353/O                                            LocalMux                     330              3602  36311  RISE       1
I__355/I                                            InMux                          0              3602  36311  RISE       1
I__355/O                                            InMux                        259              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36311  RISE      14
I__431/I                                            Odrv4                          0              4310  36662  RISE       1
I__431/O                                            Odrv4                        351              4661  36662  RISE       1
I__438/I                                            LocalMux                       0              4661  36662  RISE       1
I__438/O                                            LocalMux                     330              4990  36662  RISE       1
I__442/I                                            InMux                          0              4990  36732  RISE       1
I__442/O                                            InMux                        259              5250  36732  RISE       1
led_blink_inst.r_Count_1_11_LC_7_8_4/in1            LogicCell40_SEQ_MODE_1000      0              5250  36732  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_11_LC_7_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_16_LC_8_8_7/lcout
Path End         : led_blink_inst.r_Count_1_12_LC_7_8_6/in1
Capture Clock    : led_blink_inst.r_Count_1_12_LC_7_8_6/clk
Setup Constraint : 40000p
Path slack       : 36732p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_16_LC_8_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35974  RISE       2
I__351/I                                            Odrv4                          0              2921  36311  RISE       1
I__351/O                                            Odrv4                        351              3272  36311  RISE       1
I__353/I                                            LocalMux                       0              3272  36311  RISE       1
I__353/O                                            LocalMux                     330              3602  36311  RISE       1
I__355/I                                            InMux                          0              3602  36311  RISE       1
I__355/O                                            InMux                        259              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36311  RISE      14
I__431/I                                            Odrv4                          0              4310  36662  RISE       1
I__431/O                                            Odrv4                        351              4661  36662  RISE       1
I__438/I                                            LocalMux                       0              4661  36662  RISE       1
I__438/O                                            LocalMux                     330              4990  36662  RISE       1
I__443/I                                            InMux                          0              4990  36732  RISE       1
I__443/O                                            InMux                        259              5250  36732  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/in1            LogicCell40_SEQ_MODE_1000      0              5250  36732  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_16_LC_8_8_7/lcout
Path End         : led_blink_inst.r_Count_1_20_LC_7_8_2/in1
Capture Clock    : led_blink_inst.r_Count_1_20_LC_7_8_2/clk
Setup Constraint : 40000p
Path slack       : 36732p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_16_LC_8_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35974  RISE       2
I__351/I                                            Odrv4                          0              2921  36311  RISE       1
I__351/O                                            Odrv4                        351              3272  36311  RISE       1
I__353/I                                            LocalMux                       0              3272  36311  RISE       1
I__353/O                                            LocalMux                     330              3602  36311  RISE       1
I__355/I                                            InMux                          0              3602  36311  RISE       1
I__355/O                                            InMux                        259              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36311  RISE      14
I__431/I                                            Odrv4                          0              4310  36662  RISE       1
I__431/O                                            Odrv4                        351              4661  36662  RISE       1
I__438/I                                            LocalMux                       0              4661  36662  RISE       1
I__438/O                                            LocalMux                     330              4990  36662  RISE       1
I__445/I                                            InMux                          0              4990  36732  RISE       1
I__445/O                                            InMux                        259              5250  36732  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/in1            LogicCell40_SEQ_MODE_1000      0              5250  36732  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_11_LC_11_7_2/in3
Capture Clock    : led_blink_inst.r_Count_4_11_LC_11_7_2/clk
Setup Constraint : 40000p
Path slack       : 36746p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34508  RISE       2
led_blink_inst.r_Count_4_8_LC_11_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34508  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34508  RISE       2
led_blink_inst.r_Count_4_10_LC_11_7_1/carryin              LogicCell40_SEQ_MODE_1000      0              4976  34508  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/carryout             LogicCell40_SEQ_MODE_1000    126              5103  34508  RISE       2
I__794/I                                                   InMux                          0              5103  36746  RISE       1
I__794/O                                                   InMux                        259              5362  36746  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/in3                  LogicCell40_SEQ_MODE_1000      0              5362  36746  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_11_LC_12_4_2/in3
Capture Clock    : led_blink_inst.r_Count_3_11_LC_12_4_2/clk
Setup Constraint : 40000p
Path slack       : 36746p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryin         LogicCell40_SEQ_MODE_0000      0              4527  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryout        LogicCell40_SEQ_MODE_0000    126              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34382  RISE       2
led_blink_inst.r_Count_3_9_LC_12_4_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850  34382  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryin        LogicCell40_SEQ_MODE_0000      0              4976  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryout       LogicCell40_SEQ_MODE_0000    126              5103  34382  RISE       2
I__912/I                                                   InMux                          0              5103  36746  RISE       1
I__912/O                                                   InMux                        259              5362  36746  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/in3                  LogicCell40_SEQ_MODE_1000      0              5362  36746  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_22_LC_9_8_7/lcout
Path End         : led_blink_inst.r_Count_2_4_LC_9_5_5/in0
Capture Clock    : led_blink_inst.r_Count_2_4_LC_9_5_5/clk
Setup Constraint : 40000p
Path slack       : 36780p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_22_LC_9_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       2
I__636/I                                            Odrv4                          0              2921  36150  RISE       1
I__636/O                                            Odrv4                        351              3272  36150  RISE       1
I__638/I                                            Span4Mux_h                     0              3272  36150  RISE       1
I__638/O                                            Span4Mux_h                   302              3574  36150  RISE       1
I__639/I                                            LocalMux                       0              3574  36150  RISE       1
I__639/O                                            LocalMux                     330              3903  36150  RISE       1
I__640/I                                            InMux                          0              3903  36150  RISE       1
I__640/O                                            InMux                        259              4163  36150  RISE       1
I__641/I                                            CascadeMux                     0              4163  36150  RISE       1
I__641/O                                            CascadeMux                     0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in2    LogicCell40_SEQ_MODE_0000      0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    379              4541  36150  RISE      13
I__668/I                                            LocalMux                       0              4541  36781  RISE       1
I__668/O                                            LocalMux                     330              4871  36781  RISE       1
I__673/I                                            InMux                          0              4871  36781  RISE       1
I__673/O                                            InMux                        259              5131  36781  RISE       1
led_blink_inst.r_Count_2_4_LC_9_5_5/in0             LogicCell40_SEQ_MODE_1000      0              5131  36781  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_4_LC_9_5_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_22_LC_9_8_7/lcout
Path End         : led_blink_inst.o_LED_2_LC_9_4_7/in0
Capture Clock    : led_blink_inst.o_LED_2_LC_9_4_7/clk
Setup Constraint : 40000p
Path slack       : 36780p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_22_LC_9_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       2
I__636/I                                            Odrv4                          0              2921  36150  RISE       1
I__636/O                                            Odrv4                        351              3272  36150  RISE       1
I__638/I                                            Span4Mux_h                     0              3272  36150  RISE       1
I__638/O                                            Span4Mux_h                   302              3574  36150  RISE       1
I__639/I                                            LocalMux                       0              3574  36150  RISE       1
I__639/O                                            LocalMux                     330              3903  36150  RISE       1
I__640/I                                            InMux                          0              3903  36150  RISE       1
I__640/O                                            InMux                        259              4163  36150  RISE       1
I__641/I                                            CascadeMux                     0              4163  36150  RISE       1
I__641/O                                            CascadeMux                     0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in2    LogicCell40_SEQ_MODE_0000      0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    379              4541  36150  RISE      13
I__669/I                                            LocalMux                       0              4541  36781  RISE       1
I__669/O                                            LocalMux                     330              4871  36781  RISE       1
I__675/I                                            InMux                          0              4871  36781  RISE       1
I__675/O                                            InMux                        259              5131  36781  RISE       1
led_blink_inst.o_LED_2_LC_9_4_7/in0                 LogicCell40_SEQ_MODE_1000      0              5131  36781  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_2_LC_9_4_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_22_LC_9_8_7/lcout
Path End         : led_blink_inst.r_Count_2_14_LC_8_6_7/in0
Capture Clock    : led_blink_inst.r_Count_2_14_LC_8_6_7/clk
Setup Constraint : 40000p
Path slack       : 36780p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_22_LC_9_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       2
I__636/I                                            Odrv4                          0              2921  36150  RISE       1
I__636/O                                            Odrv4                        351              3272  36150  RISE       1
I__638/I                                            Span4Mux_h                     0              3272  36150  RISE       1
I__638/O                                            Span4Mux_h                   302              3574  36150  RISE       1
I__639/I                                            LocalMux                       0              3574  36150  RISE       1
I__639/O                                            LocalMux                     330              3903  36150  RISE       1
I__640/I                                            InMux                          0              3903  36150  RISE       1
I__640/O                                            InMux                        259              4163  36150  RISE       1
I__641/I                                            CascadeMux                     0              4163  36150  RISE       1
I__641/O                                            CascadeMux                     0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in2    LogicCell40_SEQ_MODE_0000      0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    379              4541  36150  RISE      13
I__670/I                                            LocalMux                       0              4541  36781  RISE       1
I__670/O                                            LocalMux                     330              4871  36781  RISE       1
I__679/I                                            InMux                          0              4871  36781  RISE       1
I__679/O                                            InMux                        259              5131  36781  RISE       1
led_blink_inst.r_Count_2_14_LC_8_6_7/in0            LogicCell40_SEQ_MODE_1000      0              5131  36781  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_14_LC_8_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_22_LC_9_8_7/lcout
Path End         : led_blink_inst.r_Count_2_11_LC_9_4_3/in0
Capture Clock    : led_blink_inst.r_Count_2_11_LC_9_4_3/clk
Setup Constraint : 40000p
Path slack       : 36780p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_22_LC_9_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       2
I__636/I                                            Odrv4                          0              2921  36150  RISE       1
I__636/O                                            Odrv4                        351              3272  36150  RISE       1
I__638/I                                            Span4Mux_h                     0              3272  36150  RISE       1
I__638/O                                            Span4Mux_h                   302              3574  36150  RISE       1
I__639/I                                            LocalMux                       0              3574  36150  RISE       1
I__639/O                                            LocalMux                     330              3903  36150  RISE       1
I__640/I                                            InMux                          0              3903  36150  RISE       1
I__640/O                                            InMux                        259              4163  36150  RISE       1
I__641/I                                            CascadeMux                     0              4163  36150  RISE       1
I__641/O                                            CascadeMux                     0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in2    LogicCell40_SEQ_MODE_0000      0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    379              4541  36150  RISE      13
I__669/I                                            LocalMux                       0              4541  36781  RISE       1
I__669/O                                            LocalMux                     330              4871  36781  RISE       1
I__676/I                                            InMux                          0              4871  36781  RISE       1
I__676/O                                            InMux                        259              5131  36781  RISE       1
led_blink_inst.r_Count_2_11_LC_9_4_3/in0            LogicCell40_SEQ_MODE_1000      0              5131  36781  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_11_LC_9_4_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_22_LC_9_8_7/lcout
Path End         : led_blink_inst.r_Count_2_18_LC_8_6_5/in0
Capture Clock    : led_blink_inst.r_Count_2_18_LC_8_6_5/clk
Setup Constraint : 40000p
Path slack       : 36780p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_22_LC_9_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       2
I__636/I                                            Odrv4                          0              2921  36150  RISE       1
I__636/O                                            Odrv4                        351              3272  36150  RISE       1
I__638/I                                            Span4Mux_h                     0              3272  36150  RISE       1
I__638/O                                            Span4Mux_h                   302              3574  36150  RISE       1
I__639/I                                            LocalMux                       0              3574  36150  RISE       1
I__639/O                                            LocalMux                     330              3903  36150  RISE       1
I__640/I                                            InMux                          0              3903  36150  RISE       1
I__640/O                                            InMux                        259              4163  36150  RISE       1
I__641/I                                            CascadeMux                     0              4163  36150  RISE       1
I__641/O                                            CascadeMux                     0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in2    LogicCell40_SEQ_MODE_0000      0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    379              4541  36150  RISE      13
I__670/I                                            LocalMux                       0              4541  36781  RISE       1
I__670/O                                            LocalMux                     330              4871  36781  RISE       1
I__681/I                                            InMux                          0              4871  36781  RISE       1
I__681/O                                            InMux                        259              5131  36781  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/in0            LogicCell40_SEQ_MODE_1000      0              5131  36781  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_6_LC_12_3_5/lcout
Path End         : led_blink_inst.r_Count_3_21_LC_11_5_0/in1
Capture Clock    : led_blink_inst.r_Count_3_21_LC_11_5_0/clk
Setup Constraint : 40000p
Path slack       : 36781p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_6_LC_12_3_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35013  RISE       2
I__846/I                                              Odrv4                          0              2921  36711  RISE       1
I__846/O                                              Odrv4                        351              3272  36711  RISE       1
I__848/I                                              LocalMux                       0              3272  36711  RISE       1
I__848/O                                              LocalMux                     330              3602  36711  RISE       1
I__849/I                                              InMux                          0              3602  36711  RISE       1
I__849/O                                              InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE      10
I__774/I                                              Odrv4                          0              4261  36711  RISE       1
I__774/O                                              Odrv4                        351              4612  36711  RISE       1
I__780/I                                              LocalMux                       0              4612  36711  RISE       1
I__780/O                                              LocalMux                     330              4941  36711  RISE       1
I__787/I                                              InMux                          0              4941  36781  RISE       1
I__787/O                                              InMux                        259              5201  36781  RISE       1
led_blink_inst.r_Count_3_21_LC_11_5_0/in1             LogicCell40_SEQ_MODE_1000      0              5201  36781  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_21_LC_11_5_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_16_LC_12_7_0/in1
Capture Clock    : led_blink_inst.r_Count_4_16_LC_12_7_0/clk
Setup Constraint : 40000p
Path slack       : 36781p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1159/I                                           Odrv4                          0              2921  36711  RISE       1
I__1159/O                                           Odrv4                        351              3272  36711  RISE       1
I__1162/I                                           LocalMux                       0              3272  36711  RISE       1
I__1162/O                                           LocalMux                     330              3602  36711  RISE       1
I__1165/I                                           InMux                          0              3602  36711  RISE       1
I__1165/O                                           InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE       9
I__1123/I                                           Odrv4                          0              4261  36711  RISE       1
I__1123/O                                           Odrv4                        351              4612  36711  RISE       1
I__1126/I                                           LocalMux                       0              4612  36711  RISE       1
I__1126/O                                           LocalMux                     330              4941  36711  RISE       1
I__1135/I                                           InMux                          0              4941  36781  RISE       1
I__1135/O                                           InMux                        259              5201  36781  RISE       1
led_blink_inst.r_Count_4_16_LC_12_7_0/in1           LogicCell40_SEQ_MODE_1000      0              5201  36781  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_16_LC_12_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_5_LC_7_7_6/in3
Capture Clock    : led_blink_inst.r_Count_1_5_LC_7_7_6/clk
Setup Constraint : 40000p
Path slack       : 36795p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
I__209/I                                                  InMux                          0              4149  36795  RISE       1
I__209/O                                                  InMux                        259              4408  36795  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/in3             LogicCell40_SEQ_MODE_0000      0              4408  36795  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/lcout           LogicCell40_SEQ_MODE_0000    316              4724  36795  RISE       1
I__210/I                                                  LocalMux                       0              4724  36795  RISE       1
I__210/O                                                  LocalMux                     330              5053  36795  RISE       1
I__211/I                                                  InMux                          0              5053  36795  RISE       1
I__211/O                                                  InMux                        259              5313  36795  RISE       1
led_blink_inst.r_Count_1_5_LC_7_7_6/in3                   LogicCell40_SEQ_MODE_1000      0              5313  36795  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_5_LC_7_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_5_LC_11_3_6/in3
Capture Clock    : led_blink_inst.r_Count_3_5_LC_11_3_6/clk
Setup Constraint : 40000p
Path slack       : 36795p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
I__850/I                                                   InMux                          0              4149  36795  RISE       1
I__850/O                                                   InMux                        259              4408  36795  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/in3             LogicCell40_SEQ_MODE_0000      0              4408  36795  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/lcout           LogicCell40_SEQ_MODE_0000    316              4724  36795  RISE       1
I__851/I                                                   LocalMux                       0              4724  36795  RISE       1
I__851/O                                                   LocalMux                     330              5053  36795  RISE       1
I__852/I                                                   InMux                          0              5053  36795  RISE       1
I__852/O                                                   InMux                        259              5313  36795  RISE       1
led_blink_inst.r_Count_3_5_LC_11_3_6/in3                   LogicCell40_SEQ_MODE_1000      0              5313  36795  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_5_LC_11_3_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_22_LC_9_8_7/lcout
Path End         : led_blink_inst.r_Count_2_0_LC_9_5_6/in1
Capture Clock    : led_blink_inst.r_Count_2_0_LC_9_5_6/clk
Setup Constraint : 40000p
Path slack       : 36851p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_22_LC_9_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       2
I__636/I                                            Odrv4                          0              2921  36150  RISE       1
I__636/O                                            Odrv4                        351              3272  36150  RISE       1
I__638/I                                            Span4Mux_h                     0              3272  36150  RISE       1
I__638/O                                            Span4Mux_h                   302              3574  36150  RISE       1
I__639/I                                            LocalMux                       0              3574  36150  RISE       1
I__639/O                                            LocalMux                     330              3903  36150  RISE       1
I__640/I                                            InMux                          0              3903  36150  RISE       1
I__640/O                                            InMux                        259              4163  36150  RISE       1
I__641/I                                            CascadeMux                     0              4163  36150  RISE       1
I__641/O                                            CascadeMux                     0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in2    LogicCell40_SEQ_MODE_0000      0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    379              4541  36150  RISE      13
I__668/I                                            LocalMux                       0              4541  36781  RISE       1
I__668/O                                            LocalMux                     330              4871  36781  RISE       1
I__672/I                                            InMux                          0              4871  36851  RISE       1
I__672/O                                            InMux                        259              5131  36851  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/in1             LogicCell40_SEQ_MODE_1000      0              5131  36851  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_22_LC_9_8_7/lcout
Path End         : led_blink_inst.r_Count_2_9_LC_9_5_4/in1
Capture Clock    : led_blink_inst.r_Count_2_9_LC_9_5_4/clk
Setup Constraint : 40000p
Path slack       : 36851p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_22_LC_9_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       2
I__636/I                                            Odrv4                          0              2921  36150  RISE       1
I__636/O                                            Odrv4                        351              3272  36150  RISE       1
I__638/I                                            Span4Mux_h                     0              3272  36150  RISE       1
I__638/O                                            Span4Mux_h                   302              3574  36150  RISE       1
I__639/I                                            LocalMux                       0              3574  36150  RISE       1
I__639/O                                            LocalMux                     330              3903  36150  RISE       1
I__640/I                                            InMux                          0              3903  36150  RISE       1
I__640/O                                            InMux                        259              4163  36150  RISE       1
I__641/I                                            CascadeMux                     0              4163  36150  RISE       1
I__641/O                                            CascadeMux                     0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in2    LogicCell40_SEQ_MODE_0000      0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    379              4541  36150  RISE      13
I__668/I                                            LocalMux                       0              4541  36781  RISE       1
I__668/O                                            LocalMux                     330              4871  36781  RISE       1
I__674/I                                            InMux                          0              4871  36851  RISE       1
I__674/O                                            InMux                        259              5131  36851  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/in1             LogicCell40_SEQ_MODE_1000      0              5131  36851  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_22_LC_9_8_7/lcout
Path End         : led_blink_inst.r_Count_2_16_LC_9_4_4/in1
Capture Clock    : led_blink_inst.r_Count_2_16_LC_9_4_4/clk
Setup Constraint : 40000p
Path slack       : 36851p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_22_LC_9_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       2
I__636/I                                            Odrv4                          0              2921  36150  RISE       1
I__636/O                                            Odrv4                        351              3272  36150  RISE       1
I__638/I                                            Span4Mux_h                     0              3272  36150  RISE       1
I__638/O                                            Span4Mux_h                   302              3574  36150  RISE       1
I__639/I                                            LocalMux                       0              3574  36150  RISE       1
I__639/O                                            LocalMux                     330              3903  36150  RISE       1
I__640/I                                            InMux                          0              3903  36150  RISE       1
I__640/O                                            InMux                        259              4163  36150  RISE       1
I__641/I                                            CascadeMux                     0              4163  36150  RISE       1
I__641/O                                            CascadeMux                     0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in2    LogicCell40_SEQ_MODE_0000      0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    379              4541  36150  RISE      13
I__669/I                                            LocalMux                       0              4541  36781  RISE       1
I__669/O                                            LocalMux                     330              4871  36781  RISE       1
I__677/I                                            InMux                          0              4871  36851  RISE       1
I__677/O                                            InMux                        259              5131  36851  RISE       1
led_blink_inst.r_Count_2_16_LC_9_4_4/in1            LogicCell40_SEQ_MODE_1000      0              5131  36851  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_16_LC_9_4_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_22_LC_9_8_7/lcout
Path End         : led_blink_inst.r_Count_2_10_LC_8_6_6/in1
Capture Clock    : led_blink_inst.r_Count_2_10_LC_8_6_6/clk
Setup Constraint : 40000p
Path slack       : 36851p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_22_LC_9_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       2
I__636/I                                            Odrv4                          0              2921  36150  RISE       1
I__636/O                                            Odrv4                        351              3272  36150  RISE       1
I__638/I                                            Span4Mux_h                     0              3272  36150  RISE       1
I__638/O                                            Span4Mux_h                   302              3574  36150  RISE       1
I__639/I                                            LocalMux                       0              3574  36150  RISE       1
I__639/O                                            LocalMux                     330              3903  36150  RISE       1
I__640/I                                            InMux                          0              3903  36150  RISE       1
I__640/O                                            InMux                        259              4163  36150  RISE       1
I__641/I                                            CascadeMux                     0              4163  36150  RISE       1
I__641/O                                            CascadeMux                     0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in2    LogicCell40_SEQ_MODE_0000      0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    379              4541  36150  RISE      13
I__670/I                                            LocalMux                       0              4541  36781  RISE       1
I__670/O                                            LocalMux                     330              4871  36781  RISE       1
I__678/I                                            InMux                          0              4871  36851  RISE       1
I__678/O                                            InMux                        259              5131  36851  RISE       1
led_blink_inst.r_Count_2_10_LC_8_6_6/in1            LogicCell40_SEQ_MODE_1000      0              5131  36851  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_10_LC_8_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_22_LC_9_8_7/lcout
Path End         : led_blink_inst.r_Count_2_17_LC_8_6_0/in1
Capture Clock    : led_blink_inst.r_Count_2_17_LC_8_6_0/clk
Setup Constraint : 40000p
Path slack       : 36851p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_22_LC_9_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       2
I__636/I                                            Odrv4                          0              2921  36150  RISE       1
I__636/O                                            Odrv4                        351              3272  36150  RISE       1
I__638/I                                            Span4Mux_h                     0              3272  36150  RISE       1
I__638/O                                            Span4Mux_h                   302              3574  36150  RISE       1
I__639/I                                            LocalMux                       0              3574  36150  RISE       1
I__639/O                                            LocalMux                     330              3903  36150  RISE       1
I__640/I                                            InMux                          0              3903  36150  RISE       1
I__640/O                                            InMux                        259              4163  36150  RISE       1
I__641/I                                            CascadeMux                     0              4163  36150  RISE       1
I__641/O                                            CascadeMux                     0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in2    LogicCell40_SEQ_MODE_0000      0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    379              4541  36150  RISE      13
I__670/I                                            LocalMux                       0              4541  36781  RISE       1
I__670/O                                            LocalMux                     330              4871  36781  RISE       1
I__680/I                                            InMux                          0              4871  36851  RISE       1
I__680/O                                            InMux                        259              5131  36851  RISE       1
led_blink_inst.r_Count_2_17_LC_8_6_0/in1            LogicCell40_SEQ_MODE_1000      0              5131  36851  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_17_LC_8_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_22_LC_9_8_7/lcout
Path End         : led_blink_inst.r_Count_2_19_LC_8_6_4/in1
Capture Clock    : led_blink_inst.r_Count_2_19_LC_8_6_4/clk
Setup Constraint : 40000p
Path slack       : 36851p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_22_LC_9_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       2
I__636/I                                            Odrv4                          0              2921  36150  RISE       1
I__636/O                                            Odrv4                        351              3272  36150  RISE       1
I__638/I                                            Span4Mux_h                     0              3272  36150  RISE       1
I__638/O                                            Span4Mux_h                   302              3574  36150  RISE       1
I__639/I                                            LocalMux                       0              3574  36150  RISE       1
I__639/O                                            LocalMux                     330              3903  36150  RISE       1
I__640/I                                            InMux                          0              3903  36150  RISE       1
I__640/O                                            InMux                        259              4163  36150  RISE       1
I__641/I                                            CascadeMux                     0              4163  36150  RISE       1
I__641/O                                            CascadeMux                     0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in2    LogicCell40_SEQ_MODE_0000      0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    379              4541  36150  RISE      13
I__670/I                                            LocalMux                       0              4541  36781  RISE       1
I__670/O                                            LocalMux                     330              4871  36781  RISE       1
I__682/I                                            InMux                          0              4871  36851  RISE       1
I__682/O                                            InMux                        259              5131  36851  RISE       1
led_blink_inst.r_Count_2_19_LC_8_6_4/in1            LogicCell40_SEQ_MODE_1000      0              5131  36851  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_19_LC_8_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_22_LC_9_8_7/lcout
Path End         : led_blink_inst.r_Count_2_20_LC_8_6_2/in1
Capture Clock    : led_blink_inst.r_Count_2_20_LC_8_6_2/clk
Setup Constraint : 40000p
Path slack       : 36851p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_22_LC_9_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       2
I__636/I                                            Odrv4                          0              2921  36150  RISE       1
I__636/O                                            Odrv4                        351              3272  36150  RISE       1
I__638/I                                            Span4Mux_h                     0              3272  36150  RISE       1
I__638/O                                            Span4Mux_h                   302              3574  36150  RISE       1
I__639/I                                            LocalMux                       0              3574  36150  RISE       1
I__639/O                                            LocalMux                     330              3903  36150  RISE       1
I__640/I                                            InMux                          0              3903  36150  RISE       1
I__640/O                                            InMux                        259              4163  36150  RISE       1
I__641/I                                            CascadeMux                     0              4163  36150  RISE       1
I__641/O                                            CascadeMux                     0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in2    LogicCell40_SEQ_MODE_0000      0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    379              4541  36150  RISE      13
I__670/I                                            LocalMux                       0              4541  36781  RISE       1
I__670/O                                            LocalMux                     330              4871  36781  RISE       1
I__683/I                                            InMux                          0              4871  36851  RISE       1
I__683/O                                            InMux                        259              5131  36851  RISE       1
led_blink_inst.r_Count_2_20_LC_8_6_2/in1            LogicCell40_SEQ_MODE_1000      0              5131  36851  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_20_LC_8_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_10_LC_11_7_1/in3
Capture Clock    : led_blink_inst.r_Count_4_10_LC_11_7_1/clk
Setup Constraint : 40000p
Path slack       : 36872p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34508  RISE       2
led_blink_inst.r_Count_4_8_LC_11_6_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  34508  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34508  RISE       1
IN_MUX_bfv_11_7_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryin         LogicCell40_SEQ_MODE_0000      0              4850  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryout        LogicCell40_SEQ_MODE_0000    126              4976  34508  RISE       2
I__795/I                                                   InMux                          0              4976  36872  RISE       1
I__795/O                                                   InMux                        259              5236  36872  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/in3                  LogicCell40_SEQ_MODE_1000      0              5236  36872  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_4_LC_9_5_5/in3
Capture Clock    : led_blink_inst.r_Count_2_4_LC_9_5_5/clk
Setup Constraint : 40000p
Path slack       : 36921p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
I__461/I                                                  InMux                          0              4022  36921  RISE       1
I__461/O                                                  InMux                        259              4282  36921  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/in3             LogicCell40_SEQ_MODE_0000      0              4282  36921  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/lcout           LogicCell40_SEQ_MODE_0000    316              4598  36921  RISE       1
I__462/I                                                  LocalMux                       0              4598  36921  RISE       1
I__462/O                                                  LocalMux                     330              4927  36921  RISE       1
I__463/I                                                  InMux                          0              4927  36921  RISE       1
I__463/O                                                  InMux                        259              5187  36921  RISE       1
led_blink_inst.r_Count_2_4_LC_9_5_5/in3                   LogicCell40_SEQ_MODE_1000      0              5187  36921  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_4_LC_9_5_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_9_LC_8_8_0/in3
Capture Clock    : led_blink_inst.r_Count_1_9_LC_8_8_0/clk
Setup Constraint : 40000p
Path slack       : 36998p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
led_blink_inst.r_Count_1_8_LC_8_7_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527  33856  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  33856  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  33856  RISE       2
I__282/I                                                  InMux                          0              4850  36998  RISE       1
I__282/O                                                  InMux                        259              5110  36998  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/in3                   LogicCell40_SEQ_MODE_1000      0              5110  36998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_9_LC_12_4_0/in3
Capture Clock    : led_blink_inst.r_Count_3_9_LC_12_4_0/clk
Setup Constraint : 40000p
Path slack       : 36998p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
led_blink_inst.r_Count_3_6_LC_12_3_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34382  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryin         LogicCell40_SEQ_MODE_0000      0              4527  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryout        LogicCell40_SEQ_MODE_0000    126              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                             ICE_CARRY_IN_MUX               0              4654  34382  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                            ICE_CARRY_IN_MUX             196              4850  34382  RISE       2
I__820/I                                                   InMux                          0              4850  36998  RISE       1
I__820/O                                                   InMux                        259              5110  36998  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/in3                   LogicCell40_SEQ_MODE_1000      0              5110  36998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_8_LC_11_6_7/lcout
Path End         : led_blink_inst.r_Count_4_20_LC_12_8_0/in0
Capture Clock    : led_blink_inst.r_Count_4_20_LC_12_8_0/clk
Setup Constraint : 40000p
Path slack       : 37012p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_8_LC_11_6_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35420  RISE       2
I__1020/I                                           LocalMux                       0              2921  37012  RISE       1
I__1020/O                                           LocalMux                     330              3251  37012  RISE       1
I__1022/I                                           InMux                          0              3251  37012  RISE       1
I__1022/O                                           InMux                        259              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37012  RISE       9
I__1112/I                                           Odrv4                          0              3959  37012  RISE       1
I__1112/O                                           Odrv4                        351              4310  37012  RISE       1
I__1120/I                                           LocalMux                       0              4310  37012  RISE       1
I__1120/O                                           LocalMux                     330              4640  37012  RISE       1
I__1122/I                                           InMux                          0              4640  37012  RISE       1
I__1122/O                                           InMux                        259              4899  37012  RISE       1
led_blink_inst.r_Count_4_20_LC_12_8_0/in0           LogicCell40_SEQ_MODE_1000      0              4899  37012  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_20_LC_12_8_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_16_LC_8_8_7/lcout
Path End         : led_blink_inst.o_LED_1_LC_7_7_4/in0
Capture Clock    : led_blink_inst.o_LED_1_LC_7_7_4/clk
Setup Constraint : 40000p
Path slack       : 37012p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_16_LC_8_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35974  RISE       2
I__351/I                                            Odrv4                          0              2921  36311  RISE       1
I__351/O                                            Odrv4                        351              3272  36311  RISE       1
I__353/I                                            LocalMux                       0              3272  36311  RISE       1
I__353/O                                            LocalMux                     330              3602  36311  RISE       1
I__355/I                                            InMux                          0              3602  36311  RISE       1
I__355/O                                            InMux                        259              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36311  RISE      14
I__430/I                                            LocalMux                       0              4310  37012  RISE       1
I__430/O                                            LocalMux                     330              4640  37012  RISE       1
I__434/I                                            InMux                          0              4640  37012  RISE       1
I__434/O                                            InMux                        259              4899  37012  RISE       1
led_blink_inst.o_LED_1_LC_7_7_4/in0                 LogicCell40_SEQ_MODE_1000      0              4899  37012  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_1_LC_7_7_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_16_LC_8_8_7/lcout
Path End         : led_blink_inst.r_Count_1_0_LC_7_7_0/in0
Capture Clock    : led_blink_inst.r_Count_1_0_LC_7_7_0/clk
Setup Constraint : 40000p
Path slack       : 37012p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_16_LC_8_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35974  RISE       2
I__351/I                                            Odrv4                          0              2921  36311  RISE       1
I__351/O                                            Odrv4                        351              3272  36311  RISE       1
I__353/I                                            LocalMux                       0              3272  36311  RISE       1
I__353/O                                            LocalMux                     330              3602  36311  RISE       1
I__355/I                                            InMux                          0              3602  36311  RISE       1
I__355/O                                            InMux                        259              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36311  RISE      14
I__430/I                                            LocalMux                       0              4310  37012  RISE       1
I__430/O                                            LocalMux                     330              4640  37012  RISE       1
I__435/I                                            InMux                          0              4640  37012  RISE       1
I__435/O                                            InMux                        259              4899  37012  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/in0             LogicCell40_SEQ_MODE_1000      0              4899  37012  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_16_LC_8_8_7/lcout
Path End         : led_blink_inst.r_Count_1_5_LC_7_7_6/in0
Capture Clock    : led_blink_inst.r_Count_1_5_LC_7_7_6/clk
Setup Constraint : 40000p
Path slack       : 37012p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_16_LC_8_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35974  RISE       2
I__351/I                                            Odrv4                          0              2921  36311  RISE       1
I__351/O                                            Odrv4                        351              3272  36311  RISE       1
I__353/I                                            LocalMux                       0              3272  36311  RISE       1
I__353/O                                            LocalMux                     330              3602  36311  RISE       1
I__355/I                                            InMux                          0              3602  36311  RISE       1
I__355/O                                            InMux                        259              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36311  RISE      14
I__430/I                                            LocalMux                       0              4310  37012  RISE       1
I__430/O                                            LocalMux                     330              4640  37012  RISE       1
I__437/I                                            InMux                          0              4640  37012  RISE       1
I__437/O                                            InMux                        259              4899  37012  RISE       1
led_blink_inst.r_Count_1_5_LC_7_7_6/in0             LogicCell40_SEQ_MODE_1000      0              4899  37012  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_5_LC_7_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_6_LC_12_3_5/lcout
Path End         : led_blink_inst.r_Count_3_5_LC_11_3_6/in0
Capture Clock    : led_blink_inst.r_Count_3_5_LC_11_3_6/clk
Setup Constraint : 40000p
Path slack       : 37061p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_6_LC_12_3_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35013  RISE       2
I__846/I                                              Odrv4                          0              2921  36711  RISE       1
I__846/O                                              Odrv4                        351              3272  36711  RISE       1
I__848/I                                              LocalMux                       0              3272  36711  RISE       1
I__848/O                                              LocalMux                     330              3602  36711  RISE       1
I__849/I                                              InMux                          0              3602  36711  RISE       1
I__849/O                                              InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE      10
I__775/I                                              LocalMux                       0              4261  37061  RISE       1
I__775/O                                              LocalMux                     330              4591  37061  RISE       1
I__781/I                                              InMux                          0              4591  37061  RISE       1
I__781/O                                              InMux                        259              4850  37061  RISE       1
led_blink_inst.r_Count_3_5_LC_11_3_6/in0              LogicCell40_SEQ_MODE_1000      0              4850  37061  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_5_LC_11_3_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_6_LC_12_3_5/lcout
Path End         : led_blink_inst.r_Count_3_7_LC_11_3_4/in0
Capture Clock    : led_blink_inst.r_Count_3_7_LC_11_3_4/clk
Setup Constraint : 40000p
Path slack       : 37061p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_6_LC_12_3_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35013  RISE       2
I__846/I                                              Odrv4                          0              2921  36711  RISE       1
I__846/O                                              Odrv4                        351              3272  36711  RISE       1
I__848/I                                              LocalMux                       0              3272  36711  RISE       1
I__848/O                                              LocalMux                     330              3602  36711  RISE       1
I__849/I                                              InMux                          0              3602  36711  RISE       1
I__849/O                                              InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE      10
I__775/I                                              LocalMux                       0              4261  37061  RISE       1
I__775/O                                              LocalMux                     330              4591  37061  RISE       1
I__782/I                                              InMux                          0              4591  37061  RISE       1
I__782/O                                              InMux                        259              4850  37061  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/in0              LogicCell40_SEQ_MODE_1000      0              4850  37061  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_6_LC_12_3_5/lcout
Path End         : led_blink_inst.r_Count_3_8_LC_11_3_2/in0
Capture Clock    : led_blink_inst.r_Count_3_8_LC_11_3_2/clk
Setup Constraint : 40000p
Path slack       : 37061p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_6_LC_12_3_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35013  RISE       2
I__846/I                                              Odrv4                          0              2921  36711  RISE       1
I__846/O                                              Odrv4                        351              3272  36711  RISE       1
I__848/I                                              LocalMux                       0              3272  36711  RISE       1
I__848/O                                              LocalMux                     330              3602  36711  RISE       1
I__849/I                                              InMux                          0              3602  36711  RISE       1
I__849/O                                              InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE      10
I__775/I                                              LocalMux                       0              4261  37061  RISE       1
I__775/O                                              LocalMux                     330              4591  37061  RISE       1
I__783/I                                              InMux                          0              4591  37061  RISE       1
I__783/O                                              InMux                        259              4850  37061  RISE       1
led_blink_inst.r_Count_3_8_LC_11_3_2/in0              LogicCell40_SEQ_MODE_1000      0              4850  37061  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_8_LC_11_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_17_LC_12_8_3/in0
Capture Clock    : led_blink_inst.r_Count_4_17_LC_12_8_3/clk
Setup Constraint : 40000p
Path slack       : 37061p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1159/I                                           Odrv4                          0              2921  36711  RISE       1
I__1159/O                                           Odrv4                        351              3272  36711  RISE       1
I__1162/I                                           LocalMux                       0              3272  36711  RISE       1
I__1162/O                                           LocalMux                     330              3602  36711  RISE       1
I__1165/I                                           InMux                          0              3602  36711  RISE       1
I__1165/O                                           InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE       9
I__1124/I                                           LocalMux                       0              4261  37061  RISE       1
I__1124/O                                           LocalMux                     330              4591  37061  RISE       1
I__1127/I                                           InMux                          0              4591  37061  RISE       1
I__1127/O                                           InMux                        259              4850  37061  RISE       1
led_blink_inst.r_Count_4_17_LC_12_8_3/in0           LogicCell40_SEQ_MODE_1000      0              4850  37061  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_17_LC_12_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_23_LC_8_9_7/lcout
Path End         : led_blink_inst.r_Count_1_15_LC_7_7_7/in0
Capture Clock    : led_blink_inst.r_Count_1_15_LC_7_7_7/clk
Setup Constraint : 40000p
Path slack       : 37082p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_23_LC_8_9_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37082  RISE       2
I__383/I                                            Odrv4                          0              2921  37082  RISE       1
I__383/O                                            Odrv4                        351              3272  37082  RISE       1
I__385/I                                            LocalMux                       0              3272  37082  RISE       1
I__385/O                                            LocalMux                     330              3602  37082  RISE       1
I__386/I                                            InMux                          0              3602  37082  RISE       1
I__386/O                                            InMux                        259              3861  37082  RISE       1
I__387/I                                            CascadeMux                     0              3861  37082  RISE       1
I__387/O                                            CascadeMux                     0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              4240  37082  RISE      13
I__413/I                                            LocalMux                       0              4240  37082  RISE       1
I__413/O                                            LocalMux                     330              4570  37082  RISE       1
I__419/I                                            InMux                          0              4570  37082  RISE       1
I__419/O                                            InMux                        259              4829  37082  RISE       1
led_blink_inst.r_Count_1_15_LC_7_7_7/in0            LogicCell40_SEQ_MODE_1000      0              4829  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_15_LC_7_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_23_LC_8_9_7/lcout
Path End         : led_blink_inst.r_Count_1_12_LC_7_8_6/in0
Capture Clock    : led_blink_inst.r_Count_1_12_LC_7_8_6/clk
Setup Constraint : 40000p
Path slack       : 37082p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_23_LC_8_9_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37082  RISE       2
I__383/I                                            Odrv4                          0              2921  37082  RISE       1
I__383/O                                            Odrv4                        351              3272  37082  RISE       1
I__385/I                                            LocalMux                       0              3272  37082  RISE       1
I__385/O                                            LocalMux                     330              3602  37082  RISE       1
I__386/I                                            InMux                          0              3602  37082  RISE       1
I__386/O                                            InMux                        259              3861  37082  RISE       1
I__387/I                                            CascadeMux                     0              3861  37082  RISE       1
I__387/O                                            CascadeMux                     0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              4240  37082  RISE      13
I__414/I                                            LocalMux                       0              4240  37082  RISE       1
I__414/O                                            LocalMux                     330              4570  37082  RISE       1
I__422/I                                            InMux                          0              4570  37082  RISE       1
I__422/O                                            InMux                        259              4829  37082  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/in0            LogicCell40_SEQ_MODE_1000      0              4829  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_23_LC_8_9_7/lcout
Path End         : led_blink_inst.r_Count_1_21_LC_7_9_5/in0
Capture Clock    : led_blink_inst.r_Count_1_21_LC_7_9_5/clk
Setup Constraint : 40000p
Path slack       : 37082p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_23_LC_8_9_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37082  RISE       2
I__383/I                                            Odrv4                          0              2921  37082  RISE       1
I__383/O                                            Odrv4                        351              3272  37082  RISE       1
I__385/I                                            LocalMux                       0              3272  37082  RISE       1
I__385/O                                            LocalMux                     330              3602  37082  RISE       1
I__386/I                                            InMux                          0              3602  37082  RISE       1
I__386/O                                            InMux                        259              3861  37082  RISE       1
I__387/I                                            CascadeMux                     0              3861  37082  RISE       1
I__387/O                                            CascadeMux                     0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              4240  37082  RISE      13
I__415/I                                            LocalMux                       0              4240  37082  RISE       1
I__415/O                                            LocalMux                     330              4570  37082  RISE       1
I__428/I                                            InMux                          0              4570  37082  RISE       1
I__428/O                                            InMux                        259              4829  37082  RISE       1
led_blink_inst.r_Count_1_21_LC_7_9_5/in0            LogicCell40_SEQ_MODE_1000      0              4829  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_21_LC_7_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_23_LC_8_9_7/lcout
Path End         : led_blink_inst.r_Count_1_20_LC_7_8_2/in0
Capture Clock    : led_blink_inst.r_Count_1_20_LC_7_8_2/clk
Setup Constraint : 40000p
Path slack       : 37082p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_23_LC_8_9_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37082  RISE       2
I__383/I                                            Odrv4                          0              2921  37082  RISE       1
I__383/O                                            Odrv4                        351              3272  37082  RISE       1
I__385/I                                            LocalMux                       0              3272  37082  RISE       1
I__385/O                                            LocalMux                     330              3602  37082  RISE       1
I__386/I                                            InMux                          0              3602  37082  RISE       1
I__386/O                                            InMux                        259              3861  37082  RISE       1
I__387/I                                            CascadeMux                     0              3861  37082  RISE       1
I__387/O                                            CascadeMux                     0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              4240  37082  RISE      13
I__414/I                                            LocalMux                       0              4240  37082  RISE       1
I__414/O                                            LocalMux                     330              4570  37082  RISE       1
I__424/I                                            InMux                          0              4570  37082  RISE       1
I__424/O                                            InMux                        259              4829  37082  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/in0            LogicCell40_SEQ_MODE_1000      0              4829  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_16_LC_8_8_7/lcout
Path End         : led_blink_inst.r_Count_1_15_LC_7_7_7/in1
Capture Clock    : led_blink_inst.r_Count_1_15_LC_7_7_7/clk
Setup Constraint : 40000p
Path slack       : 37083p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_16_LC_8_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35974  RISE       2
I__351/I                                            Odrv4                          0              2921  36311  RISE       1
I__351/O                                            Odrv4                        351              3272  36311  RISE       1
I__353/I                                            LocalMux                       0              3272  36311  RISE       1
I__353/O                                            LocalMux                     330              3602  36311  RISE       1
I__355/I                                            InMux                          0              3602  36311  RISE       1
I__355/O                                            InMux                        259              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  36311  RISE       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36311  RISE      14
I__430/I                                            LocalMux                       0              4310  37012  RISE       1
I__430/O                                            LocalMux                     330              4640  37012  RISE       1
I__436/I                                            InMux                          0              4640  37082  RISE       1
I__436/O                                            InMux                        259              4899  37082  RISE       1
led_blink_inst.r_Count_1_15_LC_7_7_7/in1            LogicCell40_SEQ_MODE_1000      0              4899  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_15_LC_7_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.r_Count_2_9_LC_9_5_4/in0
Capture Clock    : led_blink_inst.r_Count_2_9_LC_9_5_4/clk
Setup Constraint : 40000p
Path slack       : 37082p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36591  RISE       2
I__717/I                                             Odrv4                          0              2921  36591  RISE       1
I__717/O                                             Odrv4                        351              3272  36591  RISE       1
I__719/I                                             LocalMux                       0              3272  36591  RISE       1
I__719/O                                             LocalMux                     330              3602  36591  RISE       1
I__721/I                                             InMux                          0              3602  36591  RISE       1
I__721/O                                             InMux                        259              3861  36591  RISE       1
I__722/I                                             CascadeMux                     0              3861  36591  RISE       1
I__722/O                                             CascadeMux                     0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36591  RISE      14
I__687/I                                             LocalMux                       0              4240  37082  RISE       1
I__687/O                                             LocalMux                     330              4570  37082  RISE       1
I__694/I                                             InMux                          0              4570  37082  RISE       1
I__694/O                                             InMux                        259              4829  37082  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/in0              LogicCell40_SEQ_MODE_1000      0              4829  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.r_Count_2_16_LC_9_4_4/in0
Capture Clock    : led_blink_inst.r_Count_2_16_LC_9_4_4/clk
Setup Constraint : 40000p
Path slack       : 37082p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36591  RISE       2
I__717/I                                             Odrv4                          0              2921  36591  RISE       1
I__717/O                                             Odrv4                        351              3272  36591  RISE       1
I__719/I                                             LocalMux                       0              3272  36591  RISE       1
I__719/O                                             LocalMux                     330              3602  36591  RISE       1
I__721/I                                             InMux                          0              3602  36591  RISE       1
I__721/O                                             InMux                        259              3861  36591  RISE       1
I__722/I                                             CascadeMux                     0              3861  36591  RISE       1
I__722/O                                             CascadeMux                     0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36591  RISE      14
I__688/I                                             LocalMux                       0              4240  37082  RISE       1
I__688/O                                             LocalMux                     330              4570  37082  RISE       1
I__697/I                                             InMux                          0              4570  37082  RISE       1
I__697/O                                             InMux                        259              4829  37082  RISE       1
led_blink_inst.r_Count_2_16_LC_9_4_4/in0             LogicCell40_SEQ_MODE_1000      0              4829  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_16_LC_9_4_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.r_Count_2_10_LC_8_6_6/in0
Capture Clock    : led_blink_inst.r_Count_2_10_LC_8_6_6/clk
Setup Constraint : 40000p
Path slack       : 37082p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36591  RISE       2
I__717/I                                             Odrv4                          0              2921  36591  RISE       1
I__717/O                                             Odrv4                        351              3272  36591  RISE       1
I__719/I                                             LocalMux                       0              3272  36591  RISE       1
I__719/O                                             LocalMux                     330              3602  36591  RISE       1
I__721/I                                             InMux                          0              3602  36591  RISE       1
I__721/O                                             InMux                        259              3861  36591  RISE       1
I__722/I                                             CascadeMux                     0              3861  36591  RISE       1
I__722/O                                             CascadeMux                     0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36591  RISE      14
I__690/I                                             LocalMux                       0              4240  37082  RISE       1
I__690/O                                             LocalMux                     330              4570  37082  RISE       1
I__699/I                                             InMux                          0              4570  37082  RISE       1
I__699/O                                             InMux                        259              4829  37082  RISE       1
led_blink_inst.r_Count_2_10_LC_8_6_6/in0             LogicCell40_SEQ_MODE_1000      0              4829  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_10_LC_8_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.r_Count_2_17_LC_8_6_0/in0
Capture Clock    : led_blink_inst.r_Count_2_17_LC_8_6_0/clk
Setup Constraint : 40000p
Path slack       : 37082p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36591  RISE       2
I__717/I                                             Odrv4                          0              2921  36591  RISE       1
I__717/O                                             Odrv4                        351              3272  36591  RISE       1
I__719/I                                             LocalMux                       0              3272  36591  RISE       1
I__719/O                                             LocalMux                     330              3602  36591  RISE       1
I__721/I                                             InMux                          0              3602  36591  RISE       1
I__721/O                                             InMux                        259              3861  36591  RISE       1
I__722/I                                             CascadeMux                     0              3861  36591  RISE       1
I__722/O                                             CascadeMux                     0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36591  RISE      14
I__690/I                                             LocalMux                       0              4240  37082  RISE       1
I__690/O                                             LocalMux                     330              4570  37082  RISE       1
I__701/I                                             InMux                          0              4570  37082  RISE       1
I__701/O                                             InMux                        259              4829  37082  RISE       1
led_blink_inst.r_Count_2_17_LC_8_6_0/in0             LogicCell40_SEQ_MODE_1000      0              4829  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_17_LC_8_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.r_Count_2_19_LC_8_6_4/in0
Capture Clock    : led_blink_inst.r_Count_2_19_LC_8_6_4/clk
Setup Constraint : 40000p
Path slack       : 37082p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36591  RISE       2
I__717/I                                             Odrv4                          0              2921  36591  RISE       1
I__717/O                                             Odrv4                        351              3272  36591  RISE       1
I__719/I                                             LocalMux                       0              3272  36591  RISE       1
I__719/O                                             LocalMux                     330              3602  36591  RISE       1
I__721/I                                             InMux                          0              3602  36591  RISE       1
I__721/O                                             InMux                        259              3861  36591  RISE       1
I__722/I                                             CascadeMux                     0              3861  36591  RISE       1
I__722/O                                             CascadeMux                     0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36591  RISE      14
I__690/I                                             LocalMux                       0              4240  37082  RISE       1
I__690/O                                             LocalMux                     330              4570  37082  RISE       1
I__703/I                                             InMux                          0              4570  37082  RISE       1
I__703/O                                             InMux                        259              4829  37082  RISE       1
led_blink_inst.r_Count_2_19_LC_8_6_4/in0             LogicCell40_SEQ_MODE_1000      0              4829  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_19_LC_8_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.r_Count_2_20_LC_8_6_2/in0
Capture Clock    : led_blink_inst.r_Count_2_20_LC_8_6_2/clk
Setup Constraint : 40000p
Path slack       : 37082p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36591  RISE       2
I__717/I                                             Odrv4                          0              2921  36591  RISE       1
I__717/O                                             Odrv4                        351              3272  36591  RISE       1
I__719/I                                             LocalMux                       0              3272  36591  RISE       1
I__719/O                                             LocalMux                     330              3602  36591  RISE       1
I__721/I                                             InMux                          0              3602  36591  RISE       1
I__721/O                                             InMux                        259              3861  36591  RISE       1
I__722/I                                             CascadeMux                     0              3861  36591  RISE       1
I__722/O                                             CascadeMux                     0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36591  RISE      14
I__690/I                                             LocalMux                       0              4240  37082  RISE       1
I__690/O                                             LocalMux                     330              4570  37082  RISE       1
I__704/I                                             InMux                          0              4570  37082  RISE       1
I__704/O                                             InMux                        259              4829  37082  RISE       1
led_blink_inst.r_Count_2_20_LC_8_6_2/in0             LogicCell40_SEQ_MODE_1000      0              4829  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_20_LC_8_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_8_LC_11_6_7/lcout
Path End         : led_blink_inst.r_Count_4_17_LC_12_8_3/in1
Capture Clock    : led_blink_inst.r_Count_4_17_LC_12_8_3/clk
Setup Constraint : 40000p
Path slack       : 37083p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_8_LC_11_6_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35420  RISE       2
I__1020/I                                           LocalMux                       0              2921  37012  RISE       1
I__1020/O                                           LocalMux                     330              3251  37012  RISE       1
I__1022/I                                           InMux                          0              3251  37012  RISE       1
I__1022/O                                           InMux                        259              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37012  RISE       9
I__1112/I                                           Odrv4                          0              3959  37012  RISE       1
I__1112/O                                           Odrv4                        351              4310  37012  RISE       1
I__1120/I                                           LocalMux                       0              4310  37012  RISE       1
I__1120/O                                           LocalMux                     330              4640  37012  RISE       1
I__1121/I                                           InMux                          0              4640  37082  RISE       1
I__1121/O                                           InMux                        259              4899  37082  RISE       1
led_blink_inst.r_Count_4_17_LC_12_8_3/in1           LogicCell40_SEQ_MODE_1000      0              4899  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_17_LC_12_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_6_LC_12_3_5/lcout
Path End         : led_blink_inst.o_LED_3_LC_11_4_3/in1
Capture Clock    : led_blink_inst.o_LED_3_LC_11_4_3/clk
Setup Constraint : 40000p
Path slack       : 37132p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_6_LC_12_3_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35013  RISE       2
I__846/I                                              Odrv4                          0              2921  36711  RISE       1
I__846/O                                              Odrv4                        351              3272  36711  RISE       1
I__848/I                                              LocalMux                       0              3272  36711  RISE       1
I__848/O                                              LocalMux                     330              3602  36711  RISE       1
I__849/I                                              InMux                          0              3602  36711  RISE       1
I__849/O                                              InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE      10
I__772/I                                              LocalMux                       0              4261  37131  RISE       1
I__772/O                                              LocalMux                     330              4591  37131  RISE       1
I__776/I                                              InMux                          0              4591  37131  RISE       1
I__776/O                                              InMux                        259              4850  37131  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/in1                  LogicCell40_SEQ_MODE_1000      0              4850  37131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_6_LC_12_3_5/lcout
Path End         : led_blink_inst.r_Count_3_10_LC_11_4_4/in1
Capture Clock    : led_blink_inst.r_Count_3_10_LC_11_4_4/clk
Setup Constraint : 40000p
Path slack       : 37132p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_6_LC_12_3_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35013  RISE       2
I__846/I                                              Odrv4                          0              2921  36711  RISE       1
I__846/O                                              Odrv4                        351              3272  36711  RISE       1
I__848/I                                              LocalMux                       0              3272  36711  RISE       1
I__848/O                                              LocalMux                     330              3602  36711  RISE       1
I__849/I                                              InMux                          0              3602  36711  RISE       1
I__849/O                                              InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE      10
I__773/I                                              LocalMux                       0              4261  37131  RISE       1
I__773/O                                              LocalMux                     330              4591  37131  RISE       1
I__778/I                                              InMux                          0              4591  37131  RISE       1
I__778/O                                              InMux                        259              4850  37131  RISE       1
led_blink_inst.r_Count_3_10_LC_11_4_4/in1             LogicCell40_SEQ_MODE_1000      0              4850  37131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_10_LC_11_4_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_6_LC_12_3_5/lcout
Path End         : led_blink_inst.r_Count_3_13_LC_11_4_6/in1
Capture Clock    : led_blink_inst.r_Count_3_13_LC_11_4_6/clk
Setup Constraint : 40000p
Path slack       : 37132p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_6_LC_12_3_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35013  RISE       2
I__846/I                                              Odrv4                          0              2921  36711  RISE       1
I__846/O                                              Odrv4                        351              3272  36711  RISE       1
I__848/I                                              LocalMux                       0              3272  36711  RISE       1
I__848/O                                              LocalMux                     330              3602  36711  RISE       1
I__849/I                                              InMux                          0              3602  36711  RISE       1
I__849/O                                              InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE      10
I__773/I                                              LocalMux                       0              4261  37131  RISE       1
I__773/O                                              LocalMux                     330              4591  37131  RISE       1
I__779/I                                              InMux                          0              4591  37131  RISE       1
I__779/O                                              InMux                        259              4850  37131  RISE       1
led_blink_inst.r_Count_3_13_LC_11_4_6/in1             LogicCell40_SEQ_MODE_1000      0              4850  37131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_13_LC_11_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_0_LC_12_6_6/in1
Capture Clock    : led_blink_inst.r_Count_4_0_LC_12_6_6/clk
Setup Constraint : 40000p
Path slack       : 37132p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1159/I                                           Odrv4                          0              2921  36711  RISE       1
I__1159/O                                           Odrv4                        351              3272  36711  RISE       1
I__1162/I                                           LocalMux                       0              3272  36711  RISE       1
I__1162/O                                           LocalMux                     330              3602  36711  RISE       1
I__1165/I                                           InMux                          0              3602  36711  RISE       1
I__1165/O                                           InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE       9
I__1125/I                                           LocalMux                       0              4261  37131  RISE       1
I__1125/O                                           LocalMux                     330              4591  37131  RISE       1
I__1131/I                                           InMux                          0              4591  37131  RISE       1
I__1131/O                                           InMux                        259              4850  37131  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/in1            LogicCell40_SEQ_MODE_1000      0              4850  37131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_20_LC_12_8_0/in1
Capture Clock    : led_blink_inst.r_Count_4_20_LC_12_8_0/clk
Setup Constraint : 40000p
Path slack       : 37132p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1159/I                                           Odrv4                          0              2921  36711  RISE       1
I__1159/O                                           Odrv4                        351              3272  36711  RISE       1
I__1162/I                                           LocalMux                       0              3272  36711  RISE       1
I__1162/O                                           LocalMux                     330              3602  36711  RISE       1
I__1165/I                                           InMux                          0              3602  36711  RISE       1
I__1165/O                                           InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE       9
I__1124/I                                           LocalMux                       0              4261  37061  RISE       1
I__1124/O                                           LocalMux                     330              4591  37061  RISE       1
I__1128/I                                           InMux                          0              4591  37131  RISE       1
I__1128/O                                           InMux                        259              4850  37131  RISE       1
led_blink_inst.r_Count_4_20_LC_12_8_0/in1           LogicCell40_SEQ_MODE_1000      0              4850  37131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_20_LC_12_8_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_23_LC_8_9_7/lcout
Path End         : led_blink_inst.r_Count_1_23_LC_8_9_7/in1
Capture Clock    : led_blink_inst.r_Count_1_23_LC_8_9_7/clk
Setup Constraint : 40000p
Path slack       : 37153p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_23_LC_8_9_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37082  RISE       2
I__383/I                                            Odrv4                          0              2921  37082  RISE       1
I__383/O                                            Odrv4                        351              3272  37082  RISE       1
I__385/I                                            LocalMux                       0              3272  37082  RISE       1
I__385/O                                            LocalMux                     330              3602  37082  RISE       1
I__386/I                                            InMux                          0              3602  37082  RISE       1
I__386/O                                            InMux                        259              3861  37082  RISE       1
I__387/I                                            CascadeMux                     0              3861  37082  RISE       1
I__387/O                                            CascadeMux                     0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              4240  37082  RISE      13
I__416/I                                            LocalMux                       0              4240  37153  RISE       1
I__416/O                                            LocalMux                     330              4570  37153  RISE       1
I__429/I                                            InMux                          0              4570  37153  RISE       1
I__429/O                                            InMux                        259              4829  37153  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/in1            LogicCell40_SEQ_MODE_1000      0              4829  37153  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.r_Count_2_12_LC_8_5_2/in1
Capture Clock    : led_blink_inst.r_Count_2_12_LC_8_5_2/clk
Setup Constraint : 40000p
Path slack       : 37153p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36591  RISE       2
I__717/I                                             Odrv4                          0              2921  36591  RISE       1
I__717/O                                             Odrv4                        351              3272  36591  RISE       1
I__719/I                                             LocalMux                       0              3272  36591  RISE       1
I__719/O                                             LocalMux                     330              3602  36591  RISE       1
I__721/I                                             InMux                          0              3602  36591  RISE       1
I__721/O                                             InMux                        259              3861  36591  RISE       1
I__722/I                                             CascadeMux                     0              3861  36591  RISE       1
I__722/O                                             CascadeMux                     0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36591  RISE      14
I__689/I                                             LocalMux                       0              4240  37153  RISE       1
I__689/O                                             LocalMux                     330              4570  37153  RISE       1
I__698/I                                             InMux                          0              4570  37153  RISE       1
I__698/O                                             InMux                        259              4829  37153  RISE       1
led_blink_inst.r_Count_2_12_LC_8_5_2/in1             LogicCell40_SEQ_MODE_1000      0              4829  37153  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1076/I                                           ClkMux                         0              2073  RISE       1
I__1076/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_12_LC_8_5_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_23_LC_8_9_7/lcout
Path End         : led_blink_inst.r_Count_1_0_LC_7_7_0/in1
Capture Clock    : led_blink_inst.r_Count_1_0_LC_7_7_0/clk
Setup Constraint : 40000p
Path slack       : 37153p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_23_LC_8_9_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37082  RISE       2
I__383/I                                            Odrv4                          0              2921  37082  RISE       1
I__383/O                                            Odrv4                        351              3272  37082  RISE       1
I__385/I                                            LocalMux                       0              3272  37082  RISE       1
I__385/O                                            LocalMux                     330              3602  37082  RISE       1
I__386/I                                            InMux                          0              3602  37082  RISE       1
I__386/O                                            InMux                        259              3861  37082  RISE       1
I__387/I                                            CascadeMux                     0              3861  37082  RISE       1
I__387/O                                            CascadeMux                     0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              4240  37082  RISE      13
I__413/I                                            LocalMux                       0              4240  37082  RISE       1
I__413/O                                            LocalMux                     330              4570  37082  RISE       1
I__418/I                                            InMux                          0              4570  37153  RISE       1
I__418/O                                            InMux                        259              4829  37153  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/in1             LogicCell40_SEQ_MODE_1000      0              4829  37153  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_23_LC_8_9_7/lcout
Path End         : led_blink_inst.r_Count_1_5_LC_7_7_6/in1
Capture Clock    : led_blink_inst.r_Count_1_5_LC_7_7_6/clk
Setup Constraint : 40000p
Path slack       : 37153p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_23_LC_8_9_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37082  RISE       2
I__383/I                                            Odrv4                          0              2921  37082  RISE       1
I__383/O                                            Odrv4                        351              3272  37082  RISE       1
I__385/I                                            LocalMux                       0              3272  37082  RISE       1
I__385/O                                            LocalMux                     330              3602  37082  RISE       1
I__386/I                                            InMux                          0              3602  37082  RISE       1
I__386/O                                            InMux                        259              3861  37082  RISE       1
I__387/I                                            CascadeMux                     0              3861  37082  RISE       1
I__387/O                                            CascadeMux                     0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              4240  37082  RISE      13
I__413/I                                            LocalMux                       0              4240  37082  RISE       1
I__413/O                                            LocalMux                     330              4570  37082  RISE       1
I__420/I                                            InMux                          0              4570  37153  RISE       1
I__420/O                                            InMux                        259              4829  37153  RISE       1
led_blink_inst.r_Count_1_5_LC_7_7_6/in1             LogicCell40_SEQ_MODE_1000      0              4829  37153  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_5_LC_7_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_23_LC_8_9_7/lcout
Path End         : led_blink_inst.r_Count_1_10_LC_7_8_7/in1
Capture Clock    : led_blink_inst.r_Count_1_10_LC_7_8_7/clk
Setup Constraint : 40000p
Path slack       : 37153p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_23_LC_8_9_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37082  RISE       2
I__383/I                                            Odrv4                          0              2921  37082  RISE       1
I__383/O                                            Odrv4                        351              3272  37082  RISE       1
I__385/I                                            LocalMux                       0              3272  37082  RISE       1
I__385/O                                            LocalMux                     330              3602  37082  RISE       1
I__386/I                                            InMux                          0              3602  37082  RISE       1
I__386/O                                            InMux                        259              3861  37082  RISE       1
I__387/I                                            CascadeMux                     0              3861  37082  RISE       1
I__387/O                                            CascadeMux                     0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              4240  37082  RISE      13
I__414/I                                            LocalMux                       0              4240  37082  RISE       1
I__414/O                                            LocalMux                     330              4570  37082  RISE       1
I__421/I                                            InMux                          0              4570  37153  RISE       1
I__421/O                                            InMux                        259              4829  37153  RISE       1
led_blink_inst.r_Count_1_10_LC_7_8_7/in1            LogicCell40_SEQ_MODE_1000      0              4829  37153  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_10_LC_7_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_23_LC_8_9_7/lcout
Path End         : led_blink_inst.r_Count_1_13_LC_7_8_5/in1
Capture Clock    : led_blink_inst.r_Count_1_13_LC_7_8_5/clk
Setup Constraint : 40000p
Path slack       : 37153p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_23_LC_8_9_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37082  RISE       2
I__383/I                                            Odrv4                          0              2921  37082  RISE       1
I__383/O                                            Odrv4                        351              3272  37082  RISE       1
I__385/I                                            LocalMux                       0              3272  37082  RISE       1
I__385/O                                            LocalMux                     330              3602  37082  RISE       1
I__386/I                                            InMux                          0              3602  37082  RISE       1
I__386/O                                            InMux                        259              3861  37082  RISE       1
I__387/I                                            CascadeMux                     0              3861  37082  RISE       1
I__387/O                                            CascadeMux                     0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              4240  37082  RISE      13
I__414/I                                            LocalMux                       0              4240  37082  RISE       1
I__414/O                                            LocalMux                     330              4570  37082  RISE       1
I__423/I                                            InMux                          0              4570  37153  RISE       1
I__423/O                                            InMux                        259              4829  37153  RISE       1
led_blink_inst.r_Count_1_13_LC_7_8_5/in1            LogicCell40_SEQ_MODE_1000      0              4829  37153  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_13_LC_7_8_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_23_LC_8_9_7/lcout
Path End         : led_blink_inst.r_Count_1_17_LC_7_9_2/in1
Capture Clock    : led_blink_inst.r_Count_1_17_LC_7_9_2/clk
Setup Constraint : 40000p
Path slack       : 37153p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_23_LC_8_9_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37082  RISE       2
I__383/I                                            Odrv4                          0              2921  37082  RISE       1
I__383/O                                            Odrv4                        351              3272  37082  RISE       1
I__385/I                                            LocalMux                       0              3272  37082  RISE       1
I__385/O                                            LocalMux                     330              3602  37082  RISE       1
I__386/I                                            InMux                          0              3602  37082  RISE       1
I__386/O                                            InMux                        259              3861  37082  RISE       1
I__387/I                                            CascadeMux                     0              3861  37082  RISE       1
I__387/O                                            CascadeMux                     0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              4240  37082  RISE      13
I__415/I                                            LocalMux                       0              4240  37082  RISE       1
I__415/O                                            LocalMux                     330              4570  37082  RISE       1
I__425/I                                            InMux                          0              4570  37153  RISE       1
I__425/O                                            InMux                        259              4829  37153  RISE       1
led_blink_inst.r_Count_1_17_LC_7_9_2/in1            LogicCell40_SEQ_MODE_1000      0              4829  37153  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_17_LC_7_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_23_LC_8_9_7/lcout
Path End         : led_blink_inst.r_Count_1_18_LC_7_9_0/in1
Capture Clock    : led_blink_inst.r_Count_1_18_LC_7_9_0/clk
Setup Constraint : 40000p
Path slack       : 37153p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_23_LC_8_9_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37082  RISE       2
I__383/I                                            Odrv4                          0              2921  37082  RISE       1
I__383/O                                            Odrv4                        351              3272  37082  RISE       1
I__385/I                                            LocalMux                       0              3272  37082  RISE       1
I__385/O                                            LocalMux                     330              3602  37082  RISE       1
I__386/I                                            InMux                          0              3602  37082  RISE       1
I__386/O                                            InMux                        259              3861  37082  RISE       1
I__387/I                                            CascadeMux                     0              3861  37082  RISE       1
I__387/O                                            CascadeMux                     0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              4240  37082  RISE      13
I__415/I                                            LocalMux                       0              4240  37082  RISE       1
I__415/O                                            LocalMux                     330              4570  37082  RISE       1
I__426/I                                            InMux                          0              4570  37153  RISE       1
I__426/O                                            InMux                        259              4829  37153  RISE       1
led_blink_inst.r_Count_1_18_LC_7_9_0/in1            LogicCell40_SEQ_MODE_1000      0              4829  37153  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_18_LC_7_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_23_LC_8_9_7/lcout
Path End         : led_blink_inst.r_Count_1_19_LC_7_9_4/in1
Capture Clock    : led_blink_inst.r_Count_1_19_LC_7_9_4/clk
Setup Constraint : 40000p
Path slack       : 37153p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_23_LC_8_9_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37082  RISE       2
I__383/I                                            Odrv4                          0              2921  37082  RISE       1
I__383/O                                            Odrv4                        351              3272  37082  RISE       1
I__385/I                                            LocalMux                       0              3272  37082  RISE       1
I__385/O                                            LocalMux                     330              3602  37082  RISE       1
I__386/I                                            InMux                          0              3602  37082  RISE       1
I__386/O                                            InMux                        259              3861  37082  RISE       1
I__387/I                                            CascadeMux                     0              3861  37082  RISE       1
I__387/O                                            CascadeMux                     0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              4240  37082  RISE      13
I__415/I                                            LocalMux                       0              4240  37082  RISE       1
I__415/O                                            LocalMux                     330              4570  37082  RISE       1
I__427/I                                            InMux                          0              4570  37153  RISE       1
I__427/O                                            InMux                        259              4829  37153  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/in1            LogicCell40_SEQ_MODE_1000      0              4829  37153  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.r_Count_2_4_LC_9_5_5/in1
Capture Clock    : led_blink_inst.r_Count_2_4_LC_9_5_5/clk
Setup Constraint : 40000p
Path slack       : 37153p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36591  RISE       2
I__717/I                                             Odrv4                          0              2921  36591  RISE       1
I__717/O                                             Odrv4                        351              3272  36591  RISE       1
I__719/I                                             LocalMux                       0              3272  36591  RISE       1
I__719/O                                             LocalMux                     330              3602  36591  RISE       1
I__721/I                                             InMux                          0              3602  36591  RISE       1
I__721/O                                             InMux                        259              3861  36591  RISE       1
I__722/I                                             CascadeMux                     0              3861  36591  RISE       1
I__722/O                                             CascadeMux                     0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36591  RISE      14
I__687/I                                             LocalMux                       0              4240  37082  RISE       1
I__687/O                                             LocalMux                     330              4570  37082  RISE       1
I__693/I                                             InMux                          0              4570  37153  RISE       1
I__693/O                                             InMux                        259              4829  37153  RISE       1
led_blink_inst.r_Count_2_4_LC_9_5_5/in1              LogicCell40_SEQ_MODE_1000      0              4829  37153  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_4_LC_9_5_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.o_LED_2_LC_9_4_7/in1
Capture Clock    : led_blink_inst.o_LED_2_LC_9_4_7/clk
Setup Constraint : 40000p
Path slack       : 37153p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36591  RISE       2
I__717/I                                             Odrv4                          0              2921  36591  RISE       1
I__717/O                                             Odrv4                        351              3272  36591  RISE       1
I__719/I                                             LocalMux                       0              3272  36591  RISE       1
I__719/O                                             LocalMux                     330              3602  36591  RISE       1
I__721/I                                             InMux                          0              3602  36591  RISE       1
I__721/O                                             InMux                        259              3861  36591  RISE       1
I__722/I                                             CascadeMux                     0              3861  36591  RISE       1
I__722/O                                             CascadeMux                     0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36591  RISE      14
I__688/I                                             LocalMux                       0              4240  37082  RISE       1
I__688/O                                             LocalMux                     330              4570  37082  RISE       1
I__695/I                                             InMux                          0              4570  37153  RISE       1
I__695/O                                             InMux                        259              4829  37153  RISE       1
led_blink_inst.o_LED_2_LC_9_4_7/in1                  LogicCell40_SEQ_MODE_1000      0              4829  37153  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_2_LC_9_4_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.r_Count_2_11_LC_9_4_3/in1
Capture Clock    : led_blink_inst.r_Count_2_11_LC_9_4_3/clk
Setup Constraint : 40000p
Path slack       : 37153p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36591  RISE       2
I__717/I                                             Odrv4                          0              2921  36591  RISE       1
I__717/O                                             Odrv4                        351              3272  36591  RISE       1
I__719/I                                             LocalMux                       0              3272  36591  RISE       1
I__719/O                                             LocalMux                     330              3602  36591  RISE       1
I__721/I                                             InMux                          0              3602  36591  RISE       1
I__721/O                                             InMux                        259              3861  36591  RISE       1
I__722/I                                             CascadeMux                     0              3861  36591  RISE       1
I__722/O                                             CascadeMux                     0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36591  RISE      14
I__688/I                                             LocalMux                       0              4240  37082  RISE       1
I__688/O                                             LocalMux                     330              4570  37082  RISE       1
I__696/I                                             InMux                          0              4570  37153  RISE       1
I__696/O                                             InMux                        259              4829  37153  RISE       1
led_blink_inst.r_Count_2_11_LC_9_4_3/in1             LogicCell40_SEQ_MODE_1000      0              4829  37153  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_11_LC_9_4_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.r_Count_2_14_LC_8_6_7/in1
Capture Clock    : led_blink_inst.r_Count_2_14_LC_8_6_7/clk
Setup Constraint : 40000p
Path slack       : 37153p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36591  RISE       2
I__717/I                                             Odrv4                          0              2921  36591  RISE       1
I__717/O                                             Odrv4                        351              3272  36591  RISE       1
I__719/I                                             LocalMux                       0              3272  36591  RISE       1
I__719/O                                             LocalMux                     330              3602  36591  RISE       1
I__721/I                                             InMux                          0              3602  36591  RISE       1
I__721/O                                             InMux                        259              3861  36591  RISE       1
I__722/I                                             CascadeMux                     0              3861  36591  RISE       1
I__722/O                                             CascadeMux                     0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36591  RISE      14
I__690/I                                             LocalMux                       0              4240  37082  RISE       1
I__690/O                                             LocalMux                     330              4570  37082  RISE       1
I__700/I                                             InMux                          0              4570  37153  RISE       1
I__700/O                                             InMux                        259              4829  37153  RISE       1
led_blink_inst.r_Count_2_14_LC_8_6_7/in1             LogicCell40_SEQ_MODE_1000      0              4829  37153  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_14_LC_8_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.r_Count_2_18_LC_8_6_5/in1
Capture Clock    : led_blink_inst.r_Count_2_18_LC_8_6_5/clk
Setup Constraint : 40000p
Path slack       : 37153p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36591  RISE       2
I__717/I                                             Odrv4                          0              2921  36591  RISE       1
I__717/O                                             Odrv4                        351              3272  36591  RISE       1
I__719/I                                             LocalMux                       0              3272  36591  RISE       1
I__719/O                                             LocalMux                     330              3602  36591  RISE       1
I__721/I                                             InMux                          0              3602  36591  RISE       1
I__721/O                                             InMux                        259              3861  36591  RISE       1
I__722/I                                             CascadeMux                     0              3861  36591  RISE       1
I__722/O                                             CascadeMux                     0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36591  RISE      14
I__690/I                                             LocalMux                       0              4240  37082  RISE       1
I__690/O                                             LocalMux                     330              4570  37082  RISE       1
I__702/I                                             InMux                          0              4570  37153  RISE       1
I__702/O                                             InMux                        259              4829  37153  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/in1             LogicCell40_SEQ_MODE_1000      0              4829  37153  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_6_LC_12_3_5/lcout
Path End         : led_blink_inst.r_Count_3_0_LC_11_4_7/in2
Capture Clock    : led_blink_inst.r_Count_3_0_LC_11_4_7/clk
Setup Constraint : 40000p
Path slack       : 37160p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_6_LC_12_3_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921  35013  RISE       2
I__846/I                                              Odrv4                          0              2921  36711  RISE       1
I__846/O                                              Odrv4                        351              3272  36711  RISE       1
I__848/I                                              LocalMux                       0              3272  36711  RISE       1
I__848/O                                              LocalMux                     330              3602  36711  RISE       1
I__849/I                                              InMux                          0              3602  36711  RISE       1
I__849/O                                              InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE      10
I__773/I                                              LocalMux                       0              4261  37131  RISE       1
I__773/O                                              LocalMux                     330              4591  37131  RISE       1
I__777/I                                              InMux                          0              4591  37160  RISE       1
I__777/O                                              InMux                        259              4850  37160  RISE       1
I__784/I                                              CascadeMux                     0              4850  37160  RISE       1
I__784/O                                              CascadeMux                     0              4850  37160  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/in2              LogicCell40_SEQ_MODE_1000      0              4850  37160  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_7_LC_12_6_1/in2
Capture Clock    : led_blink_inst.r_Count_4_7_LC_12_6_1/clk
Setup Constraint : 40000p
Path slack       : 37160p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1159/I                                           Odrv4                          0              2921  36711  RISE       1
I__1159/O                                           Odrv4                        351              3272  36711  RISE       1
I__1162/I                                           LocalMux                       0              3272  36711  RISE       1
I__1162/O                                           LocalMux                     330              3602  36711  RISE       1
I__1165/I                                           InMux                          0              3602  36711  RISE       1
I__1165/O                                           InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE       9
I__1125/I                                           LocalMux                       0              4261  37131  RISE       1
I__1125/O                                           LocalMux                     330              4591  37131  RISE       1
I__1129/I                                           InMux                          0              4591  37160  RISE       1
I__1129/O                                           InMux                        259              4850  37160  RISE       1
I__1136/I                                           CascadeMux                     0              4850  37160  RISE       1
I__1136/O                                           CascadeMux                     0              4850  37160  RISE       1
led_blink_inst.r_Count_4_7_LC_12_6_1/in2            LogicCell40_SEQ_MODE_1000      0              4850  37160  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_7_LC_12_6_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_9_LC_12_6_3/in2
Capture Clock    : led_blink_inst.r_Count_4_9_LC_12_6_3/clk
Setup Constraint : 40000p
Path slack       : 37160p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1159/I                                           Odrv4                          0              2921  36711  RISE       1
I__1159/O                                           Odrv4                        351              3272  36711  RISE       1
I__1162/I                                           LocalMux                       0              3272  36711  RISE       1
I__1162/O                                           LocalMux                     330              3602  36711  RISE       1
I__1165/I                                           InMux                          0              3602  36711  RISE       1
I__1165/O                                           InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE       9
I__1125/I                                           LocalMux                       0              4261  37131  RISE       1
I__1125/O                                           LocalMux                     330              4591  37131  RISE       1
I__1130/I                                           InMux                          0              4591  37160  RISE       1
I__1130/O                                           InMux                        259              4850  37160  RISE       1
I__1137/I                                           CascadeMux                     0              4850  37160  RISE       1
I__1137/O                                           CascadeMux                     0              4850  37160  RISE       1
led_blink_inst.r_Count_4_9_LC_12_6_3/in2            LogicCell40_SEQ_MODE_1000      0              4850  37160  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_9_LC_12_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.r_Count_2_0_LC_9_5_6/in2
Capture Clock    : led_blink_inst.r_Count_2_0_LC_9_5_6/clk
Setup Constraint : 40000p
Path slack       : 37181p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36591  RISE       2
I__717/I                                             Odrv4                          0              2921  36591  RISE       1
I__717/O                                             Odrv4                        351              3272  36591  RISE       1
I__719/I                                             LocalMux                       0              3272  36591  RISE       1
I__719/O                                             LocalMux                     330              3602  36591  RISE       1
I__721/I                                             InMux                          0              3602  36591  RISE       1
I__721/O                                             InMux                        259              3861  36591  RISE       1
I__722/I                                             CascadeMux                     0              3861  36591  RISE       1
I__722/O                                             CascadeMux                     0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in2    LogicCell40_SEQ_MODE_0000      0              3861  36591  RISE       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36591  RISE      14
I__687/I                                             LocalMux                       0              4240  37082  RISE       1
I__687/O                                             LocalMux                     330              4570  37082  RISE       1
I__692/I                                             InMux                          0              4570  37181  RISE       1
I__692/O                                             InMux                        259              4829  37181  RISE       1
I__706/I                                             CascadeMux                     0              4829  37181  RISE       1
I__706/O                                             CascadeMux                     0              4829  37181  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/in2              LogicCell40_SEQ_MODE_1000      0              4829  37181  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_4_LC_12_6_0/in3
Capture Clock    : led_blink_inst.r_Count_4_4_LC_12_6_0/clk
Setup Constraint : 40000p
Path slack       : 37258p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1159/I                                           Odrv4                          0              2921  36711  RISE       1
I__1159/O                                           Odrv4                        351              3272  36711  RISE       1
I__1162/I                                           LocalMux                       0              3272  36711  RISE       1
I__1162/O                                           LocalMux                     330              3602  36711  RISE       1
I__1165/I                                           InMux                          0              3602  36711  RISE       1
I__1165/O                                           InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE       9
I__1125/I                                           LocalMux                       0              4261  37131  RISE       1
I__1125/O                                           LocalMux                     330              4591  37131  RISE       1
I__1132/I                                           InMux                          0              4591  37258  RISE       1
I__1132/O                                           InMux                        259              4850  37258  RISE       1
led_blink_inst.r_Count_4_4_LC_12_6_0/in3            LogicCell40_SEQ_MODE_1000      0              4850  37258  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_4_LC_12_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_6_LC_12_6_2/in3
Capture Clock    : led_blink_inst.r_Count_4_6_LC_12_6_2/clk
Setup Constraint : 40000p
Path slack       : 37258p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1159/I                                           Odrv4                          0              2921  36711  RISE       1
I__1159/O                                           Odrv4                        351              3272  36711  RISE       1
I__1162/I                                           LocalMux                       0              3272  36711  RISE       1
I__1162/O                                           LocalMux                     330              3602  36711  RISE       1
I__1165/I                                           InMux                          0              3602  36711  RISE       1
I__1165/O                                           InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36711  RISE       9
I__1125/I                                           LocalMux                       0              4261  37131  RISE       1
I__1125/O                                           LocalMux                     330              4591  37131  RISE       1
I__1133/I                                           InMux                          0              4591  37258  RISE       1
I__1133/O                                           InMux                        259              4850  37258  RISE       1
led_blink_inst.r_Count_4_6_LC_12_6_2/in3            LogicCell40_SEQ_MODE_1000      0              4850  37258  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_6_LC_12_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_23_LC_8_9_7/lcout
Path End         : led_blink_inst.o_LED_1_LC_7_7_4/in3
Capture Clock    : led_blink_inst.o_LED_1_LC_7_7_4/clk
Setup Constraint : 40000p
Path slack       : 37279p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_23_LC_8_9_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37082  RISE       2
I__383/I                                            Odrv4                          0              2921  37082  RISE       1
I__383/O                                            Odrv4                        351              3272  37082  RISE       1
I__385/I                                            LocalMux                       0              3272  37082  RISE       1
I__385/O                                            LocalMux                     330              3602  37082  RISE       1
I__386/I                                            InMux                          0              3602  37082  RISE       1
I__386/O                                            InMux                        259              3861  37082  RISE       1
I__387/I                                            CascadeMux                     0              3861  37082  RISE       1
I__387/O                                            CascadeMux                     0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              4240  37082  RISE      13
I__413/I                                            LocalMux                       0              4240  37082  RISE       1
I__413/O                                            LocalMux                     330              4570  37082  RISE       1
I__417/I                                            InMux                          0              4570  37279  RISE       1
I__417/O                                            InMux                        259              4829  37279  RISE       1
led_blink_inst.o_LED_1_LC_7_7_4/in3                 LogicCell40_SEQ_MODE_1000      0              4829  37279  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_1_LC_7_7_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_8_LC_8_7_7/in3
Capture Clock    : led_blink_inst.r_Count_1_8_LC_8_7_7/clk
Setup Constraint : 40000p
Path slack       : 37321p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
led_blink_inst.r_Count_1_7_LC_8_7_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  33856  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  33856  RISE       2
I__288/I                                                  InMux                          0              4527  37321  RISE       1
I__288/O                                                  InMux                        259              4787  37321  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/in3                   LogicCell40_SEQ_MODE_1000      0              4787  37321  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_8_LC_9_6_7/in3
Capture Clock    : led_blink_inst.r_Count_2_8_LC_9_6_7/clk
Setup Constraint : 40000p
Path slack       : 37321p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
led_blink_inst.r_Count_2_7_LC_9_6_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401  34060  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527  34060  RISE       2
I__541/I                                                  InMux                          0              4527  37321  RISE       1
I__541/O                                                  InMux                        259              4787  37321  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/in3                   LogicCell40_SEQ_MODE_1000      0              4787  37321  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_8_LC_11_6_7/in3
Capture Clock    : led_blink_inst.r_Count_4_8_LC_11_6_7/clk
Setup Constraint : 40000p
Path slack       : 37321p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
led_blink_inst.r_Count_4_5_LC_11_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34508  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryin         LogicCell40_SEQ_MODE_0000      0              4275  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/carryout        LogicCell40_SEQ_MODE_0000    126              4401  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryin         LogicCell40_SEQ_MODE_0000      0              4401  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout        LogicCell40_SEQ_MODE_0000    126              4527  34508  RISE       2
I__797/I                                                   InMux                          0              4527  37321  RISE       1
I__797/O                                                   InMux                        259              4787  37321  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/in3                   LogicCell40_SEQ_MODE_1000      0              4787  37321  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_20_LC_12_5_3/lcout
Path End         : led_blink_inst.r_Count_3_10_LC_11_4_4/in0
Capture Clock    : led_blink_inst.r_Count_3_10_LC_11_4_4/clk
Setup Constraint : 40000p
Path slack       : 37363p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_20_LC_12_5_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37202  RISE       2
I__960/I                                              LocalMux                       0              2921  37363  RISE       1
I__960/O                                              LocalMux                     330              3251  37363  RISE       1
I__962/I                                              InMux                          0              3251  37363  RISE       1
I__962/O                                              InMux                        259              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       9
I__760/I                                              LocalMux                       0              3959  37363  RISE       1
I__760/O                                              LocalMux                     330              4289  37363  RISE       1
I__765/I                                              InMux                          0              4289  37363  RISE       1
I__765/O                                              InMux                        259              4548  37363  RISE       1
led_blink_inst.r_Count_3_10_LC_11_4_4/in0             LogicCell40_SEQ_MODE_1000      0              4548  37363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_10_LC_11_4_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_20_LC_12_5_3/lcout
Path End         : led_blink_inst.r_Count_3_21_LC_11_5_0/in0
Capture Clock    : led_blink_inst.r_Count_3_21_LC_11_5_0/clk
Setup Constraint : 40000p
Path slack       : 37363p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_20_LC_12_5_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37202  RISE       2
I__960/I                                              LocalMux                       0              2921  37363  RISE       1
I__960/O                                              LocalMux                     330              3251  37363  RISE       1
I__962/I                                              InMux                          0              3251  37363  RISE       1
I__962/O                                              InMux                        259              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       9
I__761/I                                              LocalMux                       0              3959  37363  RISE       1
I__761/O                                              LocalMux                     330              4289  37363  RISE       1
I__768/I                                              InMux                          0              4289  37363  RISE       1
I__768/O                                              InMux                        259              4548  37363  RISE       1
led_blink_inst.r_Count_3_21_LC_11_5_0/in0             LogicCell40_SEQ_MODE_1000      0              4548  37363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_21_LC_11_5_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_8_LC_11_6_7/lcout
Path End         : led_blink_inst.r_Count_4_16_LC_12_7_0/in0
Capture Clock    : led_blink_inst.r_Count_4_16_LC_12_7_0/clk
Setup Constraint : 40000p
Path slack       : 37363p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_8_LC_11_6_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35420  RISE       2
I__1020/I                                           LocalMux                       0              2921  37012  RISE       1
I__1020/O                                           LocalMux                     330              3251  37012  RISE       1
I__1022/I                                           InMux                          0              3251  37012  RISE       1
I__1022/O                                           InMux                        259              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37012  RISE       9
I__1110/I                                           LocalMux                       0              3959  37363  RISE       1
I__1110/O                                           LocalMux                     330              4289  37363  RISE       1
I__1115/I                                           InMux                          0              4289  37363  RISE       1
I__1115/O                                           InMux                        259              4548  37363  RISE       1
led_blink_inst.r_Count_4_16_LC_12_7_0/in0           LogicCell40_SEQ_MODE_1000      0              4548  37363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_16_LC_12_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_8_LC_11_6_7/lcout
Path End         : led_blink_inst.r_Count_4_7_LC_12_6_1/in0
Capture Clock    : led_blink_inst.r_Count_4_7_LC_12_6_1/clk
Setup Constraint : 40000p
Path slack       : 37363p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_8_LC_11_6_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35420  RISE       2
I__1020/I                                           LocalMux                       0              2921  37012  RISE       1
I__1020/O                                           LocalMux                     330              3251  37012  RISE       1
I__1022/I                                           InMux                          0              3251  37012  RISE       1
I__1022/O                                           InMux                        259              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37012  RISE       9
I__1111/I                                           LocalMux                       0              3959  37363  RISE       1
I__1111/O                                           LocalMux                     330              4289  37363  RISE       1
I__1118/I                                           InMux                          0              4289  37363  RISE       1
I__1118/O                                           InMux                        259              4548  37363  RISE       1
led_blink_inst.r_Count_4_7_LC_12_6_1/in0            LogicCell40_SEQ_MODE_1000      0              4548  37363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_7_LC_12_6_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_8_LC_11_6_7/lcout
Path End         : led_blink_inst.r_Count_4_9_LC_12_6_3/in0
Capture Clock    : led_blink_inst.r_Count_4_9_LC_12_6_3/clk
Setup Constraint : 40000p
Path slack       : 37363p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_8_LC_11_6_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35420  RISE       2
I__1020/I                                           LocalMux                       0              2921  37012  RISE       1
I__1020/O                                           LocalMux                     330              3251  37012  RISE       1
I__1022/I                                           InMux                          0              3251  37012  RISE       1
I__1022/O                                           InMux                        259              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37012  RISE       9
I__1111/I                                           LocalMux                       0              3959  37363  RISE       1
I__1111/O                                           LocalMux                     330              4289  37363  RISE       1
I__1119/I                                           InMux                          0              4289  37363  RISE       1
I__1119/O                                           InMux                        259              4548  37363  RISE       1
led_blink_inst.r_Count_4_9_LC_12_6_3/in0            LogicCell40_SEQ_MODE_1000      0              4548  37363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_9_LC_12_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_20_LC_12_5_3/lcout
Path End         : led_blink_inst.r_Count_3_5_LC_11_3_6/in1
Capture Clock    : led_blink_inst.r_Count_3_5_LC_11_3_6/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_20_LC_12_5_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37202  RISE       2
I__960/I                                              LocalMux                       0              2921  37363  RISE       1
I__960/O                                              LocalMux                     330              3251  37363  RISE       1
I__962/I                                              InMux                          0              3251  37363  RISE       1
I__962/O                                              InMux                        259              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       9
I__762/I                                              LocalMux                       0              3959  37433  RISE       1
I__762/O                                              LocalMux                     330              4289  37433  RISE       1
I__769/I                                              InMux                          0              4289  37433  RISE       1
I__769/O                                              InMux                        259              4548  37433  RISE       1
led_blink_inst.r_Count_3_5_LC_11_3_6/in1              LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_5_LC_11_3_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_20_LC_12_5_3/lcout
Path End         : led_blink_inst.r_Count_3_0_LC_11_4_7/in1
Capture Clock    : led_blink_inst.r_Count_3_0_LC_11_4_7/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_20_LC_12_5_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37202  RISE       2
I__960/I                                              LocalMux                       0              2921  37363  RISE       1
I__960/O                                              LocalMux                     330              3251  37363  RISE       1
I__962/I                                              InMux                          0              3251  37363  RISE       1
I__962/O                                              InMux                        259              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       9
I__760/I                                              LocalMux                       0              3959  37363  RISE       1
I__760/O                                              LocalMux                     330              4289  37363  RISE       1
I__764/I                                              InMux                          0              4289  37433  RISE       1
I__764/O                                              InMux                        259              4548  37433  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/in1              LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_20_LC_12_5_3/lcout
Path End         : led_blink_inst.r_Count_3_17_LC_11_5_1/in1
Capture Clock    : led_blink_inst.r_Count_3_17_LC_11_5_1/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_20_LC_12_5_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37202  RISE       2
I__960/I                                              LocalMux                       0              2921  37363  RISE       1
I__960/O                                              LocalMux                     330              3251  37363  RISE       1
I__962/I                                              InMux                          0              3251  37363  RISE       1
I__962/O                                              InMux                        259              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       9
I__761/I                                              LocalMux                       0              3959  37363  RISE       1
I__761/O                                              LocalMux                     330              4289  37363  RISE       1
I__766/I                                              InMux                          0              4289  37433  RISE       1
I__766/O                                              InMux                        259              4548  37433  RISE       1
led_blink_inst.r_Count_3_17_LC_11_5_1/in1             LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_17_LC_11_5_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_20_LC_12_5_3/lcout
Path End         : led_blink_inst.r_Count_3_18_LC_11_5_7/in1
Capture Clock    : led_blink_inst.r_Count_3_18_LC_11_5_7/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_20_LC_12_5_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37202  RISE       2
I__960/I                                              LocalMux                       0              2921  37363  RISE       1
I__960/O                                              LocalMux                     330              3251  37363  RISE       1
I__962/I                                              InMux                          0              3251  37363  RISE       1
I__962/O                                              InMux                        259              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       9
I__761/I                                              LocalMux                       0              3959  37363  RISE       1
I__761/O                                              LocalMux                     330              4289  37363  RISE       1
I__767/I                                              InMux                          0              4289  37433  RISE       1
I__767/O                                              InMux                        259              4548  37433  RISE       1
led_blink_inst.r_Count_3_18_LC_11_5_7/in1             LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_18_LC_11_5_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_20_LC_12_5_3/lcout
Path End         : led_blink_inst.r_Count_3_7_LC_11_3_4/in1
Capture Clock    : led_blink_inst.r_Count_3_7_LC_11_3_4/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_20_LC_12_5_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37202  RISE       2
I__960/I                                              LocalMux                       0              2921  37363  RISE       1
I__960/O                                              LocalMux                     330              3251  37363  RISE       1
I__962/I                                              InMux                          0              3251  37363  RISE       1
I__962/O                                              InMux                        259              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       9
I__762/I                                              LocalMux                       0              3959  37433  RISE       1
I__762/O                                              LocalMux                     330              4289  37433  RISE       1
I__770/I                                              InMux                          0              4289  37433  RISE       1
I__770/O                                              InMux                        259              4548  37433  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/in1              LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_20_LC_12_5_3/lcout
Path End         : led_blink_inst.r_Count_3_8_LC_11_3_2/in1
Capture Clock    : led_blink_inst.r_Count_3_8_LC_11_3_2/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_20_LC_12_5_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37202  RISE       2
I__960/I                                              LocalMux                       0              2921  37363  RISE       1
I__960/O                                              LocalMux                     330              3251  37363  RISE       1
I__962/I                                              InMux                          0              3251  37363  RISE       1
I__962/O                                              InMux                        259              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       9
I__762/I                                              LocalMux                       0              3959  37433  RISE       1
I__762/O                                              LocalMux                     330              4289  37433  RISE       1
I__771/I                                              InMux                          0              4289  37433  RISE       1
I__771/O                                              InMux                        259              4548  37433  RISE       1
led_blink_inst.r_Count_3_8_LC_11_3_2/in1              LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_8_LC_11_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_8_LC_11_6_7/lcout
Path End         : led_blink_inst.o_LED_4_LC_12_7_7/in1
Capture Clock    : led_blink_inst.o_LED_4_LC_12_7_7/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_8_LC_11_6_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35420  RISE       2
I__1020/I                                           LocalMux                       0              2921  37012  RISE       1
I__1020/O                                           LocalMux                     330              3251  37012  RISE       1
I__1022/I                                           InMux                          0              3251  37012  RISE       1
I__1022/O                                           InMux                        259              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37012  RISE       9
I__1110/I                                           LocalMux                       0              3959  37363  RISE       1
I__1110/O                                           LocalMux                     330              4289  37363  RISE       1
I__1113/I                                           InMux                          0              4289  37433  RISE       1
I__1113/O                                           InMux                        259              4548  37433  RISE       1
led_blink_inst.o_LED_4_LC_12_7_7/in1                LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_4_LC_12_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_8_LC_11_6_7/lcout
Path End         : led_blink_inst.r_Count_4_12_LC_12_7_1/in1
Capture Clock    : led_blink_inst.r_Count_4_12_LC_12_7_1/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_8_LC_11_6_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35420  RISE       2
I__1020/I                                           LocalMux                       0              2921  37012  RISE       1
I__1020/O                                           LocalMux                     330              3251  37012  RISE       1
I__1022/I                                           InMux                          0              3251  37012  RISE       1
I__1022/O                                           InMux                        259              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37012  RISE       9
I__1110/I                                           LocalMux                       0              3959  37363  RISE       1
I__1110/O                                           LocalMux                     330              4289  37363  RISE       1
I__1114/I                                           InMux                          0              4289  37433  RISE       1
I__1114/O                                           InMux                        259              4548  37433  RISE       1
led_blink_inst.r_Count_4_12_LC_12_7_1/in1           LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_12_LC_12_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_8_LC_11_6_7/lcout
Path End         : led_blink_inst.r_Count_4_4_LC_12_6_0/in1
Capture Clock    : led_blink_inst.r_Count_4_4_LC_12_6_0/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_8_LC_11_6_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35420  RISE       2
I__1020/I                                           LocalMux                       0              2921  37012  RISE       1
I__1020/O                                           LocalMux                     330              3251  37012  RISE       1
I__1022/I                                           InMux                          0              3251  37012  RISE       1
I__1022/O                                           InMux                        259              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37012  RISE       9
I__1111/I                                           LocalMux                       0              3959  37363  RISE       1
I__1111/O                                           LocalMux                     330              4289  37363  RISE       1
I__1116/I                                           InMux                          0              4289  37433  RISE       1
I__1116/O                                           InMux                        259              4548  37433  RISE       1
led_blink_inst.r_Count_4_4_LC_12_6_0/in1            LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_4_LC_12_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_8_LC_11_6_7/lcout
Path End         : led_blink_inst.r_Count_4_6_LC_12_6_2/in1
Capture Clock    : led_blink_inst.r_Count_4_6_LC_12_6_2/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_8_LC_11_6_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35420  RISE       2
I__1020/I                                           LocalMux                       0              2921  37012  RISE       1
I__1020/O                                           LocalMux                     330              3251  37012  RISE       1
I__1022/I                                           InMux                          0              3251  37012  RISE       1
I__1022/O                                           InMux                        259              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37012  RISE       9
I__1111/I                                           LocalMux                       0              3959  37363  RISE       1
I__1111/O                                           LocalMux                     330              4289  37363  RISE       1
I__1117/I                                           InMux                          0              4289  37433  RISE       1
I__1117/O                                           InMux                        259              4548  37433  RISE       1
led_blink_inst.r_Count_4_6_LC_12_6_2/in1            LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_6_LC_12_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_7_LC_8_7_6/in3
Capture Clock    : led_blink_inst.r_Count_1_7_LC_8_7_6/clk
Setup Constraint : 40000p
Path slack       : 37447p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
led_blink_inst.r_Count_1_6_LC_8_7_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  33856  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  33856  RISE       2
I__294/I                                                  InMux                          0              4401  37447  RISE       1
I__294/O                                                  InMux                        259              4661  37447  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/in3                   LogicCell40_SEQ_MODE_1000      0              4661  37447  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_7_LC_9_6_6/in3
Capture Clock    : led_blink_inst.r_Count_2_7_LC_9_6_6/clk
Setup Constraint : 40000p
Path slack       : 37447p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
led_blink_inst.r_Count_2_6_LC_9_6_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275  34060  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401  34060  RISE       2
I__546/I                                                  InMux                          0              4401  37447  RISE       1
I__546/O                                                  InMux                        259              4661  37447  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/in3                   LogicCell40_SEQ_MODE_1000      0              4661  37447  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_22_LC_9_8_7/lcout
Path End         : led_blink_inst.r_Count_2_12_LC_8_5_2/in2
Capture Clock    : led_blink_inst.r_Count_2_12_LC_8_5_2/clk
Setup Constraint : 40000p
Path slack       : 37539p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_22_LC_9_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36150  RISE       2
I__636/I                                            Odrv4                          0              2921  36150  RISE       1
I__636/O                                            Odrv4                        351              3272  36150  RISE       1
I__638/I                                            Span4Mux_h                     0              3272  36150  RISE       1
I__638/O                                            Span4Mux_h                   302              3574  36150  RISE       1
I__639/I                                            LocalMux                       0              3574  36150  RISE       1
I__639/O                                            LocalMux                     330              3903  36150  RISE       1
I__640/I                                            InMux                          0              3903  36150  RISE       1
I__640/O                                            InMux                        259              4163  36150  RISE       1
I__641/I                                            CascadeMux                     0              4163  36150  RISE       1
I__641/O                                            CascadeMux                     0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in2    LogicCell40_SEQ_MODE_0000      0              4163  36150  RISE       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/ltout  LogicCell40_SEQ_MODE_0000    309              4471  37538  RISE       1
I__208/I                                            CascadeMux                     0              4471  37538  RISE       1
I__208/O                                            CascadeMux                     0              4471  37538  RISE       1
led_blink_inst.r_Count_2_12_LC_8_5_2/in2            LogicCell40_SEQ_MODE_1000      0              4471  37538  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1076/I                                           ClkMux                         0              2073  RISE       1
I__1076/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_12_LC_8_5_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_20_LC_12_5_3/lcout
Path End         : led_blink_inst.o_LED_3_LC_11_4_3/in3
Capture Clock    : led_blink_inst.o_LED_3_LC_11_4_3/clk
Setup Constraint : 40000p
Path slack       : 37560p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_20_LC_12_5_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37202  RISE       2
I__960/I                                              LocalMux                       0              2921  37363  RISE       1
I__960/O                                              LocalMux                     330              3251  37363  RISE       1
I__962/I                                              InMux                          0              3251  37363  RISE       1
I__962/O                                              InMux                        259              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       9
I__760/I                                              LocalMux                       0              3959  37363  RISE       1
I__760/O                                              LocalMux                     330              4289  37363  RISE       1
I__763/I                                              InMux                          0              4289  37559  RISE       1
I__763/O                                              InMux                        259              4548  37559  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/in3                  LogicCell40_SEQ_MODE_1000      0              4548  37559  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_6_LC_8_7_5/in3
Capture Clock    : led_blink_inst.r_Count_1_6_LC_8_7_5/clk
Setup Constraint : 40000p
Path slack       : 37574p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
led_blink_inst.r_Count_1_4_LC_8_7_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  33856  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  33856  RISE       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  33856  RISE       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  33856  RISE       2
I__301/I                                                  InMux                          0              4275  37573  RISE       1
I__301/O                                                  InMux                        259              4534  37573  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/in3                   LogicCell40_SEQ_MODE_1000      0              4534  37573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_6_LC_9_6_5/in3
Capture Clock    : led_blink_inst.r_Count_2_6_LC_9_6_5/clk
Setup Constraint : 40000p
Path slack       : 37574p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
led_blink_inst.r_Count_2_5_LC_9_6_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149  34060  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275  34060  RISE       2
I__552/I                                                  InMux                          0              4275  37573  RISE       1
I__552/O                                                  InMux                        259              4534  37573  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/in3                   LogicCell40_SEQ_MODE_1000      0              4534  37573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_6_LC_12_3_5/in3
Capture Clock    : led_blink_inst.r_Count_3_6_LC_12_3_5/clk
Setup Constraint : 40000p
Path slack       : 37574p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
led_blink_inst.r_Count_3_4_LC_12_3_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022  34382  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149  34382  RISE       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin         LogicCell40_SEQ_MODE_0000      0              4149  34382  RISE       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout        LogicCell40_SEQ_MODE_0000    126              4275  34382  RISE       2
I__844/I                                                   InMux                          0              4275  37573  RISE       1
I__844/O                                                   InMux                        259              4534  37573  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/in3                   LogicCell40_SEQ_MODE_1000      0              4534  37573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_5_LC_9_6_4/in3
Capture Clock    : led_blink_inst.r_Count_2_5_LC_9_6_4/clk
Setup Constraint : 40000p
Path slack       : 37700p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
led_blink_inst.r_Count_2_3_LC_9_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34060  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34060  RISE       2
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34060  RISE       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34060  RISE       2
I__557/I                                                  InMux                          0              4149  37700  RISE       1
I__557/O                                                  InMux                        259              4408  37700  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/in3                   LogicCell40_SEQ_MODE_1000      0              4408  37700  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_5_LC_11_6_4/in3
Capture Clock    : led_blink_inst.r_Count_4_5_LC_11_6_4/clk
Setup Constraint : 40000p
Path slack       : 37700p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
led_blink_inst.r_Count_4_3_LC_11_6_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34508  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34508  RISE       2
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryin         LogicCell40_SEQ_MODE_0000      0              4022  34508  RISE       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout        LogicCell40_SEQ_MODE_0000    126              4149  34508  RISE       2
I__739/I                                                   InMux                          0              4149  37700  RISE       1
I__739/O                                                   InMux                        259              4408  37700  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/in3                   LogicCell40_SEQ_MODE_1000      0              4408  37700  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.o_LED_4_LC_12_7_7/in2
Capture Clock    : led_blink_inst.o_LED_4_LC_12_7_7/clk
Setup Constraint : 40000p
Path slack       : 37819p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           42059

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4240
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1159/I                                           Odrv4                          0              2921  36711  RISE       1
I__1159/O                                           Odrv4                        351              3272  36711  RISE       1
I__1162/I                                           LocalMux                       0              3272  36711  RISE       1
I__1162/O                                           LocalMux                     330              3602  36711  RISE       1
I__1165/I                                           InMux                          0              3602  36711  RISE       1
I__1165/O                                           InMux                        259              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3861  36711  RISE       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/ltout  LogicCell40_SEQ_MODE_0000    379              4240  37819  FALL       1
I__1144/I                                           CascadeMux                     0              4240  37819  FALL       1
I__1144/O                                           CascadeMux                     0              4240  37819  FALL       1
led_blink_inst.o_LED_4_LC_12_7_7/in2                LogicCell40_SEQ_MODE_1000      0              4240  37819  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_4_LC_12_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_4_LC_8_7_3/in3
Capture Clock    : led_blink_inst.r_Count_1_4_LC_8_7_3/clk
Setup Constraint : 40000p
Path slack       : 37826p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
led_blink_inst.r_Count_1_3_LC_8_7_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  33856  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  33856  RISE       2
I__216/I                                                  InMux                          0              4022  37826  RISE       1
I__216/O                                                  InMux                        259              4282  37826  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/in3                   LogicCell40_SEQ_MODE_1000      0              4282  37826  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_4_LC_12_3_3/in3
Capture Clock    : led_blink_inst.r_Count_3_4_LC_12_3_3/clk
Setup Constraint : 40000p
Path slack       : 37826p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
led_blink_inst.r_Count_3_3_LC_12_3_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896  34382  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022  34382  RISE       2
I__857/I                                                   InMux                          0              4022  37826  RISE       1
I__857/O                                                   InMux                        259              4282  37826  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/in3                   LogicCell40_SEQ_MODE_1000      0              4282  37826  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_23_LC_8_9_7/lcout
Path End         : led_blink_inst.r_Count_1_11_LC_7_8_4/in2
Capture Clock    : led_blink_inst.r_Count_1_11_LC_7_8_4/clk
Setup Constraint : 40000p
Path slack       : 37840p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_23_LC_8_9_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37082  RISE       2
I__383/I                                            Odrv4                          0              2921  37082  RISE       1
I__383/O                                            Odrv4                        351              3272  37082  RISE       1
I__385/I                                            LocalMux                       0              3272  37082  RISE       1
I__385/O                                            LocalMux                     330              3602  37082  RISE       1
I__386/I                                            InMux                          0              3602  37082  RISE       1
I__386/O                                            InMux                        259              3861  37082  RISE       1
I__387/I                                            CascadeMux                     0              3861  37082  RISE       1
I__387/O                                            CascadeMux                     0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3861  37082  RISE       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/ltout  LogicCell40_SEQ_MODE_0000    309              4170  37840  RISE       1
I__199/I                                            CascadeMux                     0              4170  37840  RISE       1
I__199/O                                            CascadeMux                     0              4170  37840  RISE       1
led_blink_inst.r_Count_1_11_LC_7_8_4/in2            LogicCell40_SEQ_MODE_1000      0              4170  37840  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_11_LC_7_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_3_LC_8_7_2/in3
Capture Clock    : led_blink_inst.r_Count_1_3_LC_8_7_2/clk
Setup Constraint : 40000p
Path slack       : 37952p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  33856  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  33856  RISE       2
I__222/I                                                  InMux                          0              3896  37952  RISE       1
I__222/O                                                  InMux                        259              4156  37952  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/in3                   LogicCell40_SEQ_MODE_1000      0              4156  37952  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_3_LC_9_6_2/in3
Capture Clock    : led_blink_inst.r_Count_2_3_LC_9_6_2/clk
Setup Constraint : 40000p
Path slack       : 37952p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
led_blink_inst.r_Count_2_2_LC_9_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34060  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34060  RISE       2
I__468/I                                                  InMux                          0              3896  37952  RISE       1
I__468/O                                                  InMux                        259              4156  37952  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/in3                   LogicCell40_SEQ_MODE_1000      0              4156  37952  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_3_LC_11_6_2/in3
Capture Clock    : led_blink_inst.r_Count_4_3_LC_11_6_2/clk
Setup Constraint : 40000p
Path slack       : 37952p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34508  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34508  RISE       2
I__741/I                                                   InMux                          0              3896  37952  RISE       1
I__741/O                                                   InMux                        259              4156  37952  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/in3                   LogicCell40_SEQ_MODE_1000      0              4156  37952  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_3_LC_12_3_2/in3
Capture Clock    : led_blink_inst.r_Count_3_3_LC_12_3_2/clk
Setup Constraint : 40000p
Path slack       : 37952p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770  34382  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896  34382  RISE       2
I__863/I                                                   InMux                          0              3896  37952  RISE       1
I__863/O                                                   InMux                        259              4156  37952  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/in3                   LogicCell40_SEQ_MODE_1000      0              4156  37952  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.o_LED_3_LC_11_4_3/lcout
Path End         : led_blink_inst.o_LED_3_LC_11_4_3/in0
Capture Clock    : led_blink_inst.o_LED_3_LC_11_4_3/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.o_LED_3_LC_11_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38050  RISE       2
I__724/I                                Odrv4                          0              2921  38050  RISE       1
I__724/O                                Odrv4                        351              3272  38050  RISE       1
I__726/I                                LocalMux                       0              3272  38050  RISE       1
I__726/O                                LocalMux                     330              3602  38050  RISE       1
I__728/I                                InMux                          0              3602  38050  RISE       1
I__728/O                                InMux                        259              3861  38050  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/in0    LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_1_LC_9_5_0/in0
Capture Clock    : led_blink_inst.r_Count_2_1_LC_9_5_0/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__489/I                                   Odrv4                          0              2921  36655  RISE       1
I__489/O                                   Odrv4                        351              3272  36655  RISE       1
I__491/I                                   LocalMux                       0              3272  36655  RISE       1
I__491/O                                   LocalMux                     330              3602  36655  RISE       1
I__493/I                                   InMux                          0              3602  38050  RISE       1
I__493/O                                   InMux                        259              3861  38050  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/in0    LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_2_LC_8_7_1/in3
Capture Clock    : led_blink_inst.r_Count_1_2_LC_8_7_1/clk
Setup Constraint : 40000p
Path slack       : 38079p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__242/I                                                  LocalMux                       0              2921  33856  RISE       1
I__242/O                                                  LocalMux                     330              3251  33856  RISE       1
I__245/I                                                  InMux                          0              3251  33856  RISE       1
I__245/O                                                  InMux                        259              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  33856  RISE       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  33856  RISE       2
I__227/I                                                  InMux                          0              3770  38078  RISE       1
I__227/O                                                  InMux                        259              4029  38078  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/in3                   LogicCell40_SEQ_MODE_1000      0              4029  38078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_2_LC_9_6_1/in3
Capture Clock    : led_blink_inst.r_Count_2_2_LC_9_6_1/clk
Setup Constraint : 40000p
Path slack       : 38079p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34060  RISE       3
I__488/I                                                  LocalMux                       0              2921  34060  RISE       1
I__488/O                                                  LocalMux                     330              3251  34060  RISE       1
I__490/I                                                  InMux                          0              3251  34060  RISE       1
I__490/O                                                  InMux                        259              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34060  RISE       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34060  RISE       2
I__473/I                                                  InMux                          0              3770  38078  RISE       1
I__473/O                                                  InMux                        259              4029  38078  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/in3                   LogicCell40_SEQ_MODE_1000      0              4029  38078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_2_LC_11_6_1/in3
Capture Clock    : led_blink_inst.r_Count_4_2_LC_11_6_1/clk
Setup Constraint : 40000p
Path slack       : 38079p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1158/I                                                  LocalMux                       0              2921  34508  RISE       1
I__1158/O                                                  LocalMux                     330              3251  34508  RISE       1
I__1161/I                                                  InMux                          0              3251  34508  RISE       1
I__1161/O                                                  InMux                        259              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34508  RISE       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34508  RISE       2
I__742/I                                                   InMux                          0              3770  38078  RISE       1
I__742/O                                                   InMux                        259              4029  38078  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/in3                   LogicCell40_SEQ_MODE_1000      0              4029  38078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_2_LC_12_3_1/in3
Capture Clock    : led_blink_inst.r_Count_3_2_LC_12_3_1/clk
Setup Constraint : 40000p
Path slack       : 38079p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__807/I                                                   LocalMux                       0              2921  34382  RISE       1
I__807/O                                                   LocalMux                     330              3251  34382  RISE       1
I__809/I                                                   InMux                          0              3251  34382  RISE       1
I__809/O                                                   InMux                        259              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  34382  RISE       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  34382  RISE       2
I__868/I                                                   InMux                          0              3770  38078  RISE       1
I__868/O                                                   InMux                        259              4029  38078  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/in3                   LogicCell40_SEQ_MODE_1000      0              4029  38078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_8_LC_11_6_7/lcout
Path End         : led_blink_inst.r_Count_4_0_LC_12_6_6/in2
Capture Clock    : led_blink_inst.r_Count_4_0_LC_12_6_6/clk
Setup Constraint : 40000p
Path slack       : 38135p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_8_LC_11_6_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35420  RISE       2
I__1020/I                                           LocalMux                       0              2921  37012  RISE       1
I__1020/O                                           LocalMux                     330              3251  37012  RISE       1
I__1022/I                                           InMux                          0              3251  37012  RISE       1
I__1022/O                                           InMux                        259              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37012  RISE       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/ltout  LogicCell40_SEQ_MODE_0000    365              3875  38134  RISE       1
I__1003/I                                           CascadeMux                     0              3875  38134  RISE       1
I__1003/O                                           CascadeMux                     0              3875  38134  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/in2            LogicCell40_SEQ_MODE_1000      0              3875  38134  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_20_LC_12_5_3/lcout
Path End         : led_blink_inst.r_Count_3_13_LC_11_4_6/in2
Capture Clock    : led_blink_inst.r_Count_3_13_LC_11_4_6/clk
Setup Constraint : 40000p
Path slack       : 38135p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_20_LC_12_5_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  37202  RISE       2
I__960/I                                              LocalMux                       0              2921  37363  RISE       1
I__960/O                                              LocalMux                     330              3251  37363  RISE       1
I__962/I                                              InMux                          0              3251  37363  RISE       1
I__962/O                                              InMux                        259              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/ltout  LogicCell40_SEQ_MODE_0000    365              3875  38134  RISE       1
I__723/I                                              CascadeMux                     0              3875  38134  RISE       1
I__723/O                                              CascadeMux                     0              3875  38134  RISE       1
led_blink_inst.r_Count_3_13_LC_11_4_6/in2             LogicCell40_SEQ_MODE_1000      0              3875  38134  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_13_LC_11_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.o_LED_4_LC_12_7_7/lcout
Path End         : led_blink_inst.o_LED_4_LC_12_7_7/in0
Capture Clock    : led_blink_inst.o_LED_4_LC_12_7_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_4_LC_12_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.o_LED_4_LC_12_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38401  RISE       2
I__1140/I                               LocalMux                       0              2921  38401  RISE       1
I__1140/O                               LocalMux                     330              3251  38401  RISE       1
I__1142/I                               InMux                          0              3251  38401  RISE       1
I__1142/O                               InMux                        259              3510  38401  RISE       1
led_blink_inst.o_LED_4_LC_12_7_7/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_4_LC_12_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_0_LC_11_4_7/lcout
Path End         : led_blink_inst.r_Count_3_0_LC_11_4_7/in0
Capture Clock    : led_blink_inst.r_Count_3_0_LC_11_4_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_0_LC_11_4_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34410  RISE       4
I__800/I                                    LocalMux                       0              2921  37146  RISE       1
I__800/O                                    LocalMux                     330              3251  37146  RISE       1
I__804/I                                    InMux                          0              3251  38401  RISE       1
I__804/O                                    InMux                        259              3510  38401  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_0_LC_9_5_6/in0
Capture Clock    : led_blink_inst.r_Count_2_0_LC_9_5_6/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34088  RISE       4
I__481/I                                   LocalMux                       0              2921  36921  RISE       1
I__481/O                                   LocalMux                     330              3251  36921  RISE       1
I__484/I                                   InMux                          0              3251  38401  RISE       1
I__484/O                                   InMux                        259              3510  38401  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_0_LC_11_4_7/lcout
Path End         : led_blink_inst.r_Count_3_1_LC_11_3_7/in0
Capture Clock    : led_blink_inst.r_Count_3_1_LC_11_3_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_0_LC_11_4_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34410  RISE       4
I__801/I                                    LocalMux                       0              2921  38401  RISE       1
I__801/O                                    LocalMux                     330              3251  38401  RISE       1
I__805/I                                    InMux                          0              3251  38401  RISE       1
I__805/O                                    InMux                        259              3510  38401  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_1_LC_12_6_7/in0
Capture Clock    : led_blink_inst.r_Count_4_1_LC_12_6_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1160/I                                   LocalMux                       0              2921  38401  RISE       1
I__1160/O                                   LocalMux                     330              3251  38401  RISE       1
I__1164/I                                   InMux                          0              3251  38401  RISE       1
I__1164/O                                   InMux                        259              3510  38401  RISE       1
led_blink_inst.r_Count_4_1_LC_12_6_7/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_1_LC_12_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_23_LC_12_5_6/lcout
Path End         : led_blink_inst.r_Count_3_23_LC_12_5_6/in1
Capture Clock    : led_blink_inst.r_Count_3_23_LC_12_5_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_23_LC_12_5_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_23_LC_12_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36732  RISE       2
I__938/I                                     LocalMux                       0              2921  38471  RISE       1
I__938/O                                     LocalMux                     330              3251  38471  RISE       1
I__940/I                                     InMux                          0              3251  38471  RISE       1
I__940/O                                     InMux                        259              3510  38471  RISE       1
led_blink_inst.r_Count_3_23_LC_12_5_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_23_LC_12_5_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_22_LC_12_5_5/lcout
Path End         : led_blink_inst.r_Count_3_22_LC_12_5_5/in1
Capture Clock    : led_blink_inst.r_Count_3_22_LC_12_5_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_22_LC_12_5_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_22_LC_12_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37433  RISE       2
I__946/I                                     LocalMux                       0              2921  38078  RISE       1
I__946/O                                     LocalMux                     330              3251  38078  RISE       1
I__948/I                                     InMux                          0              3251  38078  RISE       1
I__948/O                                     InMux                        259              3510  38078  RISE       1
led_blink_inst.r_Count_3_22_LC_12_5_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_22_LC_12_5_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_14_LC_12_4_5/lcout
Path End         : led_blink_inst.r_Count_3_14_LC_12_4_5/in1
Capture Clock    : led_blink_inst.r_Count_3_14_LC_12_4_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_14_LC_12_4_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36220  RISE       2
I__894/I                                     LocalMux                       0              2921  36220  RISE       1
I__894/O                                     LocalMux                     330              3251  36220  RISE       1
I__896/I                                     InMux                          0              3251  36220  RISE       1
I__896/O                                     InMux                        259              3510  36220  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_3_LC_12_3_2/lcout
Path End         : led_blink_inst.r_Count_3_3_LC_12_3_2/in1
Capture Clock    : led_blink_inst.r_Count_3_3_LC_12_3_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_3_LC_12_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       2
I__864/I                                    LocalMux                       0              2921  34635  RISE       1
I__864/O                                    LocalMux                     330              3251  34635  RISE       1
I__866/I                                    InMux                          0              3251  34635  RISE       1
I__866/O                                    InMux                        259              3510  34635  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_2_LC_12_3_1/lcout
Path End         : led_blink_inst.r_Count_3_2_LC_12_3_1/in1
Capture Clock    : led_blink_inst.r_Count_3_2_LC_12_3_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_2_LC_12_3_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       2
I__869/I                                    LocalMux                       0              2921  34508  RISE       1
I__869/O                                    LocalMux                     330              3251  34508  RISE       1
I__871/I                                    InMux                          0              3251  34508  RISE       1
I__871/O                                    InMux                        259              3510  34508  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_23_LC_11_8_6/lcout
Path End         : led_blink_inst.r_Count_4_23_LC_11_8_6/in1
Capture Clock    : led_blink_inst.r_Count_4_23_LC_11_8_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_23_LC_11_8_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_23_LC_11_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36802  RISE       2
I__990/I                                     LocalMux                       0              2921  38471  RISE       1
I__990/O                                     LocalMux                     330              3251  38471  RISE       1
I__992/I                                     InMux                          0              3251  38471  RISE       1
I__992/O                                     InMux                        259              3510  38471  RISE       1
led_blink_inst.r_Count_4_23_LC_11_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_23_LC_11_8_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_22_LC_11_8_5/lcout
Path End         : led_blink_inst.r_Count_4_22_LC_11_8_5/in1
Capture Clock    : led_blink_inst.r_Count_4_22_LC_11_8_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_22_LC_11_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37082  RISE       2
I__1154/I                                    LocalMux                       0              2921  38078  RISE       1
I__1154/O                                    LocalMux                     330              3251  38078  RISE       1
I__1156/I                                    InMux                          0              3251  38078  RISE       1
I__1156/O                                    InMux                        259              3510  38078  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_21_LC_11_8_4/lcout
Path End         : led_blink_inst.r_Count_4_21_LC_11_8_4/in1
Capture Clock    : led_blink_inst.r_Count_4_21_LC_11_8_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_21_LC_11_8_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_21_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36837  RISE       2
I__985/I                                     LocalMux                       0              2921  37952  RISE       1
I__985/O                                     LocalMux                     330              3251  37952  RISE       1
I__987/I                                     InMux                          0              3251  37952  RISE       1
I__987/O                                     InMux                        259              3510  37952  RISE       1
led_blink_inst.r_Count_4_21_LC_11_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_21_LC_11_8_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_14_LC_11_7_5/lcout
Path End         : led_blink_inst.r_Count_4_14_LC_11_7_5/in1
Capture Clock    : led_blink_inst.r_Count_4_14_LC_11_7_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_14_LC_11_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36346  RISE       2
I__993/I                                     LocalMux                       0              2921  36346  RISE       1
I__993/O                                     LocalMux                     330              3251  36346  RISE       1
I__995/I                                     InMux                          0              3251  36346  RISE       1
I__995/O                                     InMux                        259              3510  36346  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_10_LC_11_7_1/lcout
Path End         : led_blink_inst.r_Count_4_10_LC_11_7_1/in1
Capture Clock    : led_blink_inst.r_Count_4_10_LC_11_7_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_10_LC_11_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35841  RISE       2
I__1015/I                                    LocalMux                       0              2921  35841  RISE       1
I__1015/O                                    LocalMux                     330              3251  35841  RISE       1
I__1017/I                                    InMux                          0              3251  35841  RISE       1
I__1017/O                                    InMux                        259              3510  35841  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_3_LC_11_6_2/lcout
Path End         : led_blink_inst.r_Count_4_3_LC_11_6_2/in1
Capture Clock    : led_blink_inst.r_Count_4_3_LC_11_6_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_3_LC_11_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34761  RISE       2
I__980/I                                    LocalMux                       0              2921  34761  RISE       1
I__980/O                                    LocalMux                     330              3251  34761  RISE       1
I__982/I                                    InMux                          0              3251  34761  RISE       1
I__982/O                                    InMux                        259              3510  34761  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_2_LC_11_6_1/lcout
Path End         : led_blink_inst.r_Count_4_2_LC_11_6_1/in1
Capture Clock    : led_blink_inst.r_Count_4_2_LC_11_6_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_2_LC_11_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       2
I__1185/I                                   LocalMux                       0              2921  34635  RISE       1
I__1185/O                                   LocalMux                     330              3251  34635  RISE       1
I__1187/I                                   InMux                          0              3251  34635  RISE       1
I__1187/O                                   InMux                        259              3510  34635  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_23_LC_9_8_6/lcout
Path End         : led_blink_inst.r_Count_2_23_LC_9_8_6/in1
Capture Clock    : led_blink_inst.r_Count_2_23_LC_9_8_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_23_LC_9_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_23_LC_9_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36514  RISE       2
I__709/I                                    LocalMux                       0              2921  38471  RISE       1
I__709/O                                    LocalMux                     330              3251  38471  RISE       1
I__711/I                                    InMux                          0              3251  38471  RISE       1
I__711/O                                    InMux                        259              3510  38471  RISE       1
led_blink_inst.r_Count_2_23_LC_9_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_23_LC_9_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_13_LC_9_7_4/lcout
Path End         : led_blink_inst.r_Count_2_13_LC_9_7_4/in1
Capture Clock    : led_blink_inst.r_Count_2_13_LC_9_7_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1074/I                                           ClkMux                         0              2073  RISE       1
I__1074/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_13_LC_9_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35771  RISE       2
I__629/I                                    LocalMux                       0              2921  35771  RISE       1
I__629/O                                    LocalMux                     330              3251  35771  RISE       1
I__631/I                                    InMux                          0              3251  35771  RISE       1
I__631/O                                    InMux                        259              3510  35771  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1074/I                                           ClkMux                         0              2073  RISE       1
I__1074/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_8_LC_9_6_7/lcout
Path End         : led_blink_inst.r_Count_2_8_LC_9_6_7/in1
Capture Clock    : led_blink_inst.r_Count_2_8_LC_9_6_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_8_LC_9_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34943  RISE       2
I__542/I                                   LocalMux                       0              2921  34943  RISE       1
I__542/O                                   LocalMux                     330              3251  34943  RISE       1
I__544/I                                   InMux                          0              3251  34943  RISE       1
I__544/O                                   InMux                        259              3510  34943  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_6_LC_9_6_5/lcout
Path End         : led_blink_inst.r_Count_2_6_LC_9_6_5/in1
Capture Clock    : led_blink_inst.r_Count_2_6_LC_9_6_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_6_LC_9_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34691  RISE       2
I__553/I                                   LocalMux                       0              2921  34691  RISE       1
I__553/O                                   LocalMux                     330              3251  34691  RISE       1
I__555/I                                   InMux                          0              3251  34691  RISE       1
I__555/O                                   InMux                        259              3510  34691  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_5_LC_9_6_4/lcout
Path End         : led_blink_inst.r_Count_2_5_LC_9_6_4/in1
Capture Clock    : led_blink_inst.r_Count_2_5_LC_9_6_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_5_LC_9_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34565  RISE       2
I__558/I                                   LocalMux                       0              2921  34565  RISE       1
I__558/O                                   LocalMux                     330              3251  34565  RISE       1
I__560/I                                   InMux                          0              3251  34565  RISE       1
I__560/O                                   InMux                        259              3510  34565  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_3_LC_9_6_2/lcout
Path End         : led_blink_inst.r_Count_2_3_LC_9_6_2/in1
Capture Clock    : led_blink_inst.r_Count_2_3_LC_9_6_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_3_LC_9_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34312  RISE       2
I__469/I                                   LocalMux                       0              2921  34312  RISE       1
I__469/O                                   LocalMux                     330              3251  34312  RISE       1
I__471/I                                   InMux                          0              3251  34312  RISE       1
I__471/O                                   InMux                        259              3510  34312  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_6_LC_8_7_5/lcout
Path End         : led_blink_inst.r_Count_1_6_LC_8_7_5/in1
Capture Clock    : led_blink_inst.r_Count_1_6_LC_8_7_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_6_LC_8_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34487  RISE       2
I__302/I                                   LocalMux                       0              2921  34487  RISE       1
I__302/O                                   LocalMux                     330              3251  34487  RISE       1
I__304/I                                   InMux                          0              3251  34487  RISE       1
I__304/O                                   InMux                        259              3510  34487  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_3_LC_8_7_2/lcout
Path End         : led_blink_inst.r_Count_1_3_LC_8_7_2/in1
Capture Clock    : led_blink_inst.r_Count_1_3_LC_8_7_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_3_LC_8_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34109  RISE       2
I__223/I                                   LocalMux                       0              2921  34109  RISE       1
I__223/O                                   LocalMux                     330              3251  34109  RISE       1
I__225/I                                   InMux                          0              3251  34109  RISE       1
I__225/O                                   InMux                        259              3510  34109  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_2_LC_8_7_1/lcout
Path End         : led_blink_inst.r_Count_1_2_LC_8_7_1/in1
Capture Clock    : led_blink_inst.r_Count_1_2_LC_8_7_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_2_LC_8_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33982  RISE       2
I__228/I                                   LocalMux                       0              2921  33982  RISE       1
I__228/O                                   LocalMux                     330              3251  33982  RISE       1
I__230/I                                   InMux                          0              3251  33982  RISE       1
I__230/O                                   InMux                        259              3510  33982  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.o_LED_1_LC_7_7_4/lcout
Path End         : led_blink_inst.o_LED_1_LC_7_7_4/in1
Capture Clock    : led_blink_inst.o_LED_1_LC_7_7_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_1_LC_7_7_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.o_LED_1_LC_7_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38471  RISE       2
I__192/I                               LocalMux                       0              2921  38471  RISE       1
I__192/O                               LocalMux                     330              3251  38471  RISE       1
I__194/I                               InMux                          0              3251  38471  RISE       1
I__194/O                               InMux                        259              3510  38471  RISE       1
led_blink_inst.o_LED_1_LC_7_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_1_LC_7_7_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_1_LC_8_6_1/in1
Capture Clock    : led_blink_inst.r_Count_1_1_LC_8_6_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33884  RISE       4
I__236/I                                   LocalMux                       0              2921  38471  RISE       1
I__236/O                                   LocalMux                     330              3251  38471  RISE       1
I__240/I                                   InMux                          0              3251  38471  RISE       1
I__240/O                                   InMux                        259              3510  38471  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.r_Count_1_7_LC_8_7_6/in1
Capture Clock    : led_blink_inst.r_Count_1_7_LC_8_7_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34614  RISE       2
I__295/I                                   LocalMux                       0              2921  34614  RISE       1
I__295/O                                   LocalMux                     330              3251  34614  RISE       1
I__297/I                                   InMux                          0              3251  34614  RISE       1
I__297/O                                   InMux                        259              3510  34614  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_6_LC_12_3_5/lcout
Path End         : led_blink_inst.r_Count_3_6_LC_12_3_5/in1
Capture Clock    : led_blink_inst.r_Count_3_6_LC_12_3_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_6_LC_12_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35013  RISE       2
I__845/I                                    LocalMux                       0              2921  35013  RISE       1
I__845/O                                    LocalMux                     330              3251  35013  RISE       1
I__847/I                                    InMux                          0              3251  35013  RISE       1
I__847/O                                    InMux                        259              3510  35013  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_11_LC_11_7_2/lcout
Path End         : led_blink_inst.r_Count_4_11_LC_11_7_2/in1
Capture Clock    : led_blink_inst.r_Count_4_11_LC_11_7_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_11_LC_11_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       2
I__1189/I                                    LocalMux                       0              2921  35967  RISE       1
I__1189/O                                    LocalMux                     330              3251  35967  RISE       1
I__1191/I                                    InMux                          0              3251  35967  RISE       1
I__1191/O                                    InMux                        259              3510  35967  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_19_LC_12_5_2/lcout
Path End         : led_blink_inst.r_Count_3_19_LC_12_5_2/in2
Capture Clock    : led_blink_inst.r_Count_3_19_LC_12_5_2/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_19_LC_12_5_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_19_LC_12_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37075  RISE       2
I__965/I                                     LocalMux                       0              2921  37075  RISE       1
I__965/O                                     LocalMux                     330              3251  37075  RISE       1
I__967/I                                     InMux                          0              3251  37075  RISE       1
I__967/O                                     InMux                        259              3510  37075  RISE       1
I__969/I                                     CascadeMux                     0              3510  37075  RISE       1
I__969/O                                     CascadeMux                     0              3510  37075  RISE       1
led_blink_inst.r_Count_3_19_LC_12_5_2/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_19_LC_12_5_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_16_LC_12_4_7/lcout
Path End         : led_blink_inst.r_Count_3_16_LC_12_4_7/in2
Capture Clock    : led_blink_inst.r_Count_3_16_LC_12_4_7/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_16_LC_12_4_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_16_LC_12_4_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36500  RISE       2
I__882/I                                     LocalMux                       0              2921  36500  RISE       1
I__882/O                                     LocalMux                     330              3251  36500  RISE       1
I__884/I                                     InMux                          0              3251  36500  RISE       1
I__884/O                                     InMux                        259              3510  36500  RISE       1
I__886/I                                     CascadeMux                     0              3510  36500  RISE       1
I__886/O                                     CascadeMux                     0              3510  36500  RISE       1
led_blink_inst.r_Count_3_16_LC_12_4_7/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_16_LC_12_4_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_15_LC_12_4_6/lcout
Path End         : led_blink_inst.r_Count_3_15_LC_12_4_6/in2
Capture Clock    : led_blink_inst.r_Count_3_15_LC_12_4_6/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_15_LC_12_4_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36374  RISE       2
I__888/I                                     LocalMux                       0              2921  36374  RISE       1
I__888/O                                     LocalMux                     330              3251  36374  RISE       1
I__890/I                                     InMux                          0              3251  36374  RISE       1
I__890/O                                     InMux                        259              3510  36374  RISE       1
I__892/I                                     CascadeMux                     0              3510  36374  RISE       1
I__892/O                                     CascadeMux                     0              3510  36374  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_12_LC_12_4_3/lcout
Path End         : led_blink_inst.r_Count_3_12_LC_12_4_3/in2
Capture Clock    : led_blink_inst.r_Count_3_12_LC_12_4_3/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_12_LC_12_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35995  RISE       2
I__907/I                                     LocalMux                       0              2921  35995  RISE       1
I__907/O                                     LocalMux                     330              3251  35995  RISE       1
I__909/I                                     InMux                          0              3251  35995  RISE       1
I__909/O                                     InMux                        259              3510  35995  RISE       1
I__911/I                                     CascadeMux                     0              3510  35995  RISE       1
I__911/O                                     CascadeMux                     0              3510  35995  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_11_LC_12_4_2/lcout
Path End         : led_blink_inst.r_Count_3_11_LC_12_4_2/in2
Capture Clock    : led_blink_inst.r_Count_3_11_LC_12_4_2/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_11_LC_12_4_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35869  RISE       2
I__913/I                                     LocalMux                       0              2921  35869  RISE       1
I__913/O                                     LocalMux                     330              3251  35869  RISE       1
I__915/I                                     InMux                          0              3251  35869  RISE       1
I__915/O                                     InMux                        259              3510  35869  RISE       1
I__917/I                                     CascadeMux                     0              3510  35869  RISE       1
I__917/O                                     CascadeMux                     0              3510  35869  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_9_LC_12_4_0/lcout
Path End         : led_blink_inst.r_Count_3_9_LC_12_4_0/in2
Capture Clock    : led_blink_inst.r_Count_3_9_LC_12_4_0/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_9_LC_12_4_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35617  RISE       2
I__821/I                                    LocalMux                       0              2921  35617  RISE       1
I__821/O                                    LocalMux                     330              3251  35617  RISE       1
I__823/I                                    InMux                          0              3251  35617  RISE       1
I__823/O                                    InMux                        259              3510  35617  RISE       1
I__825/I                                    CascadeMux                     0              3510  35617  RISE       1
I__825/O                                    CascadeMux                     0              3510  35617  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_4_LC_12_3_3/lcout
Path End         : led_blink_inst.r_Count_3_4_LC_12_3_3/in2
Capture Clock    : led_blink_inst.r_Count_3_4_LC_12_3_3/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_4_LC_12_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34789  RISE       2
I__858/I                                    LocalMux                       0              2921  34789  RISE       1
I__858/O                                    LocalMux                     330              3251  34789  RISE       1
I__860/I                                    InMux                          0              3251  34789  RISE       1
I__860/O                                    InMux                        259              3510  34789  RISE       1
I__862/I                                    CascadeMux                     0              3510  34789  RISE       1
I__862/O                                    CascadeMux                     0              3510  34789  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_19_LC_11_8_2/lcout
Path End         : led_blink_inst.r_Count_4_19_LC_11_8_2/in2
Capture Clock    : led_blink_inst.r_Count_4_19_LC_11_8_2/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_19_LC_11_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_19_LC_11_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37012  RISE       2
I__1166/I                                    LocalMux                       0              2921  37202  RISE       1
I__1166/O                                    LocalMux                     330              3251  37202  RISE       1
I__1168/I                                    InMux                          0              3251  37202  RISE       1
I__1168/O                                    InMux                        259              3510  37202  RISE       1
I__1170/I                                    CascadeMux                     0              3510  37202  RISE       1
I__1170/O                                    CascadeMux                     0              3510  37202  RISE       1
led_blink_inst.r_Count_4_19_LC_11_8_2/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_19_LC_11_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_18_LC_11_8_1/lcout
Path End         : led_blink_inst.r_Count_4_18_LC_11_8_1/in2
Capture Clock    : led_blink_inst.r_Count_4_18_LC_11_8_1/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_18_LC_11_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_18_LC_11_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       2
I__1179/I                                    LocalMux                       0              2921  37075  RISE       1
I__1179/O                                    LocalMux                     330              3251  37075  RISE       1
I__1181/I                                    InMux                          0              3251  37075  RISE       1
I__1181/O                                    InMux                        259              3510  37075  RISE       1
I__1183/I                                    CascadeMux                     0              3510  37075  RISE       1
I__1183/O                                    CascadeMux                     0              3510  37075  RISE       1
led_blink_inst.r_Count_4_18_LC_11_8_1/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_18_LC_11_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_15_LC_11_7_6/lcout
Path End         : led_blink_inst.r_Count_4_15_LC_11_7_6/in2
Capture Clock    : led_blink_inst.r_Count_4_15_LC_11_7_6/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_15_LC_11_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_15_LC_11_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35855  RISE       2
I__1174/I                                    LocalMux                       0              2921  36500  RISE       1
I__1174/O                                    LocalMux                     330              3251  36500  RISE       1
I__1176/I                                    InMux                          0              3251  36500  RISE       1
I__1176/O                                    InMux                        259              3510  36500  RISE       1
I__1178/I                                    CascadeMux                     0              3510  36500  RISE       1
I__1178/O                                    CascadeMux                     0              3510  36500  RISE       1
led_blink_inst.r_Count_4_15_LC_11_7_6/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_15_LC_11_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_13_LC_11_7_4/lcout
Path End         : led_blink_inst.r_Count_4_13_LC_11_7_4/in2
Capture Clock    : led_blink_inst.r_Count_4_13_LC_11_7_4/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_13_LC_11_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36248  RISE       2
I__1009/I                                    LocalMux                       0              2921  36248  RISE       1
I__1009/O                                    LocalMux                     330              3251  36248  RISE       1
I__1011/I                                    InMux                          0              3251  36248  RISE       1
I__1011/O                                    InMux                        259              3510  36248  RISE       1
I__1013/I                                    CascadeMux                     0              3510  36248  RISE       1
I__1013/O                                    CascadeMux                     0              3510  36248  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_5_LC_11_6_4/lcout
Path End         : led_blink_inst.r_Count_4_5_LC_11_6_4/in2
Capture Clock    : led_blink_inst.r_Count_4_5_LC_11_6_4/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_5_LC_11_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35041  RISE       2
I__1004/I                                   LocalMux                       0              2921  35041  RISE       1
I__1004/O                                   LocalMux                     330              3251  35041  RISE       1
I__1006/I                                   InMux                          0              3251  35041  RISE       1
I__1006/O                                   InMux                        259              3510  35041  RISE       1
I__1008/I                                   CascadeMux                     0              3510  35041  RISE       1
I__1008/O                                   CascadeMux                     0              3510  35041  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_15_LC_9_7_6/lcout
Path End         : led_blink_inst.r_Count_2_15_LC_9_7_6/in2
Capture Clock    : led_blink_inst.r_Count_2_15_LC_9_7_6/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1074/I                                           ClkMux                         0              2073  RISE       1
I__1074/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_15_LC_9_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36002  RISE       2
I__615/I                                    LocalMux                       0              2921  36051  RISE       1
I__615/O                                    LocalMux                     330              3251  36051  RISE       1
I__617/I                                    InMux                          0              3251  36051  RISE       1
I__617/O                                    InMux                        259              3510  36051  RISE       1
I__619/I                                    CascadeMux                     0              3510  36051  RISE       1
I__619/O                                    CascadeMux                     0              3510  36051  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1074/I                                           ClkMux                         0              2073  RISE       1
I__1074/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_7_LC_9_6_6/lcout
Path End         : led_blink_inst.r_Count_2_7_LC_9_6_6/in2
Capture Clock    : led_blink_inst.r_Count_2_7_LC_9_6_6/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_7_LC_9_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34845  RISE       2
I__547/I                                   LocalMux                       0              2921  34845  RISE       1
I__547/O                                   LocalMux                     330              3251  34845  RISE       1
I__549/I                                   InMux                          0              3251  34845  RISE       1
I__549/O                                   InMux                        259              3510  34845  RISE       1
I__551/I                                   CascadeMux                     0              3510  34845  RISE       1
I__551/O                                   CascadeMux                     0              3510  34845  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.r_Count_2_2_LC_9_6_1/in2
Capture Clock    : led_blink_inst.r_Count_2_2_LC_9_6_1/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34214  RISE       2
I__474/I                                   LocalMux                       0              2921  34214  RISE       1
I__474/O                                   LocalMux                     330              3251  34214  RISE       1
I__476/I                                   InMux                          0              3251  34214  RISE       1
I__476/O                                   InMux                        259              3510  34214  RISE       1
I__478/I                                   CascadeMux                     0              3510  34214  RISE       1
I__478/O                                   CascadeMux                     0              3510  34214  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.o_LED_2_LC_9_4_7/lcout
Path End         : led_blink_inst.o_LED_2_LC_9_4_7/in2
Capture Clock    : led_blink_inst.o_LED_2_LC_9_4_7/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_2_LC_9_4_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.o_LED_2_LC_9_4_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38499  RISE       2
I__375/I                               LocalMux                       0              2921  38499  RISE       1
I__375/O                               LocalMux                     330              3251  38499  RISE       1
I__377/I                               InMux                          0              3251  38499  RISE       1
I__377/O                               InMux                        259              3510  38499  RISE       1
I__379/I                               CascadeMux                     0              3510  38499  RISE       1
I__379/O                               CascadeMux                     0              3510  38499  RISE       1
led_blink_inst.o_LED_2_LC_9_4_7/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_2_LC_9_4_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_22_LC_8_9_5/lcout
Path End         : led_blink_inst.r_Count_1_22_LC_8_9_5/in2
Capture Clock    : led_blink_inst.r_Count_1_22_LC_8_9_5/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_22_LC_8_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_22_LC_8_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36381  RISE       2
I__454/I                                    LocalMux                       0              2921  37742  RISE       1
I__454/O                                    LocalMux                     330              3251  37742  RISE       1
I__456/I                                    InMux                          0              3251  37742  RISE       1
I__456/O                                    InMux                        259              3510  37742  RISE       1
I__458/I                                    CascadeMux                     0              3510  37742  RISE       1
I__458/O                                    CascadeMux                     0              3510  37742  RISE       1
led_blink_inst.r_Count_1_22_LC_8_9_5/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_22_LC_8_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_14_LC_8_8_5/lcout
Path End         : led_blink_inst.r_Count_1_14_LC_8_8_5/in2
Capture Clock    : led_blink_inst.r_Count_1_14_LC_8_8_5/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_14_LC_8_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35722  RISE       2
I__366/I                                    LocalMux                       0              2921  35722  RISE       1
I__366/O                                    LocalMux                     330              3251  35722  RISE       1
I__368/I                                    InMux                          0              3251  35722  RISE       1
I__368/O                                    InMux                        259              3510  35722  RISE       1
I__370/I                                    CascadeMux                     0              3510  35722  RISE       1
I__370/O                                    CascadeMux                     0              3510  35722  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_9_LC_8_8_0/lcout
Path End         : led_blink_inst.r_Count_1_9_LC_8_8_0/in2
Capture Clock    : led_blink_inst.r_Count_1_9_LC_8_8_0/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_9_LC_8_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35091  RISE       2
I__283/I                                   LocalMux                       0              2921  35091  RISE       1
I__283/O                                   LocalMux                     330              3251  35091  RISE       1
I__285/I                                   InMux                          0              3251  35091  RISE       1
I__285/O                                   InMux                        259              3510  35091  RISE       1
I__287/I                                   CascadeMux                     0              3510  35091  RISE       1
I__287/O                                   CascadeMux                     0              3510  35091  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_8_LC_8_7_7/lcout
Path End         : led_blink_inst.r_Count_1_8_LC_8_7_7/in2
Capture Clock    : led_blink_inst.r_Count_1_8_LC_8_7_7/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_8_LC_8_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34768  RISE       2
I__289/I                                   LocalMux                       0              2921  34768  RISE       1
I__289/O                                   LocalMux                     330              3251  34768  RISE       1
I__291/I                                   InMux                          0              3251  34768  RISE       1
I__291/O                                   InMux                        259              3510  34768  RISE       1
I__293/I                                   CascadeMux                     0              3510  34768  RISE       1
I__293/O                                   CascadeMux                     0              3510  34768  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_4_LC_8_7_3/lcout
Path End         : led_blink_inst.r_Count_1_4_LC_8_7_3/in2
Capture Clock    : led_blink_inst.r_Count_1_4_LC_8_7_3/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_4_LC_8_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34263  RISE       2
I__217/I                                   LocalMux                       0              2921  34263  RISE       1
I__217/O                                   LocalMux                     330              3251  34263  RISE       1
I__219/I                                   InMux                          0              3251  34263  RISE       1
I__219/O                                   InMux                        259              3510  34263  RISE       1
I__221/I                                   CascadeMux                     0              3510  34263  RISE       1
I__221/O                                   CascadeMux                     0              3510  34263  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_16_LC_8_8_7/lcout
Path End         : led_blink_inst.r_Count_1_16_LC_8_8_7/in2
Capture Clock    : led_blink_inst.r_Count_1_16_LC_8_8_7/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_16_LC_8_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35974  RISE       2
I__350/I                                    LocalMux                       0              2921  35974  RISE       1
I__350/O                                    LocalMux                     330              3251  35974  RISE       1
I__352/I                                    InMux                          0              3251  35974  RISE       1
I__352/O                                    InMux                        259              3510  35974  RISE       1
I__354/I                                    CascadeMux                     0              3510  35974  RISE       1
I__354/O                                    CascadeMux                     0              3510  35974  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_1_LC_9_5_0/in2
Capture Clock    : led_blink_inst.r_Count_2_1_LC_9_5_0/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34088  RISE       4
I__481/I                                   LocalMux                       0              2921  36921  RISE       1
I__481/O                                   LocalMux                     330              3251  36921  RISE       1
I__485/I                                   InMux                          0              3251  38499  RISE       1
I__485/O                                   InMux                        259              3510  38499  RISE       1
I__487/I                                   CascadeMux                     0              3510  38499  RISE       1
I__487/O                                   CascadeMux                     0              3510  38499  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.r_Count_2_21_LC_9_8_4/in2
Capture Clock    : led_blink_inst.r_Count_2_21_LC_9_8_4/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36591  RISE       2
I__716/I                                    LocalMux                       0              2921  37103  RISE       1
I__716/O                                    LocalMux                     330              3251  37103  RISE       1
I__718/I                                    InMux                          0              3251  37103  RISE       1
I__718/O                                    InMux                        259              3510  37103  RISE       1
I__720/I                                    CascadeMux                     0              3510  37103  RISE       1
I__720/O                                    CascadeMux                     0              3510  37103  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_20_LC_12_5_3/lcout
Path End         : led_blink_inst.r_Count_3_20_LC_12_5_3/in2
Capture Clock    : led_blink_inst.r_Count_3_20_LC_12_5_3/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_20_LC_12_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37202  RISE       2
I__959/I                                     LocalMux                       0              2921  37202  RISE       1
I__959/O                                     LocalMux                     330              3251  37202  RISE       1
I__961/I                                     InMux                          0              3251  37202  RISE       1
I__961/O                                     InMux                        259              3510  37202  RISE       1
I__963/I                                     CascadeMux                     0              3510  37202  RISE       1
I__963/O                                     CascadeMux                     0              3510  37202  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_8_LC_11_6_7/lcout
Path End         : led_blink_inst.r_Count_4_8_LC_11_6_7/in2
Capture Clock    : led_blink_inst.r_Count_4_8_LC_11_6_7/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_8_LC_11_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35420  RISE       2
I__1019/I                                   LocalMux                       0              2921  35420  RISE       1
I__1019/O                                   LocalMux                     330              3251  35420  RISE       1
I__1021/I                                   InMux                          0              3251  35420  RISE       1
I__1021/O                                   InMux                        259              3510  35420  RISE       1
I__1023/I                                   CascadeMux                     0              3510  35420  RISE       1
I__1023/O                                   CascadeMux                     0              3510  35420  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_1_LC_12_6_7/lcout
Path End         : led_blink_inst.r_Count_4_1_LC_12_6_7/in3
Capture Clock    : led_blink_inst.r_Count_4_1_LC_12_6_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_1_LC_12_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_1_LC_12_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34537  RISE       3
I__1147/I                                   LocalMux                       0              2921  38597  RISE       1
I__1147/O                                   LocalMux                     330              3251  38597  RISE       1
I__1150/I                                   InMux                          0              3251  38597  RISE       1
I__1150/O                                   InMux                        259              3510  38597  RISE       1
led_blink_inst.r_Count_4_1_LC_12_6_7/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_1_LC_12_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_0_LC_7_7_0/in3
Capture Clock    : led_blink_inst.r_Count_1_0_LC_7_7_0/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33884  RISE       4
I__235/I                                   LocalMux                       0              2921  38597  RISE       1
I__235/O                                   LocalMux                     330              3251  38597  RISE       1
I__239/I                                   InMux                          0              3251  38597  RISE       1
I__239/O                                   InMux                        259              3510  38597  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_1_LC_8_6_1/in3
Capture Clock    : led_blink_inst.r_Count_1_1_LC_8_6_1/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  33856  RISE       3
I__244/I                                   LocalMux                       0              2921  38597  RISE       1
I__244/O                                   LocalMux                     330              3251  38597  RISE       1
I__247/I                                   InMux                          0              3251  38597  RISE       1
I__247/O                                   InMux                        259              3510  38597  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_1_LC_11_3_7/in3
Capture Clock    : led_blink_inst.r_Count_3_1_LC_11_3_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34382  RISE       3
I__808/I                                    LocalMux                       0              2921  36423  RISE       1
I__808/O                                    LocalMux                     330              3251  36423  RISE       1
I__811/I                                    InMux                          0              3251  38597  RISE       1
I__811/O                                    InMux                        259              3510  38597  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_0_LC_12_6_6/in3
Capture Clock    : led_blink_inst.r_Count_4_0_LC_12_6_6/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34508  RISE       4
I__1160/I                                   LocalMux                       0              2921  38401  RISE       1
I__1160/O                                   LocalMux                     330              3251  38401  RISE       1
I__1163/I                                   InMux                          0              3251  38597  RISE       1
I__1163/O                                   InMux                        259              3510  38597  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.o_LED_4_LC_12_7_7/lcout
Path End         : o_LED_4
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_4_LC_12_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.o_LED_4_LC_12_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__1141/I                               LocalMux                       0              2921   +INF  RISE       1
I__1141/O                               LocalMux                     330              3251   +INF  RISE       1
I__1143/I                               IoInMux                        0              3251   +INF  RISE       1
I__1143/O                               IoInMux                      259              3510   +INF  RISE       1
o_LED_4_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_LED_4_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_LED_4_obuf_iopad/DIN                  IO_PAD                         0              5748   +INF  FALL       1
o_LED_4_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2088              7836   +INF  FALL       1
o_LED_4                                 led_blink_top                  0              7836   +INF  FALL       1


++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.o_LED_3_LC_11_4_3/lcout
Path End         : o_LED_3
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.o_LED_3_LC_11_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__725/I                                Odrv4                          0              2921   +INF  RISE       1
I__725/O                                Odrv4                        351              3272   +INF  RISE       1
I__727/I                                Span4Mux_s1_h                  0              3272   +INF  RISE       1
I__727/O                                Span4Mux_s1_h                175              3447   +INF  RISE       1
I__729/I                                LocalMux                       0              3447   +INF  RISE       1
I__729/O                                LocalMux                     330              3777   +INF  RISE       1
I__730/I                                IoInMux                        0              3777   +INF  RISE       1
I__730/O                                IoInMux                      259              4037   +INF  RISE       1
o_LED_3_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              4037   +INF  RISE       1
o_LED_3_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              6274   +INF  FALL       1
o_LED_3_obuf_iopad/DIN                  IO_PAD                         0              6274   +INF  FALL       1
o_LED_3_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2088              8362   +INF  FALL       1
o_LED_3                                 led_blink_top                  0              8362   +INF  FALL       1


++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.o_LED_2_LC_9_4_7/lcout
Path End         : o_LED_2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5497
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_2_LC_9_4_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.o_LED_2_LC_9_4_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__376/I                               Odrv4                          0              2921   +INF  RISE       1
I__376/O                               Odrv4                        351              3272   +INF  RISE       1
I__378/I                               Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__378/O                               Span4Mux_s3_h                231              3503   +INF  RISE       1
I__380/I                               LocalMux                       0              3503   +INF  RISE       1
I__380/O                               LocalMux                     330              3833   +INF  RISE       1
I__381/I                               IoInMux                        0              3833   +INF  RISE       1
I__381/O                               IoInMux                      259              4093   +INF  RISE       1
o_LED_2_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              4093   +INF  RISE       1
o_LED_2_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              6330   +INF  FALL       1
o_LED_2_obuf_iopad/DIN                 IO_PAD                         0              6330   +INF  FALL       1
o_LED_2_obuf_iopad/PACKAGEPIN:out      IO_PAD                      2088              8418   +INF  FALL       1
o_LED_2                                led_blink_top                  0              8418   +INF  FALL       1


++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.o_LED_1_LC_7_7_4/lcout
Path End         : o_LED_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           8705
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_1_LC_7_7_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.o_LED_1_LC_7_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__193/I                               Odrv4                          0              2921   +INF  RISE       1
I__193/O                               Odrv4                        351              3272   +INF  RISE       1
I__195/I                               Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__195/O                               Span4Mux_s3_h                231              3503   +INF  RISE       1
I__196/I                               IoSpan4Mux                     0              3503   +INF  RISE       1
I__196/O                               IoSpan4Mux                   288              3791   +INF  RISE       1
I__197/I                               LocalMux                       0              3791   +INF  RISE       1
I__197/O                               LocalMux                     330              4121   +INF  RISE       1
I__198/I                               IoInMux                        0              4121   +INF  RISE       1
I__198/O                               IoInMux                      259              4380   +INF  RISE       1
o_LED_1_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              4380   +INF  RISE       1
o_LED_1_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              6617   +INF  FALL       1
o_LED_1_obuf_iopad/DIN                 IO_PAD                         0              6617   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out      IO_PAD                      2088              8705   +INF  FALL       1
o_LED_1                                led_blink_top                  0              8705   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.o_LED_4_LC_12_7_7/lcout
Path End         : led_blink_inst.o_LED_4_LC_12_7_7/in0
Capture Clock    : led_blink_inst.o_LED_4_LC_12_7_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_4_LC_12_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.o_LED_4_LC_12_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1140/I                               LocalMux                       0              2921   1066  FALL       1
I__1140/O                               LocalMux                     309              3230   1066  FALL       1
I__1142/I                               InMux                          0              3230   1066  FALL       1
I__1142/O                               InMux                        217              3447   1066  FALL       1
led_blink_inst.o_LED_4_LC_12_7_7/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_4_LC_12_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_1_LC_12_6_7/lcout
Path End         : led_blink_inst.r_Count_4_1_LC_12_6_7/in3
Capture Clock    : led_blink_inst.r_Count_4_1_LC_12_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_1_LC_12_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_1_LC_12_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__1147/I                                   LocalMux                       0              2921   1066  FALL       1
I__1147/O                                   LocalMux                     309              3230   1066  FALL       1
I__1150/I                                   InMux                          0              3230   1066  FALL       1
I__1150/O                                   InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_4_1_LC_12_6_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_1_LC_12_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_0_LC_12_6_6/in3
Capture Clock    : led_blink_inst.r_Count_4_0_LC_12_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__1160/I                                   LocalMux                       0              2921   1066  FALL       1
I__1160/O                                   LocalMux                     309              3230   1066  FALL       1
I__1163/I                                   InMux                          0              3230   1066  FALL       1
I__1163/O                                   InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_4_0_LC_12_6_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_23_LC_12_5_6/lcout
Path End         : led_blink_inst.r_Count_3_23_LC_12_5_6/in1
Capture Clock    : led_blink_inst.r_Count_3_23_LC_12_5_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_23_LC_12_5_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_23_LC_12_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__938/I                                     LocalMux                       0              2921   1066  FALL       1
I__938/O                                     LocalMux                     309              3230   1066  FALL       1
I__940/I                                     InMux                          0              3230   1066  FALL       1
I__940/O                                     InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_3_23_LC_12_5_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_23_LC_12_5_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_22_LC_12_5_5/lcout
Path End         : led_blink_inst.r_Count_3_22_LC_12_5_5/in1
Capture Clock    : led_blink_inst.r_Count_3_22_LC_12_5_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_22_LC_12_5_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_22_LC_12_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__946/I                                     LocalMux                       0              2921   1066  FALL       1
I__946/O                                     LocalMux                     309              3230   1066  FALL       1
I__948/I                                     InMux                          0              3230   1066  FALL       1
I__948/O                                     InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_3_22_LC_12_5_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_22_LC_12_5_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_20_LC_12_5_3/lcout
Path End         : led_blink_inst.r_Count_3_20_LC_12_5_3/in2
Capture Clock    : led_blink_inst.r_Count_3_20_LC_12_5_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_20_LC_12_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__959/I                                     LocalMux                       0              2921   1066  FALL       1
I__959/O                                     LocalMux                     309              3230   1066  FALL       1
I__961/I                                     InMux                          0              3230   1066  FALL       1
I__961/O                                     InMux                        217              3447   1066  FALL       1
I__963/I                                     CascadeMux                     0              3447   1066  FALL       1
I__963/O                                     CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_3_20_LC_12_5_3/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_19_LC_12_5_2/lcout
Path End         : led_blink_inst.r_Count_3_19_LC_12_5_2/in2
Capture Clock    : led_blink_inst.r_Count_3_19_LC_12_5_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_19_LC_12_5_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_19_LC_12_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__965/I                                     LocalMux                       0              2921   1066  FALL       1
I__965/O                                     LocalMux                     309              3230   1066  FALL       1
I__967/I                                     InMux                          0              3230   1066  FALL       1
I__967/O                                     InMux                        217              3447   1066  FALL       1
I__969/I                                     CascadeMux                     0              3447   1066  FALL       1
I__969/O                                     CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_3_19_LC_12_5_2/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_19_LC_12_5_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_16_LC_12_4_7/lcout
Path End         : led_blink_inst.r_Count_3_16_LC_12_4_7/in2
Capture Clock    : led_blink_inst.r_Count_3_16_LC_12_4_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_16_LC_12_4_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_16_LC_12_4_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__882/I                                     LocalMux                       0              2921   1066  FALL       1
I__882/O                                     LocalMux                     309              3230   1066  FALL       1
I__884/I                                     InMux                          0              3230   1066  FALL       1
I__884/O                                     InMux                        217              3447   1066  FALL       1
I__886/I                                     CascadeMux                     0              3447   1066  FALL       1
I__886/O                                     CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_3_16_LC_12_4_7/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_16_LC_12_4_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_15_LC_12_4_6/lcout
Path End         : led_blink_inst.r_Count_3_15_LC_12_4_6/in2
Capture Clock    : led_blink_inst.r_Count_3_15_LC_12_4_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_15_LC_12_4_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__888/I                                     LocalMux                       0              2921   1066  FALL       1
I__888/O                                     LocalMux                     309              3230   1066  FALL       1
I__890/I                                     InMux                          0              3230   1066  FALL       1
I__890/O                                     InMux                        217              3447   1066  FALL       1
I__892/I                                     CascadeMux                     0              3447   1066  FALL       1
I__892/O                                     CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_3_15_LC_12_4_6/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_14_LC_12_4_5/lcout
Path End         : led_blink_inst.r_Count_3_14_LC_12_4_5/in1
Capture Clock    : led_blink_inst.r_Count_3_14_LC_12_4_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_14_LC_12_4_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__894/I                                     LocalMux                       0              2921   1066  FALL       1
I__894/O                                     LocalMux                     309              3230   1066  FALL       1
I__896/I                                     InMux                          0              3230   1066  FALL       1
I__896/O                                     InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_3_14_LC_12_4_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_12_LC_12_4_3/lcout
Path End         : led_blink_inst.r_Count_3_12_LC_12_4_3/in2
Capture Clock    : led_blink_inst.r_Count_3_12_LC_12_4_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_12_LC_12_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__907/I                                     LocalMux                       0              2921   1066  FALL       1
I__907/O                                     LocalMux                     309              3230   1066  FALL       1
I__909/I                                     InMux                          0              3230   1066  FALL       1
I__909/O                                     InMux                        217              3447   1066  FALL       1
I__911/I                                     CascadeMux                     0              3447   1066  FALL       1
I__911/O                                     CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_3_12_LC_12_4_3/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_11_LC_12_4_2/lcout
Path End         : led_blink_inst.r_Count_3_11_LC_12_4_2/in2
Capture Clock    : led_blink_inst.r_Count_3_11_LC_12_4_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_11_LC_12_4_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__913/I                                     LocalMux                       0              2921   1066  FALL       1
I__913/O                                     LocalMux                     309              3230   1066  FALL       1
I__915/I                                     InMux                          0              3230   1066  FALL       1
I__915/O                                     InMux                        217              3447   1066  FALL       1
I__917/I                                     CascadeMux                     0              3447   1066  FALL       1
I__917/O                                     CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_3_11_LC_12_4_2/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_9_LC_12_4_0/lcout
Path End         : led_blink_inst.r_Count_3_9_LC_12_4_0/in2
Capture Clock    : led_blink_inst.r_Count_3_9_LC_12_4_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_9_LC_12_4_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__821/I                                    LocalMux                       0              2921   1066  FALL       1
I__821/O                                    LocalMux                     309              3230   1066  FALL       1
I__823/I                                    InMux                          0              3230   1066  FALL       1
I__823/O                                    InMux                        217              3447   1066  FALL       1
I__825/I                                    CascadeMux                     0              3447   1066  FALL       1
I__825/O                                    CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_3_9_LC_12_4_0/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_6_LC_12_3_5/lcout
Path End         : led_blink_inst.r_Count_3_6_LC_12_3_5/in1
Capture Clock    : led_blink_inst.r_Count_3_6_LC_12_3_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_6_LC_12_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__845/I                                    LocalMux                       0              2921   1066  FALL       1
I__845/O                                    LocalMux                     309              3230   1066  FALL       1
I__847/I                                    InMux                          0              3230   1066  FALL       1
I__847/O                                    InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_3_6_LC_12_3_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_4_LC_12_3_3/lcout
Path End         : led_blink_inst.r_Count_3_4_LC_12_3_3/in2
Capture Clock    : led_blink_inst.r_Count_3_4_LC_12_3_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_4_LC_12_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__858/I                                    LocalMux                       0              2921   1066  FALL       1
I__858/O                                    LocalMux                     309              3230   1066  FALL       1
I__860/I                                    InMux                          0              3230   1066  FALL       1
I__860/O                                    InMux                        217              3447   1066  FALL       1
I__862/I                                    CascadeMux                     0              3447   1066  FALL       1
I__862/O                                    CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_3_4_LC_12_3_3/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_3_LC_12_3_2/lcout
Path End         : led_blink_inst.r_Count_3_3_LC_12_3_2/in1
Capture Clock    : led_blink_inst.r_Count_3_3_LC_12_3_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_3_LC_12_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__864/I                                    LocalMux                       0              2921   1066  FALL       1
I__864/O                                    LocalMux                     309              3230   1066  FALL       1
I__866/I                                    InMux                          0              3230   1066  FALL       1
I__866/O                                    InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_3_3_LC_12_3_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_2_LC_12_3_1/lcout
Path End         : led_blink_inst.r_Count_3_2_LC_12_3_1/in1
Capture Clock    : led_blink_inst.r_Count_3_2_LC_12_3_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_2_LC_12_3_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__869/I                                    LocalMux                       0              2921   1066  FALL       1
I__869/O                                    LocalMux                     309              3230   1066  FALL       1
I__871/I                                    InMux                          0              3230   1066  FALL       1
I__871/O                                    InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_3_2_LC_12_3_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_23_LC_11_8_6/lcout
Path End         : led_blink_inst.r_Count_4_23_LC_11_8_6/in1
Capture Clock    : led_blink_inst.r_Count_4_23_LC_11_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_23_LC_11_8_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_23_LC_11_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__990/I                                     LocalMux                       0              2921   1066  FALL       1
I__990/O                                     LocalMux                     309              3230   1066  FALL       1
I__992/I                                     InMux                          0              3230   1066  FALL       1
I__992/O                                     InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_4_23_LC_11_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_23_LC_11_8_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_22_LC_11_8_5/lcout
Path End         : led_blink_inst.r_Count_4_22_LC_11_8_5/in1
Capture Clock    : led_blink_inst.r_Count_4_22_LC_11_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_22_LC_11_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1154/I                                    LocalMux                       0              2921   1066  FALL       1
I__1154/O                                    LocalMux                     309              3230   1066  FALL       1
I__1156/I                                    InMux                          0              3230   1066  FALL       1
I__1156/O                                    InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_4_22_LC_11_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_21_LC_11_8_4/lcout
Path End         : led_blink_inst.r_Count_4_21_LC_11_8_4/in1
Capture Clock    : led_blink_inst.r_Count_4_21_LC_11_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_21_LC_11_8_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_21_LC_11_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__985/I                                     LocalMux                       0              2921   1066  FALL       1
I__985/O                                     LocalMux                     309              3230   1066  FALL       1
I__987/I                                     InMux                          0              3230   1066  FALL       1
I__987/O                                     InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_4_21_LC_11_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_21_LC_11_8_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_19_LC_11_8_2/lcout
Path End         : led_blink_inst.r_Count_4_19_LC_11_8_2/in2
Capture Clock    : led_blink_inst.r_Count_4_19_LC_11_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_19_LC_11_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_19_LC_11_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1166/I                                    LocalMux                       0              2921   1066  FALL       1
I__1166/O                                    LocalMux                     309              3230   1066  FALL       1
I__1168/I                                    InMux                          0              3230   1066  FALL       1
I__1168/O                                    InMux                        217              3447   1066  FALL       1
I__1170/I                                    CascadeMux                     0              3447   1066  FALL       1
I__1170/O                                    CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_4_19_LC_11_8_2/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_19_LC_11_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_18_LC_11_8_1/lcout
Path End         : led_blink_inst.r_Count_4_18_LC_11_8_1/in2
Capture Clock    : led_blink_inst.r_Count_4_18_LC_11_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_18_LC_11_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_18_LC_11_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1179/I                                    LocalMux                       0              2921   1066  FALL       1
I__1179/O                                    LocalMux                     309              3230   1066  FALL       1
I__1181/I                                    InMux                          0              3230   1066  FALL       1
I__1181/O                                    InMux                        217              3447   1066  FALL       1
I__1183/I                                    CascadeMux                     0              3447   1066  FALL       1
I__1183/O                                    CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_4_18_LC_11_8_1/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_18_LC_11_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_15_LC_11_7_6/lcout
Path End         : led_blink_inst.r_Count_4_15_LC_11_7_6/in2
Capture Clock    : led_blink_inst.r_Count_4_15_LC_11_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_15_LC_11_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_15_LC_11_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1174/I                                    LocalMux                       0              2921   1066  FALL       1
I__1174/O                                    LocalMux                     309              3230   1066  FALL       1
I__1176/I                                    InMux                          0              3230   1066  FALL       1
I__1176/O                                    InMux                        217              3447   1066  FALL       1
I__1178/I                                    CascadeMux                     0              3447   1066  FALL       1
I__1178/O                                    CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_4_15_LC_11_7_6/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_15_LC_11_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_14_LC_11_7_5/lcout
Path End         : led_blink_inst.r_Count_4_14_LC_11_7_5/in1
Capture Clock    : led_blink_inst.r_Count_4_14_LC_11_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_14_LC_11_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__993/I                                     LocalMux                       0              2921   1066  FALL       1
I__993/O                                     LocalMux                     309              3230   1066  FALL       1
I__995/I                                     InMux                          0              3230   1066  FALL       1
I__995/O                                     InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_4_14_LC_11_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_13_LC_11_7_4/lcout
Path End         : led_blink_inst.r_Count_4_13_LC_11_7_4/in2
Capture Clock    : led_blink_inst.r_Count_4_13_LC_11_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_13_LC_11_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1009/I                                    LocalMux                       0              2921   1066  FALL       1
I__1009/O                                    LocalMux                     309              3230   1066  FALL       1
I__1011/I                                    InMux                          0              3230   1066  FALL       1
I__1011/O                                    InMux                        217              3447   1066  FALL       1
I__1013/I                                    CascadeMux                     0              3447   1066  FALL       1
I__1013/O                                    CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_4_13_LC_11_7_4/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_11_LC_11_7_2/lcout
Path End         : led_blink_inst.r_Count_4_11_LC_11_7_2/in1
Capture Clock    : led_blink_inst.r_Count_4_11_LC_11_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_11_LC_11_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1189/I                                    LocalMux                       0              2921   1066  FALL       1
I__1189/O                                    LocalMux                     309              3230   1066  FALL       1
I__1191/I                                    InMux                          0              3230   1066  FALL       1
I__1191/O                                    InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_4_11_LC_11_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_10_LC_11_7_1/lcout
Path End         : led_blink_inst.r_Count_4_10_LC_11_7_1/in1
Capture Clock    : led_blink_inst.r_Count_4_10_LC_11_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_10_LC_11_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1015/I                                    LocalMux                       0              2921   1066  FALL       1
I__1015/O                                    LocalMux                     309              3230   1066  FALL       1
I__1017/I                                    InMux                          0              3230   1066  FALL       1
I__1017/O                                    InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_4_10_LC_11_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_8_LC_11_6_7/lcout
Path End         : led_blink_inst.r_Count_4_8_LC_11_6_7/in2
Capture Clock    : led_blink_inst.r_Count_4_8_LC_11_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_8_LC_11_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1019/I                                   LocalMux                       0              2921   1066  FALL       1
I__1019/O                                   LocalMux                     309              3230   1066  FALL       1
I__1021/I                                   InMux                          0              3230   1066  FALL       1
I__1021/O                                   InMux                        217              3447   1066  FALL       1
I__1023/I                                   CascadeMux                     0              3447   1066  FALL       1
I__1023/O                                   CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_4_8_LC_11_6_7/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_5_LC_11_6_4/lcout
Path End         : led_blink_inst.r_Count_4_5_LC_11_6_4/in2
Capture Clock    : led_blink_inst.r_Count_4_5_LC_11_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_5_LC_11_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1004/I                                   LocalMux                       0              2921   1066  FALL       1
I__1004/O                                   LocalMux                     309              3230   1066  FALL       1
I__1006/I                                   InMux                          0              3230   1066  FALL       1
I__1006/O                                   InMux                        217              3447   1066  FALL       1
I__1008/I                                   CascadeMux                     0              3447   1066  FALL       1
I__1008/O                                   CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_4_5_LC_11_6_4/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_3_LC_11_6_2/lcout
Path End         : led_blink_inst.r_Count_4_3_LC_11_6_2/in1
Capture Clock    : led_blink_inst.r_Count_4_3_LC_11_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_3_LC_11_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__980/I                                    LocalMux                       0              2921   1066  FALL       1
I__980/O                                    LocalMux                     309              3230   1066  FALL       1
I__982/I                                    InMux                          0              3230   1066  FALL       1
I__982/O                                    InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_4_3_LC_11_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_2_LC_11_6_1/lcout
Path End         : led_blink_inst.r_Count_4_2_LC_11_6_1/in1
Capture Clock    : led_blink_inst.r_Count_4_2_LC_11_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_2_LC_11_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1185/I                                   LocalMux                       0              2921   1066  FALL       1
I__1185/O                                   LocalMux                     309              3230   1066  FALL       1
I__1187/I                                   InMux                          0              3230   1066  FALL       1
I__1187/O                                   InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_4_2_LC_11_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_0_LC_11_4_7/lcout
Path End         : led_blink_inst.r_Count_3_0_LC_11_4_7/in0
Capture Clock    : led_blink_inst.r_Count_3_0_LC_11_4_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_0_LC_11_4_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__800/I                                    LocalMux                       0              2921   1066  FALL       1
I__800/O                                    LocalMux                     309              3230   1066  FALL       1
I__804/I                                    InMux                          0              3230   1066  FALL       1
I__804/O                                    InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_3_0_LC_11_4_7/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_1_LC_11_3_7/lcout
Path End         : led_blink_inst.r_Count_3_1_LC_11_3_7/in3
Capture Clock    : led_blink_inst.r_Count_3_1_LC_11_3_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_1_LC_11_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__808/I                                    LocalMux                       0              2921   1066  FALL       1
I__808/O                                    LocalMux                     309              3230   1066  FALL       1
I__811/I                                    InMux                          0              3230   1066  FALL       1
I__811/O                                    InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_3_1_LC_11_3_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_23_LC_9_8_6/lcout
Path End         : led_blink_inst.r_Count_2_23_LC_9_8_6/in1
Capture Clock    : led_blink_inst.r_Count_2_23_LC_9_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_23_LC_9_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_23_LC_9_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__709/I                                    LocalMux                       0              2921   1066  FALL       1
I__709/O                                    LocalMux                     309              3230   1066  FALL       1
I__711/I                                    InMux                          0              3230   1066  FALL       1
I__711/O                                    InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_2_23_LC_9_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_23_LC_9_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.r_Count_2_21_LC_9_8_4/in2
Capture Clock    : led_blink_inst.r_Count_2_21_LC_9_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__716/I                                    LocalMux                       0              2921   1066  FALL       1
I__716/O                                    LocalMux                     309              3230   1066  FALL       1
I__718/I                                    InMux                          0              3230   1066  FALL       1
I__718/O                                    InMux                        217              3447   1066  FALL       1
I__720/I                                    CascadeMux                     0              3447   1066  FALL       1
I__720/O                                    CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_2_21_LC_9_8_4/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_15_LC_9_7_6/lcout
Path End         : led_blink_inst.r_Count_2_15_LC_9_7_6/in2
Capture Clock    : led_blink_inst.r_Count_2_15_LC_9_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1074/I                                           ClkMux                         0              2073  RISE       1
I__1074/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_15_LC_9_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__615/I                                    LocalMux                       0              2921   1066  FALL       1
I__615/O                                    LocalMux                     309              3230   1066  FALL       1
I__617/I                                    InMux                          0              3230   1066  FALL       1
I__617/O                                    InMux                        217              3447   1066  FALL       1
I__619/I                                    CascadeMux                     0              3447   1066  FALL       1
I__619/O                                    CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_2_15_LC_9_7_6/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1074/I                                           ClkMux                         0              2073  RISE       1
I__1074/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_13_LC_9_7_4/lcout
Path End         : led_blink_inst.r_Count_2_13_LC_9_7_4/in1
Capture Clock    : led_blink_inst.r_Count_2_13_LC_9_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1074/I                                           ClkMux                         0              2073  RISE       1
I__1074/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_13_LC_9_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__629/I                                    LocalMux                       0              2921   1066  FALL       1
I__629/O                                    LocalMux                     309              3230   1066  FALL       1
I__631/I                                    InMux                          0              3230   1066  FALL       1
I__631/O                                    InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_2_13_LC_9_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1074/I                                           ClkMux                         0              2073  RISE       1
I__1074/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_8_LC_9_6_7/lcout
Path End         : led_blink_inst.r_Count_2_8_LC_9_6_7/in1
Capture Clock    : led_blink_inst.r_Count_2_8_LC_9_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_8_LC_9_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__542/I                                   LocalMux                       0              2921   1066  FALL       1
I__542/O                                   LocalMux                     309              3230   1066  FALL       1
I__544/I                                   InMux                          0              3230   1066  FALL       1
I__544/O                                   InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_2_8_LC_9_6_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_7_LC_9_6_6/lcout
Path End         : led_blink_inst.r_Count_2_7_LC_9_6_6/in2
Capture Clock    : led_blink_inst.r_Count_2_7_LC_9_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_7_LC_9_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__547/I                                   LocalMux                       0              2921   1066  FALL       1
I__547/O                                   LocalMux                     309              3230   1066  FALL       1
I__549/I                                   InMux                          0              3230   1066  FALL       1
I__549/O                                   InMux                        217              3447   1066  FALL       1
I__551/I                                   CascadeMux                     0              3447   1066  FALL       1
I__551/O                                   CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_2_7_LC_9_6_6/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_6_LC_9_6_5/lcout
Path End         : led_blink_inst.r_Count_2_6_LC_9_6_5/in1
Capture Clock    : led_blink_inst.r_Count_2_6_LC_9_6_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_6_LC_9_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__553/I                                   LocalMux                       0              2921   1066  FALL       1
I__553/O                                   LocalMux                     309              3230   1066  FALL       1
I__555/I                                   InMux                          0              3230   1066  FALL       1
I__555/O                                   InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_2_6_LC_9_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_5_LC_9_6_4/lcout
Path End         : led_blink_inst.r_Count_2_5_LC_9_6_4/in1
Capture Clock    : led_blink_inst.r_Count_2_5_LC_9_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_5_LC_9_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__558/I                                   LocalMux                       0              2921   1066  FALL       1
I__558/O                                   LocalMux                     309              3230   1066  FALL       1
I__560/I                                   InMux                          0              3230   1066  FALL       1
I__560/O                                   InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_2_5_LC_9_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_3_LC_9_6_2/lcout
Path End         : led_blink_inst.r_Count_2_3_LC_9_6_2/in1
Capture Clock    : led_blink_inst.r_Count_2_3_LC_9_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_3_LC_9_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__469/I                                   LocalMux                       0              2921   1066  FALL       1
I__469/O                                   LocalMux                     309              3230   1066  FALL       1
I__471/I                                   InMux                          0              3230   1066  FALL       1
I__471/O                                   InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_2_3_LC_9_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.r_Count_2_2_LC_9_6_1/in2
Capture Clock    : led_blink_inst.r_Count_2_2_LC_9_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__474/I                                   LocalMux                       0              2921   1066  FALL       1
I__474/O                                   LocalMux                     309              3230   1066  FALL       1
I__476/I                                   InMux                          0              3230   1066  FALL       1
I__476/O                                   InMux                        217              3447   1066  FALL       1
I__478/I                                   CascadeMux                     0              3447   1066  FALL       1
I__478/O                                   CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_2_2_LC_9_6_1/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_0_LC_9_5_6/in0
Capture Clock    : led_blink_inst.r_Count_2_0_LC_9_5_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__481/I                                   LocalMux                       0              2921   1066  FALL       1
I__481/O                                   LocalMux                     309              3230   1066  FALL       1
I__484/I                                   InMux                          0              3230   1066  FALL       1
I__484/O                                   InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_2_0_LC_9_5_6/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.o_LED_2_LC_9_4_7/lcout
Path End         : led_blink_inst.o_LED_2_LC_9_4_7/in2
Capture Clock    : led_blink_inst.o_LED_2_LC_9_4_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_2_LC_9_4_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.o_LED_2_LC_9_4_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__375/I                               LocalMux                       0              2921   1066  FALL       1
I__375/O                               LocalMux                     309              3230   1066  FALL       1
I__377/I                               InMux                          0              3230   1066  FALL       1
I__377/O                               InMux                        217              3447   1066  FALL       1
I__379/I                               CascadeMux                     0              3447   1066  FALL       1
I__379/O                               CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.o_LED_2_LC_9_4_7/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_2_LC_9_4_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_22_LC_8_9_5/lcout
Path End         : led_blink_inst.r_Count_1_22_LC_8_9_5/in2
Capture Clock    : led_blink_inst.r_Count_1_22_LC_8_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_22_LC_8_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_22_LC_8_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__454/I                                    LocalMux                       0              2921   1066  FALL       1
I__454/O                                    LocalMux                     309              3230   1066  FALL       1
I__456/I                                    InMux                          0              3230   1066  FALL       1
I__456/O                                    InMux                        217              3447   1066  FALL       1
I__458/I                                    CascadeMux                     0              3447   1066  FALL       1
I__458/O                                    CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_1_22_LC_8_9_5/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_22_LC_8_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_16_LC_8_8_7/lcout
Path End         : led_blink_inst.r_Count_1_16_LC_8_8_7/in2
Capture Clock    : led_blink_inst.r_Count_1_16_LC_8_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_16_LC_8_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__350/I                                    LocalMux                       0              2921   1066  FALL       1
I__350/O                                    LocalMux                     309              3230   1066  FALL       1
I__352/I                                    InMux                          0              3230   1066  FALL       1
I__352/O                                    InMux                        217              3447   1066  FALL       1
I__354/I                                    CascadeMux                     0              3447   1066  FALL       1
I__354/O                                    CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_1_16_LC_8_8_7/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_14_LC_8_8_5/lcout
Path End         : led_blink_inst.r_Count_1_14_LC_8_8_5/in2
Capture Clock    : led_blink_inst.r_Count_1_14_LC_8_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_14_LC_8_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__366/I                                    LocalMux                       0              2921   1066  FALL       1
I__366/O                                    LocalMux                     309              3230   1066  FALL       1
I__368/I                                    InMux                          0              3230   1066  FALL       1
I__368/O                                    InMux                        217              3447   1066  FALL       1
I__370/I                                    CascadeMux                     0              3447   1066  FALL       1
I__370/O                                    CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_1_14_LC_8_8_5/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_9_LC_8_8_0/lcout
Path End         : led_blink_inst.r_Count_1_9_LC_8_8_0/in2
Capture Clock    : led_blink_inst.r_Count_1_9_LC_8_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_9_LC_8_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__283/I                                   LocalMux                       0              2921   1066  FALL       1
I__283/O                                   LocalMux                     309              3230   1066  FALL       1
I__285/I                                   InMux                          0              3230   1066  FALL       1
I__285/O                                   InMux                        217              3447   1066  FALL       1
I__287/I                                   CascadeMux                     0              3447   1066  FALL       1
I__287/O                                   CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_1_9_LC_8_8_0/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_8_LC_8_7_7/lcout
Path End         : led_blink_inst.r_Count_1_8_LC_8_7_7/in2
Capture Clock    : led_blink_inst.r_Count_1_8_LC_8_7_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_8_LC_8_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__289/I                                   LocalMux                       0              2921   1066  FALL       1
I__289/O                                   LocalMux                     309              3230   1066  FALL       1
I__291/I                                   InMux                          0              3230   1066  FALL       1
I__291/O                                   InMux                        217              3447   1066  FALL       1
I__293/I                                   CascadeMux                     0              3447   1066  FALL       1
I__293/O                                   CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_1_8_LC_8_7_7/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.r_Count_1_7_LC_8_7_6/in1
Capture Clock    : led_blink_inst.r_Count_1_7_LC_8_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__295/I                                   LocalMux                       0              2921   1066  FALL       1
I__295/O                                   LocalMux                     309              3230   1066  FALL       1
I__297/I                                   InMux                          0              3230   1066  FALL       1
I__297/O                                   InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_1_7_LC_8_7_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_6_LC_8_7_5/lcout
Path End         : led_blink_inst.r_Count_1_6_LC_8_7_5/in1
Capture Clock    : led_blink_inst.r_Count_1_6_LC_8_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_6_LC_8_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__302/I                                   LocalMux                       0              2921   1066  FALL       1
I__302/O                                   LocalMux                     309              3230   1066  FALL       1
I__304/I                                   InMux                          0              3230   1066  FALL       1
I__304/O                                   InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_1_6_LC_8_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_4_LC_8_7_3/lcout
Path End         : led_blink_inst.r_Count_1_4_LC_8_7_3/in2
Capture Clock    : led_blink_inst.r_Count_1_4_LC_8_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_4_LC_8_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__217/I                                   LocalMux                       0              2921   1066  FALL       1
I__217/O                                   LocalMux                     309              3230   1066  FALL       1
I__219/I                                   InMux                          0              3230   1066  FALL       1
I__219/O                                   InMux                        217              3447   1066  FALL       1
I__221/I                                   CascadeMux                     0              3447   1066  FALL       1
I__221/O                                   CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_1_4_LC_8_7_3/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_3_LC_8_7_2/lcout
Path End         : led_blink_inst.r_Count_1_3_LC_8_7_2/in1
Capture Clock    : led_blink_inst.r_Count_1_3_LC_8_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_3_LC_8_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__223/I                                   LocalMux                       0              2921   1066  FALL       1
I__223/O                                   LocalMux                     309              3230   1066  FALL       1
I__225/I                                   InMux                          0              3230   1066  FALL       1
I__225/O                                   InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_1_3_LC_8_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_2_LC_8_7_1/lcout
Path End         : led_blink_inst.r_Count_1_2_LC_8_7_1/in1
Capture Clock    : led_blink_inst.r_Count_1_2_LC_8_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_2_LC_8_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__228/I                                   LocalMux                       0              2921   1066  FALL       1
I__228/O                                   LocalMux                     309              3230   1066  FALL       1
I__230/I                                   InMux                          0              3230   1066  FALL       1
I__230/O                                   InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_1_2_LC_8_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_1_LC_8_6_1/lcout
Path End         : led_blink_inst.r_Count_1_1_LC_8_6_1/in3
Capture Clock    : led_blink_inst.r_Count_1_1_LC_8_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_1_LC_8_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__244/I                                   LocalMux                       0              2921   1066  FALL       1
I__244/O                                   LocalMux                     309              3230   1066  FALL       1
I__247/I                                   InMux                          0              3230   1066  FALL       1
I__247/O                                   InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_1_1_LC_8_6_1/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.o_LED_1_LC_7_7_4/lcout
Path End         : led_blink_inst.o_LED_1_LC_7_7_4/in1
Capture Clock    : led_blink_inst.o_LED_1_LC_7_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_1_LC_7_7_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.o_LED_1_LC_7_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__192/I                               LocalMux                       0              2921   1066  FALL       1
I__192/O                               LocalMux                     309              3230   1066  FALL       1
I__194/I                               InMux                          0              3230   1066  FALL       1
I__194/O                               InMux                        217              3447   1066  FALL       1
led_blink_inst.o_LED_1_LC_7_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_1_LC_7_7_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_0_LC_7_7_0/in3
Capture Clock    : led_blink_inst.r_Count_1_0_LC_7_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__235/I                                   LocalMux                       0              2921   1066  FALL       1
I__235/O                                   LocalMux                     309              3230   1066  FALL       1
I__239/I                                   InMux                          0              3230   1066  FALL       1
I__239/O                                   InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_1_0_LC_7_7_0/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_1_LC_8_6_1/in1
Capture Clock    : led_blink_inst.r_Count_1_1_LC_8_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__236/I                                   LocalMux                       0              2921   1066  FALL       1
I__236/O                                   LocalMux                     309              3230   1066  FALL       1
I__240/I                                   InMux                          0              3230   1066  FALL       1
I__240/O                                   InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_1_1_LC_8_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_1_LC_8_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_1_LC_9_5_0/in2
Capture Clock    : led_blink_inst.r_Count_2_1_LC_9_5_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__481/I                                   LocalMux                       0              2921   1066  FALL       1
I__481/O                                   LocalMux                     309              3230   1066  FALL       1
I__485/I                                   InMux                          0              3230   1066  FALL       1
I__485/O                                   InMux                        217              3447   1066  FALL       1
I__487/I                                   CascadeMux                     0              3447   1066  FALL       1
I__487/O                                   CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_2_1_LC_9_5_0/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_0_LC_11_4_7/lcout
Path End         : led_blink_inst.r_Count_3_1_LC_11_3_7/in0
Capture Clock    : led_blink_inst.r_Count_3_1_LC_11_3_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_0_LC_11_4_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__801/I                                    LocalMux                       0              2921   1066  FALL       1
I__801/O                                    LocalMux                     309              3230   1066  FALL       1
I__805/I                                    InMux                          0              3230   1066  FALL       1
I__805/O                                    InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_3_1_LC_11_3_7/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_1_LC_11_3_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_0_LC_12_6_6/lcout
Path End         : led_blink_inst.r_Count_4_1_LC_12_6_7/in0
Capture Clock    : led_blink_inst.r_Count_4_1_LC_12_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_0_LC_12_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__1160/I                                   LocalMux                       0              2921   1066  FALL       1
I__1160/O                                   LocalMux                     309              3230   1066  FALL       1
I__1164/I                                   InMux                          0              3230   1066  FALL       1
I__1164/O                                   InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_4_1_LC_12_6_7/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_1_LC_12_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_18_LC_8_6_5/lcout
Path End         : led_blink_inst.r_Count_2_12_LC_8_5_2/in2
Capture Clock    : led_blink_inst.r_Count_2_12_LC_8_5_2/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_18_LC_8_6_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__588/I                                            LocalMux                       0              2921   1333  FALL       1
I__588/O                                            LocalMux                     309              3230   1333  FALL       1
I__590/I                                            InMux                          0              3230   1333  FALL       1
I__590/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__208/I                                            CascadeMux                     0              3714   1333  RISE       1
I__208/O                                            CascadeMux                     0              3714   1333  RISE       1
led_blink_inst.r_Count_2_12_LC_8_5_2/in2            LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1076/I                                           ClkMux                         0              2073  RISE       1
I__1076/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_12_LC_8_5_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_19_LC_7_9_4/lcout
Path End         : led_blink_inst.r_Count_1_11_LC_7_8_4/in2
Capture Clock    : led_blink_inst.r_Count_1_11_LC_7_8_4/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_19_LC_7_9_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__329/I                                            LocalMux                       0              2921   1333  FALL       1
I__329/O                                            LocalMux                     309              3230   1333  FALL       1
I__331/I                                            InMux                          0              3230   1333  FALL       1
I__331/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__199/I                                            CascadeMux                     0              3714   1333  RISE       1
I__199/O                                            CascadeMux                     0              3714   1333  RISE       1
led_blink_inst.r_Count_1_11_LC_7_8_4/in2            LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_11_LC_7_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_9_LC_12_4_0/lcout
Path End         : led_blink_inst.r_Count_3_13_LC_11_4_6/in2
Capture Clock    : led_blink_inst.r_Count_3_13_LC_11_4_6/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_9_LC_12_4_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__822/I                                              LocalMux                       0              2921   1333  FALL       1
I__822/O                                              LocalMux                     309              3230   1333  FALL       1
I__824/I                                              InMux                          0              3230   1333  FALL       1
I__824/O                                              InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__723/I                                              CascadeMux                     0              3714   1333  RISE       1
I__723/O                                              CascadeMux                     0              3714   1333  RISE       1
led_blink_inst.r_Count_3_13_LC_11_4_6/in2             LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_13_LC_11_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_5_LC_11_6_4/lcout
Path End         : led_blink_inst.r_Count_4_0_LC_12_6_6/in2
Capture Clock    : led_blink_inst.r_Count_4_0_LC_12_6_6/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_5_LC_11_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1005/I                                           LocalMux                       0              2921   1333  FALL       1
I__1005/O                                           LocalMux                     309              3230   1333  FALL       1
I__1007/I                                           InMux                          0              3230   1333  FALL       1
I__1007/O                                           InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__1003/I                                           CascadeMux                     0              3714   1333  RISE       1
I__1003/O                                           CascadeMux                     0              3714   1333  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/in2            LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_22_LC_11_8_5/lcout
Path End         : led_blink_inst.o_LED_4_LC_12_7_7/in2
Capture Clock    : led_blink_inst.o_LED_4_LC_12_7_7/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_22_LC_11_8_5/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1153/I                                           LocalMux                       0              2921   1375  FALL       1
I__1153/O                                           LocalMux                     309              3230   1375  FALL       1
I__1155/I                                           InMux                          0              3230   1375  FALL       1
I__1155/O                                           InMux                        217              3447   1375  FALL       1
I__1157/I                                           CascadeMux                     0              3447   1375  FALL       1
I__1157/O                                           CascadeMux                     0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1375  RISE       1
I__1144/I                                           CascadeMux                     0              3756   1375  RISE       1
I__1144/O                                           CascadeMux                     0              3756   1375  RISE       1
led_blink_inst.o_LED_4_LC_12_7_7/in2                LogicCell40_SEQ_MODE_1000      0              3756   1375  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_4_LC_12_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_23_LC_8_9_7/lcout
Path End         : led_blink_inst.r_Count_1_23_LC_8_9_7/in2
Capture Clock    : led_blink_inst.r_Count_1_23_LC_8_9_7/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_23_LC_8_9_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1389  FALL       2
I__382/I                                          LocalMux                       0              2921   1389  FALL       1
I__382/O                                          LocalMux                     309              3230   1389  FALL       1
I__384/I                                          InMux                          0              3230   1389  FALL       1
I__384/O                                          InMux                        217              3447   1389  FALL       1
led_blink_inst.r_Count_1_RNO_0_23_LC_8_9_6/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
led_blink_inst.r_Count_1_RNO_0_23_LC_8_9_6/ltout  LogicCell40_SEQ_MODE_0000    323              3770   1389  RISE       1
I__412/I                                          CascadeMux                     0              3770   1389  RISE       1
I__412/O                                          CascadeMux                     0              3770   1389  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/in2          LogicCell40_SEQ_MODE_1000      0              3770   1389  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_18_LC_11_5_7/lcout
Path End         : led_blink_inst.r_Count_3_19_LC_12_5_2/in3
Capture Clock    : led_blink_inst.r_Count_3_19_LC_12_5_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_18_LC_11_5_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_18_LC_11_5_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1417  FALL       2
I__975/I                                              LocalMux                       0              2921   1417  FALL       1
I__975/O                                              LocalMux                     309              3230   1417  FALL       1
I__977/I                                              InMux                          0              3230   1417  FALL       1
I__977/O                                              InMux                        217              3447   1417  FALL       1
I__979/I                                              CascadeMux                     0              3447   1417  FALL       1
I__979/O                                              CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.r_Count_3_RNO_0_18_LC_12_5_1/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.r_Count_3_RNO_0_18_LC_12_5_1/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__964/I                                              InMux                          0              3581   1417  FALL       1
I__964/O                                              InMux                        217              3798   1417  FALL       1
led_blink_inst.r_Count_3_19_LC_12_5_2/in3             LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_19_LC_12_5_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_10_LC_11_4_4/lcout
Path End         : led_blink_inst.r_Count_3_11_LC_12_4_2/in3
Capture Clock    : led_blink_inst.r_Count_3_11_LC_12_4_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_10_LC_11_4_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_10_LC_11_4_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1417  FALL       2
I__922/I                                              LocalMux                       0              2921   1417  FALL       1
I__922/O                                              LocalMux                     309              3230   1417  FALL       1
I__924/I                                              InMux                          0              3230   1417  FALL       1
I__924/O                                              InMux                        217              3447   1417  FALL       1
I__926/I                                              CascadeMux                     0              3447   1417  FALL       1
I__926/O                                              CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__912/I                                              InMux                          0              3581   1417  FALL       1
I__912/O                                              InMux                        217              3798   1417  FALL       1
led_blink_inst.r_Count_3_11_LC_12_4_2/in3             LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_21_LC_7_9_5/lcout
Path End         : led_blink_inst.r_Count_1_22_LC_8_9_5/in3
Capture Clock    : led_blink_inst.r_Count_1_22_LC_8_9_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_21_LC_7_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_21_LC_7_9_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1417  FALL       2
I__310/I                                             LocalMux                       0              2921   1417  FALL       1
I__310/O                                             LocalMux                     309              3230   1417  FALL       1
I__312/I                                             InMux                          0              3230   1417  FALL       1
I__312/O                                             InMux                        217              3447   1417  FALL       1
I__314/I                                             CascadeMux                     0              3447   1417  FALL       1
I__314/O                                             CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.r_Count_1_RNO_0_21_LC_8_9_4/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.r_Count_1_RNO_0_21_LC_8_9_4/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__453/I                                             InMux                          0              3581   1417  FALL       1
I__453/O                                             InMux                        217              3798   1417  FALL       1
led_blink_inst.r_Count_1_22_LC_8_9_5/in3             LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_22_LC_8_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_13_LC_7_8_5/lcout
Path End         : led_blink_inst.r_Count_1_14_LC_8_8_5/in3
Capture Clock    : led_blink_inst.r_Count_1_14_LC_8_8_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_13_LC_7_8_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_13_LC_7_8_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1417  FALL       2
I__253/I                                             LocalMux                       0              2921   1417  FALL       1
I__253/O                                             LocalMux                     309              3230   1417  FALL       1
I__255/I                                             InMux                          0              3230   1417  FALL       1
I__255/O                                             InMux                        217              3447   1417  FALL       1
I__257/I                                             CascadeMux                     0              3447   1417  FALL       1
I__257/O                                             CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__365/I                                             InMux                          0              3581   1417  FALL       1
I__365/O                                             InMux                        217              3798   1417  FALL       1
led_blink_inst.r_Count_1_14_LC_8_8_5/in3             LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_14_LC_8_8_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_15_LC_7_7_7/lcout
Path End         : led_blink_inst.r_Count_1_16_LC_8_8_7/in3
Capture Clock    : led_blink_inst.r_Count_1_16_LC_8_8_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_15_LC_7_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_15_LC_7_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1417  FALL       2
I__360/I                                             LocalMux                       0              2921   1417  FALL       1
I__360/O                                             LocalMux                     309              3230   1417  FALL       1
I__362/I                                             InMux                          0              3230   1417  FALL       1
I__362/O                                             InMux                        217              3447   1417  FALL       1
I__364/I                                             CascadeMux                     0              3447   1417  FALL       1
I__364/O                                             CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__349/I                                             InMux                          0              3581   1417  FALL       1
I__349/O                                             InMux                        217              3798   1417  FALL       1
led_blink_inst.r_Count_1_16_LC_8_8_7/in3             LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_16_LC_8_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_2_LC_8_7_1/in3
Capture Clock    : led_blink_inst.r_Count_1_2_LC_8_7_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__233/I                                                  LocalMux                       0              2921   1417  FALL       1
I__233/O                                                  LocalMux                     309              3230   1417  FALL       1
I__237/I                                                  InMux                          0              3230   1417  FALL       1
I__237/O                                                  InMux                        217              3447   1417  FALL       1
I__241/I                                                  CascadeMux                     0              3447   1417  FALL       1
I__241/O                                                  CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__227/I                                                  InMux                          0              3581   1417  FALL       1
I__227/O                                                  InMux                        217              3798   1417  FALL       1
led_blink_inst.r_Count_1_2_LC_8_7_1/in3                   LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_2_LC_8_7_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_2_LC_9_6_1/in3
Capture Clock    : led_blink_inst.r_Count_2_2_LC_9_6_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__480/I                                                  LocalMux                       0              2921   1417  FALL       1
I__480/O                                                  LocalMux                     309              3230   1417  FALL       1
I__482/I                                                  InMux                          0              3230   1417  FALL       1
I__482/O                                                  InMux                        217              3447   1417  FALL       1
I__486/I                                                  CascadeMux                     0              3447   1417  FALL       1
I__486/O                                                  CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.un2_r_Count_2_1_cry_1_c_LC_9_6_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__473/I                                                  InMux                          0              3581   1417  FALL       1
I__473/O                                                  InMux                        217              3798   1417  FALL       1
led_blink_inst.r_Count_2_2_LC_9_6_1/in3                   LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_0_LC_11_4_7/lcout
Path End         : led_blink_inst.r_Count_3_2_LC_12_3_1/in3
Capture Clock    : led_blink_inst.r_Count_3_2_LC_12_3_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_0_LC_11_4_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__799/I                                                   LocalMux                       0              2921   1417  FALL       1
I__799/O                                                   LocalMux                     309              3230   1417  FALL       1
I__802/I                                                   InMux                          0              3230   1417  FALL       1
I__802/O                                                   InMux                        217              3447   1417  FALL       1
I__806/I                                                   CascadeMux                     0              3447   1417  FALL       1
I__806/O                                                   CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__868/I                                                   InMux                          0              3581   1417  FALL       1
I__868/O                                                   InMux                        217              3798   1417  FALL       1
led_blink_inst.r_Count_3_2_LC_12_3_1/in3                   LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_2_LC_12_3_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_1_LC_12_6_7/lcout
Path End         : led_blink_inst.r_Count_4_2_LC_11_6_1/in3
Capture Clock    : led_blink_inst.r_Count_4_2_LC_11_6_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_1_LC_12_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_1_LC_12_6_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__1145/I                                                  LocalMux                       0              2921   1417  FALL       1
I__1145/O                                                  LocalMux                     309              3230   1417  FALL       1
I__1148/I                                                  InMux                          0              3230   1417  FALL       1
I__1148/O                                                  InMux                        217              3447   1417  FALL       1
I__1151/I                                                  CascadeMux                     0              3447   1417  FALL       1
I__1151/O                                                  CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__742/I                                                   InMux                          0              3581   1417  FALL       1
I__742/O                                                   InMux                        217              3798   1417  FALL       1
led_blink_inst.r_Count_4_2_LC_11_6_1/in3                   LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_2_LC_11_6_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_19_LC_12_5_2/lcout
Path End         : led_blink_inst.r_Count_3_20_LC_12_5_3/in3
Capture Clock    : led_blink_inst.r_Count_3_20_LC_12_5_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_19_LC_12_5_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_19_LC_12_5_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__965/I                                        LocalMux                       0              2921   1066  FALL       1
I__965/O                                        LocalMux                     309              3230   1066  FALL       1
I__967/I                                        InMux                          0              3230   1066  FALL       1
I__967/O                                        InMux                        217              3447   1066  FALL       1
I__969/I                                        CascadeMux                     0              3447   1066  FALL       1
I__969/O                                        CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_3_19_LC_12_5_2/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
led_blink_inst.r_Count_3_19_LC_12_5_2/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__958/I                                        InMux                          0              3581   1417  FALL       1
I__958/O                                        InMux                        217              3798   1417  FALL       1
led_blink_inst.r_Count_3_20_LC_12_5_3/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_15_LC_12_4_6/lcout
Path End         : led_blink_inst.r_Count_3_16_LC_12_4_7/in3
Capture Clock    : led_blink_inst.r_Count_3_16_LC_12_4_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_15_LC_12_4_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__888/I                                        LocalMux                       0              2921   1066  FALL       1
I__888/O                                        LocalMux                     309              3230   1066  FALL       1
I__890/I                                        InMux                          0              3230   1066  FALL       1
I__890/O                                        InMux                        217              3447   1066  FALL       1
I__892/I                                        CascadeMux                     0              3447   1066  FALL       1
I__892/O                                        CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_3_15_LC_12_4_6/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
led_blink_inst.r_Count_3_15_LC_12_4_6/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__881/I                                        InMux                          0              3581   1417  FALL       1
I__881/O                                        InMux                        217              3798   1417  FALL       1
led_blink_inst.r_Count_3_16_LC_12_4_7/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_16_LC_12_4_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_11_LC_12_4_2/lcout
Path End         : led_blink_inst.r_Count_3_12_LC_12_4_3/in3
Capture Clock    : led_blink_inst.r_Count_3_12_LC_12_4_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_11_LC_12_4_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_11_LC_12_4_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__913/I                                        LocalMux                       0              2921   1066  FALL       1
I__913/O                                        LocalMux                     309              3230   1066  FALL       1
I__915/I                                        InMux                          0              3230   1066  FALL       1
I__915/O                                        InMux                        217              3447   1066  FALL       1
I__917/I                                        CascadeMux                     0              3447   1066  FALL       1
I__917/O                                        CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_3_11_LC_12_4_2/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
led_blink_inst.r_Count_3_11_LC_12_4_2/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__906/I                                        InMux                          0              3581   1417  FALL       1
I__906/O                                        InMux                        217              3798   1417  FALL       1
led_blink_inst.r_Count_3_12_LC_12_4_3/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_18_LC_11_8_1/lcout
Path End         : led_blink_inst.r_Count_4_19_LC_11_8_2/in3
Capture Clock    : led_blink_inst.r_Count_4_19_LC_11_8_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_18_LC_11_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_18_LC_11_8_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1179/I                                       LocalMux                       0              2921   1066  FALL       1
I__1179/O                                       LocalMux                     309              3230   1066  FALL       1
I__1181/I                                       InMux                          0              3230   1066  FALL       1
I__1181/O                                       InMux                        217              3447   1066  FALL       1
I__1183/I                                       CascadeMux                     0              3447   1066  FALL       1
I__1183/O                                       CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_4_18_LC_11_8_1/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
led_blink_inst.r_Count_4_18_LC_11_8_1/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__816/I                                        InMux                          0              3581   1417  FALL       1
I__816/O                                        InMux                        217              3798   1417  FALL       1
led_blink_inst.r_Count_4_19_LC_11_8_2/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_19_LC_11_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_13_LC_11_7_4/lcout
Path End         : led_blink_inst.r_Count_4_14_LC_11_7_5/in3
Capture Clock    : led_blink_inst.r_Count_4_14_LC_11_7_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_13_LC_11_7_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1009/I                                       LocalMux                       0              2921   1066  FALL       1
I__1009/O                                       LocalMux                     309              3230   1066  FALL       1
I__1011/I                                       InMux                          0              3230   1066  FALL       1
I__1011/O                                       InMux                        217              3447   1066  FALL       1
I__1013/I                                       CascadeMux                     0              3447   1066  FALL       1
I__1013/O                                       CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_4_13_LC_11_7_4/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
led_blink_inst.r_Count_4_13_LC_11_7_4/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__791/I                                        InMux                          0              3581   1417  FALL       1
I__791/O                                        InMux                        217              3798   1417  FALL       1
led_blink_inst.r_Count_4_14_LC_11_7_5/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_14_LC_11_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_7_LC_9_6_6/lcout
Path End         : led_blink_inst.r_Count_2_8_LC_9_6_7/in3
Capture Clock    : led_blink_inst.r_Count_2_8_LC_9_6_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_7_LC_9_6_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__547/I                                      LocalMux                       0              2921   1066  FALL       1
I__547/O                                      LocalMux                     309              3230   1066  FALL       1
I__549/I                                      InMux                          0              3230   1066  FALL       1
I__549/O                                      InMux                        217              3447   1066  FALL       1
I__551/I                                      CascadeMux                     0              3447   1066  FALL       1
I__551/O                                      CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_2_7_LC_9_6_6/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
led_blink_inst.r_Count_2_7_LC_9_6_6/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__541/I                                      InMux                          0              3581   1417  FALL       1
I__541/O                                      InMux                        217              3798   1417  FALL       1
led_blink_inst.r_Count_2_8_LC_9_6_7/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_8_LC_9_6_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.r_Count_2_3_LC_9_6_2/in3
Capture Clock    : led_blink_inst.r_Count_2_3_LC_9_6_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__474/I                                      LocalMux                       0              2921   1066  FALL       1
I__474/O                                      LocalMux                     309              3230   1066  FALL       1
I__476/I                                      InMux                          0              3230   1066  FALL       1
I__476/O                                      InMux                        217              3447   1066  FALL       1
I__478/I                                      CascadeMux                     0              3447   1066  FALL       1
I__478/O                                      CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_2_2_LC_9_6_1/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
led_blink_inst.r_Count_2_2_LC_9_6_1/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__468/I                                      InMux                          0              3581   1417  FALL       1
I__468/O                                      InMux                        217              3798   1417  FALL       1
led_blink_inst.r_Count_2_3_LC_9_6_2/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_3_LC_9_6_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.o_LED_3_LC_11_4_3/lcout
Path End         : led_blink_inst.o_LED_3_LC_11_4_3/in0
Capture Clock    : led_blink_inst.o_LED_3_LC_11_4_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.o_LED_3_LC_11_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       2
I__724/I                                Odrv4                          0              2921   1438  FALL       1
I__724/O                                Odrv4                        372              3293   1438  FALL       1
I__726/I                                LocalMux                       0              3293   1438  FALL       1
I__726/O                                LocalMux                     309              3602   1438  FALL       1
I__728/I                                InMux                          0              3602   1438  FALL       1
I__728/O                                InMux                        217              3819   1438  FALL       1
led_blink_inst.o_LED_3_LC_11_4_3/in0    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_1_LC_9_5_0/lcout
Path End         : led_blink_inst.r_Count_2_1_LC_9_5_0/in0
Capture Clock    : led_blink_inst.r_Count_2_1_LC_9_5_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_1_LC_9_5_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       3
I__489/I                                   Odrv4                          0              2921   1438  FALL       1
I__489/O                                   Odrv4                        372              3293   1438  FALL       1
I__491/I                                   LocalMux                       0              3293   1438  FALL       1
I__491/O                                   LocalMux                     309              3602   1438  FALL       1
I__493/I                                   InMux                          0              3602   1438  FALL       1
I__493/O                                   InMux                        217              3819   1438  FALL       1
led_blink_inst.r_Count_2_1_LC_9_5_0/in0    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_1_LC_9_5_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_0_LC_11_4_7/lcout
Path End         : led_blink_inst.r_Count_3_3_LC_12_3_2/in3
Capture Clock    : led_blink_inst.r_Count_3_3_LC_12_3_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_0_LC_11_4_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__799/I                                                   LocalMux                       0              2921   1417  FALL       1
I__799/O                                                   LocalMux                     309              3230   1417  FALL       1
I__802/I                                                   InMux                          0              3230   1417  FALL       1
I__802/O                                                   InMux                        217              3447   1417  FALL       1
I__806/I                                                   CascadeMux                     0              3447   1417  FALL       1
I__806/O                                                   CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.un2_r_Count_3_1_cry_1_c_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
led_blink_inst.r_Count_3_2_LC_12_3_1/carryin               LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
led_blink_inst.r_Count_3_2_LC_12_3_1/carryout              LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__863/I                                                   InMux                          0              3686   1522  FALL       1
I__863/O                                                   InMux                        217              3903   1522  FALL       1
led_blink_inst.r_Count_3_3_LC_12_3_2/in3                   LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_13_LC_11_7_4/lcout
Path End         : led_blink_inst.r_Count_4_15_LC_11_7_6/in3
Capture Clock    : led_blink_inst.r_Count_4_15_LC_11_7_6/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_13_LC_11_7_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1009/I                                       LocalMux                       0              2921   1066  FALL       1
I__1009/O                                       LocalMux                     309              3230   1066  FALL       1
I__1011/I                                       InMux                          0              3230   1066  FALL       1
I__1011/O                                       InMux                        217              3447   1066  FALL       1
I__1013/I                                       CascadeMux                     0              3447   1066  FALL       1
I__1013/O                                       CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_4_13_LC_11_7_4/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
led_blink_inst.r_Count_4_13_LC_11_7_4/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
led_blink_inst.r_Count_4_14_LC_11_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
led_blink_inst.r_Count_4_14_LC_11_7_5/carryout  LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__790/I                                        InMux                          0              3686   1522  FALL       1
I__790/O                                        InMux                        217              3903   1522  FALL       1
led_blink_inst.r_Count_4_15_LC_11_7_6/in3       LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_15_LC_11_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_1_LC_12_6_7/lcout
Path End         : led_blink_inst.r_Count_4_3_LC_11_6_2/in3
Capture Clock    : led_blink_inst.r_Count_4_3_LC_11_6_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_1_LC_12_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_1_LC_12_6_7/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__1145/I                                                  LocalMux                       0              2921   1417  FALL       1
I__1145/O                                                  LocalMux                     309              3230   1417  FALL       1
I__1148/I                                                  InMux                          0              3230   1417  FALL       1
I__1148/O                                                  InMux                        217              3447   1417  FALL       1
I__1151/I                                                  CascadeMux                     0              3447   1417  FALL       1
I__1151/O                                                  CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.un2_r_Count_4_1_cry_1_c_LC_11_6_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
led_blink_inst.r_Count_4_2_LC_11_6_1/carryin               LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
led_blink_inst.r_Count_4_2_LC_11_6_1/carryout              LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__741/I                                                   InMux                          0              3686   1522  FALL       1
I__741/O                                                   InMux                        217              3903   1522  FALL       1
led_blink_inst.r_Count_4_3_LC_11_6_2/in3                   LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_3_LC_8_7_2/in3
Capture Clock    : led_blink_inst.r_Count_1_3_LC_8_7_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__233/I                                                  LocalMux                       0              2921   1417  FALL       1
I__233/O                                                  LocalMux                     309              3230   1417  FALL       1
I__237/I                                                  InMux                          0              3230   1417  FALL       1
I__237/O                                                  InMux                        217              3447   1417  FALL       1
I__241/I                                                  CascadeMux                     0              3447   1417  FALL       1
I__241/O                                                  CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.un3_r_Count_1_1_cry_1_c_LC_8_7_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
led_blink_inst.r_Count_1_2_LC_8_7_1/carryin               LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
led_blink_inst.r_Count_1_2_LC_8_7_1/carryout              LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__222/I                                                  InMux                          0              3686   1522  FALL       1
I__222/O                                                  InMux                        217              3903   1522  FALL       1
led_blink_inst.r_Count_1_3_LC_8_7_2/in3                   LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_20_LC_12_5_3/lcout
Path End         : led_blink_inst.r_Count_3_22_LC_12_5_5/in3
Capture Clock    : led_blink_inst.r_Count_3_22_LC_12_5_5/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_20_LC_12_5_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_20_LC_12_5_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__959/I                                              LocalMux                       0              2921   1066  FALL       1
I__959/O                                              LocalMux                     309              3230   1066  FALL       1
I__961/I                                              InMux                          0              3230   1066  FALL       1
I__961/O                                              InMux                        217              3447   1066  FALL       1
I__963/I                                              CascadeMux                     0              3447   1066  FALL       1
I__963/O                                              CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_3_20_LC_12_5_3/in2             LogicCell40_SEQ_MODE_1000      0              3447   1522  FALL       1
led_blink_inst.r_Count_3_20_LC_12_5_3/carryout        LogicCell40_SEQ_MODE_1000    133              3581   1522  FALL       2
led_blink_inst.r_Count_3_RNO_0_21_LC_12_5_4/carryin   LogicCell40_SEQ_MODE_0000      0              3581   1522  FALL       1
led_blink_inst.r_Count_3_RNO_0_21_LC_12_5_4/carryout  LogicCell40_SEQ_MODE_0000    105              3686   1522  FALL       2
I__944/I                                              InMux                          0              3686   1522  FALL       1
I__944/O                                              InMux                        217              3903   1522  FALL       1
led_blink_inst.r_Count_3_22_LC_12_5_5/in3             LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_22_LC_12_5_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_12_LC_12_4_3/lcout
Path End         : led_blink_inst.r_Count_3_14_LC_12_4_5/in3
Capture Clock    : led_blink_inst.r_Count_3_14_LC_12_4_5/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_12_LC_12_4_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_12_LC_12_4_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__907/I                                              LocalMux                       0              2921   1066  FALL       1
I__907/O                                              LocalMux                     309              3230   1066  FALL       1
I__909/I                                              InMux                          0              3230   1066  FALL       1
I__909/O                                              InMux                        217              3447   1066  FALL       1
I__911/I                                              CascadeMux                     0              3447   1066  FALL       1
I__911/O                                              CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_3_12_LC_12_4_3/in2             LogicCell40_SEQ_MODE_1000      0              3447   1522  FALL       1
led_blink_inst.r_Count_3_12_LC_12_4_3/carryout        LogicCell40_SEQ_MODE_1000    133              3581   1522  FALL       2
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryin   LogicCell40_SEQ_MODE_0000      0              3581   1522  FALL       1
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/carryout  LogicCell40_SEQ_MODE_0000    105              3686   1522  FALL       2
I__893/I                                              InMux                          0              3686   1522  FALL       1
I__893/O                                              InMux                        217              3903   1522  FALL       1
led_blink_inst.r_Count_3_14_LC_12_4_5/in3             LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_4_LC_12_3_3/lcout
Path End         : led_blink_inst.r_Count_3_6_LC_12_3_5/in3
Capture Clock    : led_blink_inst.r_Count_3_6_LC_12_3_5/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_4_LC_12_3_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__858/I                                             LocalMux                       0              2921   1066  FALL       1
I__858/O                                             LocalMux                     309              3230   1066  FALL       1
I__860/I                                             InMux                          0              3230   1066  FALL       1
I__860/O                                             InMux                        217              3447   1066  FALL       1
I__862/I                                             CascadeMux                     0              3447   1066  FALL       1
I__862/O                                             CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_3_4_LC_12_3_3/in2             LogicCell40_SEQ_MODE_1000      0              3447   1522  FALL       1
led_blink_inst.r_Count_3_4_LC_12_3_3/carryout        LogicCell40_SEQ_MODE_1000    133              3581   1522  FALL       2
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryin   LogicCell40_SEQ_MODE_0000      0              3581   1522  FALL       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/carryout  LogicCell40_SEQ_MODE_0000    105              3686   1522  FALL       2
I__844/I                                             InMux                          0              3686   1522  FALL       1
I__844/O                                             InMux                        217              3903   1522  FALL       1
led_blink_inst.r_Count_3_6_LC_12_3_5/in3             LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_6_LC_12_3_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_19_LC_11_8_2/lcout
Path End         : led_blink_inst.r_Count_4_21_LC_11_8_4/in3
Capture Clock    : led_blink_inst.r_Count_4_21_LC_11_8_4/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_19_LC_11_8_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_19_LC_11_8_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1166/I                                             LocalMux                       0              2921   1066  FALL       1
I__1166/O                                             LocalMux                     309              3230   1066  FALL       1
I__1168/I                                             InMux                          0              3230   1066  FALL       1
I__1168/O                                             InMux                        217              3447   1066  FALL       1
I__1170/I                                             CascadeMux                     0              3447   1066  FALL       1
I__1170/O                                             CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_4_19_LC_11_8_2/in2             LogicCell40_SEQ_MODE_1000      0              3447   1522  FALL       1
led_blink_inst.r_Count_4_19_LC_11_8_2/carryout        LogicCell40_SEQ_MODE_1000    133              3581   1522  FALL       2
led_blink_inst.r_Count_4_RNO_0_20_LC_11_8_3/carryin   LogicCell40_SEQ_MODE_0000      0              3581   1522  FALL       1
led_blink_inst.r_Count_4_RNO_0_20_LC_11_8_3/carryout  LogicCell40_SEQ_MODE_0000    105              3686   1522  FALL       2
I__814/I                                              InMux                          0              3686   1522  FALL       1
I__814/O                                              InMux                        217              3903   1522  FALL       1
led_blink_inst.r_Count_4_21_LC_11_8_4/in3             LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_21_LC_11_8_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_21_LC_9_8_4/lcout
Path End         : led_blink_inst.r_Count_2_23_LC_9_8_6/in3
Capture Clock    : led_blink_inst.r_Count_2_23_LC_9_8_6/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_21_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__716/I                                             LocalMux                       0              2921   1066  FALL       1
I__716/O                                             LocalMux                     309              3230   1066  FALL       1
I__718/I                                             InMux                          0              3230   1066  FALL       1
I__718/O                                             InMux                        217              3447   1066  FALL       1
I__720/I                                             CascadeMux                     0              3447   1066  FALL       1
I__720/O                                             CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_2_21_LC_9_8_4/in2             LogicCell40_SEQ_MODE_1000      0              3447   1522  FALL       1
led_blink_inst.r_Count_2_21_LC_9_8_4/carryout        LogicCell40_SEQ_MODE_1000    133              3581   1522  FALL       2
led_blink_inst.r_Count_2_RNO_0_22_LC_9_8_5/carryin   LogicCell40_SEQ_MODE_0000      0              3581   1522  FALL       1
led_blink_inst.r_Count_2_RNO_0_22_LC_9_8_5/carryout  LogicCell40_SEQ_MODE_0000    105              3686   1522  FALL       1
I__713/I                                             InMux                          0              3686   1522  FALL       1
I__713/O                                             InMux                        217              3903   1522  FALL       1
led_blink_inst.r_Count_2_23_LC_9_8_6/in3             LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_23_LC_9_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_4_LC_8_7_3/lcout
Path End         : led_blink_inst.r_Count_1_6_LC_8_7_5/in3
Capture Clock    : led_blink_inst.r_Count_1_6_LC_8_7_5/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_4_LC_8_7_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__217/I                                            LocalMux                       0              2921   1066  FALL       1
I__217/O                                            LocalMux                     309              3230   1066  FALL       1
I__219/I                                            InMux                          0              3230   1066  FALL       1
I__219/O                                            InMux                        217              3447   1066  FALL       1
I__221/I                                            CascadeMux                     0              3447   1066  FALL       1
I__221/O                                            CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_1_4_LC_8_7_3/in2             LogicCell40_SEQ_MODE_1000      0              3447   1522  FALL       1
led_blink_inst.r_Count_1_4_LC_8_7_3/carryout        LogicCell40_SEQ_MODE_1000    133              3581   1522  FALL       2
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              3581   1522  FALL       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/carryout  LogicCell40_SEQ_MODE_0000    105              3686   1522  FALL       2
I__301/I                                            InMux                          0              3686   1522  FALL       1
I__301/O                                            InMux                        217              3903   1522  FALL       1
led_blink_inst.r_Count_1_6_LC_8_7_5/in3             LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_17_LC_12_8_3/lcout
Path End         : led_blink_inst.r_Count_4_18_LC_11_8_1/in3
Capture Clock    : led_blink_inst.r_Count_4_18_LC_11_8_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_17_LC_12_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_17_LC_12_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__1050/I                                             LocalMux                       0              2921   1529  FALL       1
I__1050/O                                             LocalMux                     309              3230   1529  FALL       1
I__1052/I                                             InMux                          0              3230   1529  FALL       1
I__1052/O                                             InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__817/I                                              InMux                          0              3693   1529  FALL       1
I__817/O                                              InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_4_18_LC_11_8_1/in3             LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_18_LC_11_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_9_LC_12_6_3/lcout
Path End         : led_blink_inst.r_Count_4_10_LC_11_7_1/in3
Capture Clock    : led_blink_inst.r_Count_4_10_LC_11_7_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_9_LC_12_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_9_LC_12_6_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__1033/I                                            LocalMux                       0              2921   1529  FALL       1
I__1033/O                                            LocalMux                     309              3230   1529  FALL       1
I__1035/I                                            InMux                          0              3230   1529  FALL       1
I__1035/O                                            InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__795/I                                             InMux                          0              3693   1529  FALL       1
I__795/O                                             InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_4_10_LC_11_7_1/in3            LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_7_LC_12_6_1/lcout
Path End         : led_blink_inst.r_Count_4_8_LC_11_6_7/in3
Capture Clock    : led_blink_inst.r_Count_4_8_LC_11_6_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_7_LC_12_6_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_7_LC_12_6_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__1028/I                                            LocalMux                       0              2921   1529  FALL       1
I__1028/O                                            LocalMux                     309              3230   1529  FALL       1
I__1030/I                                            InMux                          0              3230   1529  FALL       1
I__1030/O                                            InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__797/I                                             InMux                          0              3693   1529  FALL       1
I__797/O                                             InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_4_8_LC_11_6_7/in3             LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_8_LC_11_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_4_LC_12_6_0/lcout
Path End         : led_blink_inst.r_Count_4_5_LC_11_6_4/in3
Capture Clock    : led_blink_inst.r_Count_4_5_LC_11_6_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_4_LC_12_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_4_LC_12_6_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__1024/I                                            LocalMux                       0              2921   1529  FALL       1
I__1024/O                                            LocalMux                     309              3230   1529  FALL       1
I__1026/I                                            InMux                          0              3230   1529  FALL       1
I__1026/O                                            InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__739/I                                             InMux                          0              3693   1529  FALL       1
I__739/O                                             InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_4_5_LC_11_6_4/in3             LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_4_LC_9_5_5/lcout
Path End         : led_blink_inst.r_Count_2_5_LC_9_6_4/in3
Capture Clock    : led_blink_inst.r_Count_2_5_LC_9_6_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_4_LC_9_5_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_4_LC_9_5_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__464/I                                            LocalMux                       0              2921   1529  FALL       1
I__464/O                                            LocalMux                     309              3230   1529  FALL       1
I__466/I                                            InMux                          0              3230   1529  FALL       1
I__466/O                                            InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__557/I                                            InMux                          0              3693   1529  FALL       1
I__557/O                                            InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_2_5_LC_9_6_4/in3             LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_14_LC_8_6_7/lcout
Path End         : led_blink_inst.r_Count_2_15_LC_9_7_6/in3
Capture Clock    : led_blink_inst.r_Count_2_15_LC_9_7_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_14_LC_8_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_14_LC_8_6_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__624/I                                             LocalMux                       0              2921   1529  FALL       1
I__624/O                                             LocalMux                     309              3230   1529  FALL       1
I__626/I                                             InMux                          0              3230   1529  FALL       1
I__626/O                                             InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__614/I                                             InMux                          0              3693   1529  FALL       1
I__614/O                                             InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_2_15_LC_9_7_6/in3             LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1074/I                                           ClkMux                         0              2073  RISE       1
I__1074/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_22_LC_12_5_5/lcout
Path End         : led_blink_inst.r_Count_3_23_LC_12_5_6/in3
Capture Clock    : led_blink_inst.r_Count_3_23_LC_12_5_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_22_LC_12_5_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_22_LC_12_5_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__946/I                                        LocalMux                       0              2921   1066  FALL       1
I__946/O                                        LocalMux                     309              3230   1066  FALL       1
I__948/I                                        InMux                          0              3230   1066  FALL       1
I__948/O                                        InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_3_22_LC_12_5_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
led_blink_inst.r_Count_3_22_LC_12_5_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       1
I__943/I                                        InMux                          0              3693   1529  FALL       1
I__943/O                                        InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_3_23_LC_12_5_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1087/I                                           ClkMux                         0              2073  RISE       1
I__1087/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_23_LC_12_5_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_14_LC_12_4_5/lcout
Path End         : led_blink_inst.r_Count_3_15_LC_12_4_6/in3
Capture Clock    : led_blink_inst.r_Count_3_15_LC_12_4_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_14_LC_12_4_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_14_LC_12_4_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__894/I                                        LocalMux                       0              2921   1066  FALL       1
I__894/O                                        LocalMux                     309              3230   1066  FALL       1
I__896/I                                        InMux                          0              3230   1066  FALL       1
I__896/O                                        InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_3_14_LC_12_4_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
led_blink_inst.r_Count_3_14_LC_12_4_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__887/I                                        InMux                          0              3693   1529  FALL       1
I__887/O                                        InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_3_15_LC_12_4_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_3_LC_12_3_2/lcout
Path End         : led_blink_inst.r_Count_3_4_LC_12_3_3/in3
Capture Clock    : led_blink_inst.r_Count_3_4_LC_12_3_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_3_LC_12_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_3_LC_12_3_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__864/I                                       LocalMux                       0              2921   1066  FALL       1
I__864/O                                       LocalMux                     309              3230   1066  FALL       1
I__866/I                                       InMux                          0              3230   1066  FALL       1
I__866/O                                       InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_3_3_LC_12_3_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
led_blink_inst.r_Count_3_3_LC_12_3_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__857/I                                       InMux                          0              3693   1529  FALL       1
I__857/O                                       InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_3_4_LC_12_3_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1090/I                                           ClkMux                         0              2073  RISE       1
I__1090/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_4_LC_12_3_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_22_LC_11_8_5/lcout
Path End         : led_blink_inst.r_Count_4_23_LC_11_8_6/in3
Capture Clock    : led_blink_inst.r_Count_4_23_LC_11_8_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_22_LC_11_8_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1154/I                                       LocalMux                       0              2921   1066  FALL       1
I__1154/O                                       LocalMux                     309              3230   1066  FALL       1
I__1156/I                                       InMux                          0              3230   1066  FALL       1
I__1156/O                                       InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_4_22_LC_11_8_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
led_blink_inst.r_Count_4_22_LC_11_8_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       1
I__812/I                                        InMux                          0              3693   1529  FALL       1
I__812/O                                        InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_4_23_LC_11_8_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_23_LC_11_8_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_21_LC_11_8_4/lcout
Path End         : led_blink_inst.r_Count_4_22_LC_11_8_5/in3
Capture Clock    : led_blink_inst.r_Count_4_22_LC_11_8_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_21_LC_11_8_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_21_LC_11_8_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__985/I                                        LocalMux                       0              2921   1066  FALL       1
I__985/O                                        LocalMux                     309              3230   1066  FALL       1
I__987/I                                        InMux                          0              3230   1066  FALL       1
I__987/O                                        InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_4_21_LC_11_8_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
led_blink_inst.r_Count_4_21_LC_11_8_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__813/I                                        InMux                          0              3693   1529  FALL       1
I__813/O                                        InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_4_22_LC_11_8_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_10_LC_11_7_1/lcout
Path End         : led_blink_inst.r_Count_4_11_LC_11_7_2/in3
Capture Clock    : led_blink_inst.r_Count_4_11_LC_11_7_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_10_LC_11_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_10_LC_11_7_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1015/I                                       LocalMux                       0              2921   1066  FALL       1
I__1015/O                                       LocalMux                     309              3230   1066  FALL       1
I__1017/I                                       InMux                          0              3230   1066  FALL       1
I__1017/O                                       InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_4_10_LC_11_7_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
led_blink_inst.r_Count_4_10_LC_11_7_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__794/I                                        InMux                          0              3693   1529  FALL       1
I__794/O                                        InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_4_11_LC_11_7_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_6_LC_9_6_5/lcout
Path End         : led_blink_inst.r_Count_2_7_LC_9_6_6/in3
Capture Clock    : led_blink_inst.r_Count_2_7_LC_9_6_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_6_LC_9_6_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__553/I                                      LocalMux                       0              2921   1066  FALL       1
I__553/O                                      LocalMux                     309              3230   1066  FALL       1
I__555/I                                      InMux                          0              3230   1066  FALL       1
I__555/O                                      InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_2_6_LC_9_6_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
led_blink_inst.r_Count_2_6_LC_9_6_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__546/I                                      InMux                          0              3693   1529  FALL       1
I__546/O                                      InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_2_7_LC_9_6_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_7_LC_9_6_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_5_LC_9_6_4/lcout
Path End         : led_blink_inst.r_Count_2_6_LC_9_6_5/in3
Capture Clock    : led_blink_inst.r_Count_2_6_LC_9_6_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_5_LC_9_6_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_5_LC_9_6_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__558/I                                      LocalMux                       0              2921   1066  FALL       1
I__558/O                                      LocalMux                     309              3230   1066  FALL       1
I__560/I                                      InMux                          0              3230   1066  FALL       1
I__560/O                                      InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_2_5_LC_9_6_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
led_blink_inst.r_Count_2_5_LC_9_6_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__552/I                                      InMux                          0              3693   1529  FALL       1
I__552/O                                      InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_2_6_LC_9_6_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_6_LC_9_6_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_7_LC_8_7_6/lcout
Path End         : led_blink_inst.r_Count_1_8_LC_8_7_7/in3
Capture Clock    : led_blink_inst.r_Count_1_8_LC_8_7_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_7_LC_8_7_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__295/I                                      LocalMux                       0              2921   1066  FALL       1
I__295/O                                      LocalMux                     309              3230   1066  FALL       1
I__297/I                                      InMux                          0              3230   1066  FALL       1
I__297/O                                      InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_1_7_LC_8_7_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
led_blink_inst.r_Count_1_7_LC_8_7_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__288/I                                      InMux                          0              3693   1529  FALL       1
I__288/O                                      InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_1_8_LC_8_7_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_6_LC_8_7_5/lcout
Path End         : led_blink_inst.r_Count_1_7_LC_8_7_6/in3
Capture Clock    : led_blink_inst.r_Count_1_7_LC_8_7_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_6_LC_8_7_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_6_LC_8_7_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__302/I                                      LocalMux                       0              2921   1066  FALL       1
I__302/O                                      LocalMux                     309              3230   1066  FALL       1
I__304/I                                      InMux                          0              3230   1066  FALL       1
I__304/O                                      InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_1_6_LC_8_7_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
led_blink_inst.r_Count_1_6_LC_8_7_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__294/I                                      InMux                          0              3693   1529  FALL       1
I__294/O                                      InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_1_7_LC_8_7_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_7_LC_8_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_3_LC_8_7_2/lcout
Path End         : led_blink_inst.r_Count_1_4_LC_8_7_3/in3
Capture Clock    : led_blink_inst.r_Count_1_4_LC_8_7_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_3_LC_8_7_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_3_LC_8_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__223/I                                      LocalMux                       0              2921   1066  FALL       1
I__223/O                                      LocalMux                     309              3230   1066  FALL       1
I__225/I                                      InMux                          0              3230   1066  FALL       1
I__225/O                                      InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_1_3_LC_8_7_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
led_blink_inst.r_Count_1_3_LC_8_7_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__216/I                                      InMux                          0              3693   1529  FALL       1
I__216/O                                      InMux                        217              3910   1529  FALL       1
led_blink_inst.r_Count_1_4_LC_8_7_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_4_LC_8_7_3/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_8_LC_11_3_2/lcout
Path End         : led_blink_inst.r_Count_3_9_LC_12_4_0/in3
Capture Clock    : led_blink_inst.r_Count_3_9_LC_12_4_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1052
-------------------------------------   ---- 
End-of-path arrival time (ps)           3973
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_8_LC_11_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_8_LC_11_3_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1592  FALL       2
I__831/I                                             LocalMux                       0              2921   1592  FALL       1
I__831/O                                             LocalMux                     309              3230   1592  FALL       1
I__833/I                                             InMux                          0              3230   1592  FALL       1
I__833/O                                             InMux                        217              3447   1592  FALL       1
I__835/I                                             CascadeMux                     0              3447   1592  FALL       1
I__835/O                                             CascadeMux                     0              3447   1592  FALL       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/in2       LogicCell40_SEQ_MODE_0000      0              3447   1592  FALL       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1592  FALL       1
IN_MUX_bfv_12_4_0_/carryinitin                       ICE_CARRY_IN_MUX               0              3581   1592  FALL       1
IN_MUX_bfv_12_4_0_/carryinitout                      ICE_CARRY_IN_MUX             175              3756   1592  FALL       2
I__820/I                                             InMux                          0              3756   1592  FALL       1
I__820/O                                             InMux                        217              3973   1592  FALL       1
led_blink_inst.r_Count_3_9_LC_12_4_0/in3             LogicCell40_SEQ_MODE_1000      0              3973   1592  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_8_LC_8_7_7/lcout
Path End         : led_blink_inst.r_Count_1_9_LC_8_8_0/in3
Capture Clock    : led_blink_inst.r_Count_1_9_LC_8_8_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1052
-------------------------------------   ---- 
End-of-path arrival time (ps)           3973
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1071/I                                           ClkMux                         0              2073  RISE       1
I__1071/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_8_LC_8_7_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_8_LC_8_7_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__289/I                                      LocalMux                       0              2921   1066  FALL       1
I__289/O                                      LocalMux                     309              3230   1066  FALL       1
I__291/I                                      InMux                          0              3230   1066  FALL       1
I__291/O                                      InMux                        217              3447   1066  FALL       1
I__293/I                                      CascadeMux                     0              3447   1066  FALL       1
I__293/O                                      CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_1_8_LC_8_7_7/in2       LogicCell40_SEQ_MODE_1000      0              3447   1592  FALL       1
led_blink_inst.r_Count_1_8_LC_8_7_7/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1592  FALL       1
IN_MUX_bfv_8_8_0_/carryinitin                 ICE_CARRY_IN_MUX               0              3581   1592  FALL       1
IN_MUX_bfv_8_8_0_/carryinitout                ICE_CARRY_IN_MUX             175              3756   1592  FALL       2
I__282/I                                      InMux                          0              3756   1592  FALL       1
I__282/O                                      InMux                        217              3973   1592  FALL       1
led_blink_inst.r_Count_1_9_LC_8_8_0/in3       LogicCell40_SEQ_MODE_1000      0              3973   1592  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1067/I                                           ClkMux                         0              2073  RISE       1
I__1067/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_9_LC_8_8_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_10_LC_8_6_6/lcout
Path End         : led_blink_inst.r_Count_2_13_LC_9_7_4/in3
Capture Clock    : led_blink_inst.r_Count_2_13_LC_9_7_4/clk
Hold Constraint  : 0p
Path slack       : 1627p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4008
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_10_LC_8_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_10_LC_8_6_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1627  FALL       2
I__526/I                                             LocalMux                       0              2921   1627  FALL       1
I__526/O                                             LocalMux                     309              3230   1627  FALL       1
I__528/I                                             InMux                          0              3230   1627  FALL       1
I__528/O                                             InMux                        217              3447   1627  FALL       1
I__530/I                                             CascadeMux                     0              3447   1627  FALL       1
I__530/O                                             CascadeMux                     0              3447   1627  FALL       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/in2       LogicCell40_SEQ_MODE_0000      0              3447   1627  FALL       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1627  FALL       2
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              3581   1627  FALL       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryout  LogicCell40_SEQ_MODE_0000    105              3686   1627  FALL       2
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              3686   1627  FALL       1
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/carryout  LogicCell40_SEQ_MODE_0000    105              3791   1627  FALL       2
I__628/I                                             InMux                          0              3791   1627  FALL       1
I__628/O                                             InMux                        217              4008   1627  FALL       1
led_blink_inst.r_Count_2_13_LC_9_7_4/in3             LogicCell40_SEQ_MODE_1000      0              4008   1627  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1074/I                                           ClkMux                         0              2073  RISE       1
I__1074/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_13_LC_9_7_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_11_LC_11_7_2/lcout
Path End         : led_blink_inst.r_Count_4_13_LC_11_7_4/in3
Capture Clock    : led_blink_inst.r_Count_4_13_LC_11_7_4/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_11_LC_11_7_2/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_11_LC_11_7_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1189/I                                             LocalMux                       0              2921   1066  FALL       1
I__1189/O                                             LocalMux                     309              3230   1066  FALL       1
I__1191/I                                             InMux                          0              3230   1066  FALL       1
I__1191/O                                             InMux                        217              3447   1066  FALL       1
led_blink_inst.r_Count_4_11_LC_11_7_2/in1             LogicCell40_SEQ_MODE_1000      0              3447   1634  FALL       1
led_blink_inst.r_Count_4_11_LC_11_7_2/carryout        LogicCell40_SEQ_MODE_1000    245              3693   1634  FALL       2
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              3693   1634  FALL       1
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/carryout  LogicCell40_SEQ_MODE_0000    105              3798   1634  FALL       2
I__792/I                                              InMux                          0              3798   1634  FALL       1
I__792/O                                              InMux                        217              4015   1634  FALL       1
led_blink_inst.r_Count_4_13_LC_11_7_4/in3             LogicCell40_SEQ_MODE_1000      0              4015   1634  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1079/I                                           ClkMux                         0              2073  RISE       1
I__1079/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_13_LC_11_7_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_12_LC_7_8_6/lcout
Path End         : led_blink_inst.r_Count_1_20_LC_7_8_2/in2
Capture Clock    : led_blink_inst.r_Count_1_20_LC_7_8_2/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_12_LC_7_8_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1522  FALL       2
I__262/I                                             LocalMux                       0              2921   1641  FALL       1
I__262/O                                             LocalMux                     309              3230   1641  FALL       1
I__264/I                                             InMux                          0              3230   1641  FALL       1
I__264/O                                             InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/in3     LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/ltout   LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__203/I                                             CascadeMux                     0              3714   1641  RISE       1
I__203/O                                             CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/ltout  LogicCell40_SEQ_MODE_0000    309              4022   1641  RISE       1
I__200/I                                             CascadeMux                     0              4022   1641  RISE       1
I__200/O                                             CascadeMux                     0              4022   1641  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/in2             LogicCell40_SEQ_MODE_1000      0              4022   1641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_15_LC_12_4_6/lcout
Path End         : led_blink_inst.o_LED_3_LC_11_4_3/in2
Capture Clock    : led_blink_inst.o_LED_3_LC_11_4_3/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_15_LC_12_4_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__889/I                                              LocalMux                       0              2921   1641  FALL       1
I__889/O                                              LocalMux                     309              3230   1641  FALL       1
I__891/I                                              InMux                          0              3230   1641  FALL       1
I__891/O                                              InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__732/I                                              CascadeMux                     0              3714   1641  RISE       1
I__732/O                                              CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/ltout  LogicCell40_SEQ_MODE_0000    309              4022   1641  RISE       1
I__731/I                                              CascadeMux                     0              4022   1641  RISE       1
I__731/O                                              CascadeMux                     0              4022   1641  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/in2                  LogicCell40_SEQ_MODE_1000      0              4022   1641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.r_Count_2_9_LC_9_5_4/in2
Capture Clock    : led_blink_inst.r_Count_2_9_LC_9_5_4/clk
Hold Constraint  : 0p
Path slack       : 1684p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__475/I                                             LocalMux                       0              2921   1683  FALL       1
I__475/O                                             LocalMux                     309              3230   1683  FALL       1
I__477/I                                             InMux                          0              3230   1683  FALL       1
I__477/O                                             InMux                        217              3447   1683  FALL       1
I__479/I                                             CascadeMux                     0              3447   1683  FALL       1
I__479/O                                             CascadeMux                     0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__497/I                                             CascadeMux                     0              3756   1683  RISE       1
I__497/O                                             CascadeMux                     0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/ltout  LogicCell40_SEQ_MODE_0000    309              4065   1683  RISE       1
I__494/I                                             CascadeMux                     0              4065   1683  RISE       1
I__494/O                                             CascadeMux                     0              4065   1683  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/in2              LogicCell40_SEQ_MODE_1000      0              4065   1683  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_20_LC_8_6_2/lcout
Path End         : led_blink_inst.r_Count_2_21_LC_9_8_4/in3
Capture Clock    : led_blink_inst.r_Count_2_21_LC_9_8_4/clk
Hold Constraint  : 0p
Path slack       : 1789p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_20_LC_8_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_20_LC_8_6_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       2
I__567/I                                             Odrv4                          0              2921   1788  FALL       1
I__567/O                                             Odrv4                        372              3293   1788  FALL       1
I__569/I                                             LocalMux                       0              3293   1788  FALL       1
I__569/O                                             LocalMux                     309              3602   1788  FALL       1
I__571/I                                             InMux                          0              3602   1788  FALL       1
I__571/O                                             InMux                        217              3819   1788  FALL       1
I__572/I                                             CascadeMux                     0              3819   1788  FALL       1
I__572/O                                             CascadeMux                     0              3819   1788  FALL       1
led_blink_inst.r_Count_2_RNO_0_20_LC_9_8_3/in2       LogicCell40_SEQ_MODE_0000      0              3819   1788  FALL       1
led_blink_inst.r_Count_2_RNO_0_20_LC_9_8_3/carryout  LogicCell40_SEQ_MODE_0000    133              3952   1788  FALL       2
I__715/I                                             InMux                          0              3952   1788  FALL       1
I__715/O                                             InMux                        217              4170   1788  FALL       1
led_blink_inst.r_Count_2_21_LC_9_8_4/in3             LogicCell40_SEQ_MODE_1000      0              4170   1788  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_21_LC_9_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_5_LC_11_6_4/lcout
Path End         : led_blink_inst.o_LED_4_LC_12_7_7/in1
Capture Clock    : led_blink_inst.o_LED_4_LC_12_7_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_5_LC_11_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1005/I                                           LocalMux                       0              2921   1333  FALL       1
I__1005/O                                           LocalMux                     309              3230   1333  FALL       1
I__1007/I                                           InMux                          0              3230   1333  FALL       1
I__1007/O                                           InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__1110/I                                           LocalMux                       0              3735   1880  FALL       1
I__1110/O                                           LocalMux                     309              4044   1880  FALL       1
I__1113/I                                           InMux                          0              4044   1880  FALL       1
I__1113/O                                           InMux                        217              4261   1880  FALL       1
led_blink_inst.o_LED_4_LC_12_7_7/in1                LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_4_LC_12_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_9_LC_12_4_0/lcout
Path End         : led_blink_inst.o_LED_3_LC_11_4_3/in3
Capture Clock    : led_blink_inst.o_LED_3_LC_11_4_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_9_LC_12_4_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__822/I                                              LocalMux                       0              2921   1333  FALL       1
I__822/O                                              LocalMux                     309              3230   1333  FALL       1
I__824/I                                              InMux                          0              3230   1333  FALL       1
I__824/O                                              InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__760/I                                              LocalMux                       0              3735   1880  FALL       1
I__760/O                                              LocalMux                     309              4044   1880  FALL       1
I__763/I                                              InMux                          0              4044   1880  FALL       1
I__763/O                                              InMux                        217              4261   1880  FALL       1
led_blink_inst.o_LED_3_LC_11_4_3/in3                  LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_18_LC_8_6_5/lcout
Path End         : led_blink_inst.r_Count_2_0_LC_9_5_6/in1
Capture Clock    : led_blink_inst.r_Count_2_0_LC_9_5_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_18_LC_8_6_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__588/I                                            LocalMux                       0              2921   1333  FALL       1
I__588/O                                            LocalMux                     309              3230   1333  FALL       1
I__590/I                                            InMux                          0              3230   1333  FALL       1
I__590/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__668/I                                            LocalMux                       0              3735   1880  FALL       1
I__668/O                                            LocalMux                     309              4044   1880  FALL       1
I__672/I                                            InMux                          0              4044   1880  FALL       1
I__672/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_2_0_LC_9_5_6/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_19_LC_7_9_4/lcout
Path End         : led_blink_inst.o_LED_1_LC_7_7_4/in3
Capture Clock    : led_blink_inst.o_LED_1_LC_7_7_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_19_LC_7_9_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__329/I                                            LocalMux                       0              2921   1333  FALL       1
I__329/O                                            LocalMux                     309              3230   1333  FALL       1
I__331/I                                            InMux                          0              3230   1333  FALL       1
I__331/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__413/I                                            LocalMux                       0              3735   1880  FALL       1
I__413/O                                            LocalMux                     309              4044   1880  FALL       1
I__417/I                                            InMux                          0              4044   1880  FALL       1
I__417/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.o_LED_1_LC_7_7_4/in3                 LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_1_LC_7_7_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_19_LC_7_9_4/lcout
Path End         : led_blink_inst.r_Count_1_10_LC_7_8_7/in1
Capture Clock    : led_blink_inst.r_Count_1_10_LC_7_8_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_19_LC_7_9_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__329/I                                            LocalMux                       0              2921   1333  FALL       1
I__329/O                                            LocalMux                     309              3230   1333  FALL       1
I__331/I                                            InMux                          0              3230   1333  FALL       1
I__331/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__414/I                                            LocalMux                       0              3735   1880  FALL       1
I__414/O                                            LocalMux                     309              4044   1880  FALL       1
I__421/I                                            InMux                          0              4044   1880  FALL       1
I__421/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_1_10_LC_7_8_7/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_10_LC_7_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_19_LC_7_9_4/lcout
Path End         : led_blink_inst.r_Count_1_17_LC_7_9_2/in1
Capture Clock    : led_blink_inst.r_Count_1_17_LC_7_9_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_19_LC_7_9_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__329/I                                            LocalMux                       0              2921   1333  FALL       1
I__329/O                                            LocalMux                     309              3230   1333  FALL       1
I__331/I                                            InMux                          0              3230   1333  FALL       1
I__331/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__415/I                                            LocalMux                       0              3735   1880  FALL       1
I__415/O                                            LocalMux                     309              4044   1880  FALL       1
I__425/I                                            InMux                          0              4044   1880  FALL       1
I__425/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_1_17_LC_7_9_2/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_17_LC_7_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_19_LC_7_9_4/lcout
Path End         : led_blink_inst.r_Count_1_23_LC_8_9_7/in1
Capture Clock    : led_blink_inst.r_Count_1_23_LC_8_9_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_19_LC_7_9_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__329/I                                            LocalMux                       0              2921   1333  FALL       1
I__329/O                                            LocalMux                     309              3230   1333  FALL       1
I__331/I                                            InMux                          0              3230   1333  FALL       1
I__331/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__416/I                                            LocalMux                       0              3735   1880  FALL       1
I__416/O                                            LocalMux                     309              4044   1880  FALL       1
I__429/I                                            InMux                          0              4044   1880  FALL       1
I__429/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_1_23_LC_8_9_7/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_19_LC_7_9_4/lcout
Path End         : led_blink_inst.r_Count_1_0_LC_7_7_0/in1
Capture Clock    : led_blink_inst.r_Count_1_0_LC_7_7_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_19_LC_7_9_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__329/I                                            LocalMux                       0              2921   1333  FALL       1
I__329/O                                            LocalMux                     309              3230   1333  FALL       1
I__331/I                                            InMux                          0              3230   1333  FALL       1
I__331/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__413/I                                            LocalMux                       0              3735   1880  FALL       1
I__413/O                                            LocalMux                     309              4044   1880  FALL       1
I__418/I                                            InMux                          0              4044   1880  FALL       1
I__418/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_1_0_LC_7_7_0/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_19_LC_7_9_4/lcout
Path End         : led_blink_inst.r_Count_1_15_LC_7_7_7/in0
Capture Clock    : led_blink_inst.r_Count_1_15_LC_7_7_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_19_LC_7_9_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__329/I                                            LocalMux                       0              2921   1333  FALL       1
I__329/O                                            LocalMux                     309              3230   1333  FALL       1
I__331/I                                            InMux                          0              3230   1333  FALL       1
I__331/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__413/I                                            LocalMux                       0              3735   1880  FALL       1
I__413/O                                            LocalMux                     309              4044   1880  FALL       1
I__419/I                                            InMux                          0              4044   1880  FALL       1
I__419/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_1_15_LC_7_7_7/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_15_LC_7_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_19_LC_7_9_4/lcout
Path End         : led_blink_inst.r_Count_1_5_LC_7_7_6/in1
Capture Clock    : led_blink_inst.r_Count_1_5_LC_7_7_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_19_LC_7_9_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__329/I                                            LocalMux                       0              2921   1333  FALL       1
I__329/O                                            LocalMux                     309              3230   1333  FALL       1
I__331/I                                            InMux                          0              3230   1333  FALL       1
I__331/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__413/I                                            LocalMux                       0              3735   1880  FALL       1
I__413/O                                            LocalMux                     309              4044   1880  FALL       1
I__420/I                                            InMux                          0              4044   1880  FALL       1
I__420/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_1_5_LC_7_7_6/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_5_LC_7_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_19_LC_7_9_4/lcout
Path End         : led_blink_inst.r_Count_1_12_LC_7_8_6/in0
Capture Clock    : led_blink_inst.r_Count_1_12_LC_7_8_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_19_LC_7_9_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__329/I                                            LocalMux                       0              2921   1333  FALL       1
I__329/O                                            LocalMux                     309              3230   1333  FALL       1
I__331/I                                            InMux                          0              3230   1333  FALL       1
I__331/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__414/I                                            LocalMux                       0              3735   1880  FALL       1
I__414/O                                            LocalMux                     309              4044   1880  FALL       1
I__422/I                                            InMux                          0              4044   1880  FALL       1
I__422/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_1_12_LC_7_8_6/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_19_LC_7_9_4/lcout
Path End         : led_blink_inst.r_Count_1_13_LC_7_8_5/in1
Capture Clock    : led_blink_inst.r_Count_1_13_LC_7_8_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_19_LC_7_9_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__329/I                                            LocalMux                       0              2921   1333  FALL       1
I__329/O                                            LocalMux                     309              3230   1333  FALL       1
I__331/I                                            InMux                          0              3230   1333  FALL       1
I__331/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__414/I                                            LocalMux                       0              3735   1880  FALL       1
I__414/O                                            LocalMux                     309              4044   1880  FALL       1
I__423/I                                            InMux                          0              4044   1880  FALL       1
I__423/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_1_13_LC_7_8_5/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_13_LC_7_8_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_19_LC_7_9_4/lcout
Path End         : led_blink_inst.r_Count_1_20_LC_7_8_2/in0
Capture Clock    : led_blink_inst.r_Count_1_20_LC_7_8_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_19_LC_7_9_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__329/I                                            LocalMux                       0              2921   1333  FALL       1
I__329/O                                            LocalMux                     309              3230   1333  FALL       1
I__331/I                                            InMux                          0              3230   1333  FALL       1
I__331/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__414/I                                            LocalMux                       0              3735   1880  FALL       1
I__414/O                                            LocalMux                     309              4044   1880  FALL       1
I__424/I                                            InMux                          0              4044   1880  FALL       1
I__424/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_1_20_LC_7_8_2/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_19_LC_7_9_4/lcout
Path End         : led_blink_inst.r_Count_1_18_LC_7_9_0/in1
Capture Clock    : led_blink_inst.r_Count_1_18_LC_7_9_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_19_LC_7_9_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__329/I                                            LocalMux                       0              2921   1333  FALL       1
I__329/O                                            LocalMux                     309              3230   1333  FALL       1
I__331/I                                            InMux                          0              3230   1333  FALL       1
I__331/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__415/I                                            LocalMux                       0              3735   1880  FALL       1
I__415/O                                            LocalMux                     309              4044   1880  FALL       1
I__426/I                                            InMux                          0              4044   1880  FALL       1
I__426/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_1_18_LC_7_9_0/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_18_LC_7_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_19_LC_7_9_4/lcout
Path End         : led_blink_inst.r_Count_1_19_LC_7_9_4/in1
Capture Clock    : led_blink_inst.r_Count_1_19_LC_7_9_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_19_LC_7_9_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__329/I                                            LocalMux                       0              2921   1333  FALL       1
I__329/O                                            LocalMux                     309              3230   1333  FALL       1
I__331/I                                            InMux                          0              3230   1333  FALL       1
I__331/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__415/I                                            LocalMux                       0              3735   1880  FALL       1
I__415/O                                            LocalMux                     309              4044   1880  FALL       1
I__427/I                                            InMux                          0              4044   1880  FALL       1
I__427/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_1_19_LC_7_9_4/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_19_LC_7_9_4/lcout
Path End         : led_blink_inst.r_Count_1_21_LC_7_9_5/in0
Capture Clock    : led_blink_inst.r_Count_1_21_LC_7_9_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_19_LC_7_9_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__329/I                                            LocalMux                       0              2921   1333  FALL       1
I__329/O                                            LocalMux                     309              3230   1333  FALL       1
I__331/I                                            InMux                          0              3230   1333  FALL       1
I__331/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_1_RNIOP0B_23_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__415/I                                            LocalMux                       0              3735   1880  FALL       1
I__415/O                                            LocalMux                     309              4044   1880  FALL       1
I__428/I                                            InMux                          0              4044   1880  FALL       1
I__428/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_1_21_LC_7_9_5/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_21_LC_7_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_18_LC_8_6_5/lcout
Path End         : led_blink_inst.o_LED_2_LC_9_4_7/in0
Capture Clock    : led_blink_inst.o_LED_2_LC_9_4_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_18_LC_8_6_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__588/I                                            LocalMux                       0              2921   1333  FALL       1
I__588/O                                            LocalMux                     309              3230   1333  FALL       1
I__590/I                                            InMux                          0              3230   1333  FALL       1
I__590/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__669/I                                            LocalMux                       0              3735   1880  FALL       1
I__669/O                                            LocalMux                     309              4044   1880  FALL       1
I__675/I                                            InMux                          0              4044   1880  FALL       1
I__675/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.o_LED_2_LC_9_4_7/in0                 LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_2_LC_9_4_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_18_LC_8_6_5/lcout
Path End         : led_blink_inst.r_Count_2_10_LC_8_6_6/in1
Capture Clock    : led_blink_inst.r_Count_2_10_LC_8_6_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_18_LC_8_6_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__588/I                                            LocalMux                       0              2921   1333  FALL       1
I__588/O                                            LocalMux                     309              3230   1333  FALL       1
I__590/I                                            InMux                          0              3230   1333  FALL       1
I__590/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__670/I                                            LocalMux                       0              3735   1880  FALL       1
I__670/O                                            LocalMux                     309              4044   1880  FALL       1
I__678/I                                            InMux                          0              4044   1880  FALL       1
I__678/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_2_10_LC_8_6_6/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_10_LC_8_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_18_LC_8_6_5/lcout
Path End         : led_blink_inst.r_Count_2_4_LC_9_5_5/in0
Capture Clock    : led_blink_inst.r_Count_2_4_LC_9_5_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_18_LC_8_6_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__588/I                                            LocalMux                       0              2921   1333  FALL       1
I__588/O                                            LocalMux                     309              3230   1333  FALL       1
I__590/I                                            InMux                          0              3230   1333  FALL       1
I__590/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__668/I                                            LocalMux                       0              3735   1880  FALL       1
I__668/O                                            LocalMux                     309              4044   1880  FALL       1
I__673/I                                            InMux                          0              4044   1880  FALL       1
I__673/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_2_4_LC_9_5_5/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_4_LC_9_5_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_18_LC_8_6_5/lcout
Path End         : led_blink_inst.r_Count_2_9_LC_9_5_4/in1
Capture Clock    : led_blink_inst.r_Count_2_9_LC_9_5_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_18_LC_8_6_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__588/I                                            LocalMux                       0              2921   1333  FALL       1
I__588/O                                            LocalMux                     309              3230   1333  FALL       1
I__590/I                                            InMux                          0              3230   1333  FALL       1
I__590/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__668/I                                            LocalMux                       0              3735   1880  FALL       1
I__668/O                                            LocalMux                     309              4044   1880  FALL       1
I__674/I                                            InMux                          0              4044   1880  FALL       1
I__674/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_2_9_LC_9_5_4/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_18_LC_8_6_5/lcout
Path End         : led_blink_inst.r_Count_2_11_LC_9_4_3/in0
Capture Clock    : led_blink_inst.r_Count_2_11_LC_9_4_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_18_LC_8_6_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__588/I                                            LocalMux                       0              2921   1333  FALL       1
I__588/O                                            LocalMux                     309              3230   1333  FALL       1
I__590/I                                            InMux                          0              3230   1333  FALL       1
I__590/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__669/I                                            LocalMux                       0              3735   1880  FALL       1
I__669/O                                            LocalMux                     309              4044   1880  FALL       1
I__676/I                                            InMux                          0              4044   1880  FALL       1
I__676/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_2_11_LC_9_4_3/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_11_LC_9_4_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_18_LC_8_6_5/lcout
Path End         : led_blink_inst.r_Count_2_16_LC_9_4_4/in1
Capture Clock    : led_blink_inst.r_Count_2_16_LC_9_4_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_18_LC_8_6_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__588/I                                            LocalMux                       0              2921   1333  FALL       1
I__588/O                                            LocalMux                     309              3230   1333  FALL       1
I__590/I                                            InMux                          0              3230   1333  FALL       1
I__590/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__669/I                                            LocalMux                       0              3735   1880  FALL       1
I__669/O                                            LocalMux                     309              4044   1880  FALL       1
I__677/I                                            InMux                          0              4044   1880  FALL       1
I__677/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_2_16_LC_9_4_4/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_16_LC_9_4_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_18_LC_8_6_5/lcout
Path End         : led_blink_inst.r_Count_2_14_LC_8_6_7/in0
Capture Clock    : led_blink_inst.r_Count_2_14_LC_8_6_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_18_LC_8_6_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__588/I                                            LocalMux                       0              2921   1333  FALL       1
I__588/O                                            LocalMux                     309              3230   1333  FALL       1
I__590/I                                            InMux                          0              3230   1333  FALL       1
I__590/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__670/I                                            LocalMux                       0              3735   1880  FALL       1
I__670/O                                            LocalMux                     309              4044   1880  FALL       1
I__679/I                                            InMux                          0              4044   1880  FALL       1
I__679/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_2_14_LC_8_6_7/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_14_LC_8_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_18_LC_8_6_5/lcout
Path End         : led_blink_inst.r_Count_2_17_LC_8_6_0/in1
Capture Clock    : led_blink_inst.r_Count_2_17_LC_8_6_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_18_LC_8_6_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__588/I                                            LocalMux                       0              2921   1333  FALL       1
I__588/O                                            LocalMux                     309              3230   1333  FALL       1
I__590/I                                            InMux                          0              3230   1333  FALL       1
I__590/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__670/I                                            LocalMux                       0              3735   1880  FALL       1
I__670/O                                            LocalMux                     309              4044   1880  FALL       1
I__680/I                                            InMux                          0              4044   1880  FALL       1
I__680/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_2_17_LC_8_6_0/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_17_LC_8_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_18_LC_8_6_5/lcout
Path End         : led_blink_inst.r_Count_2_18_LC_8_6_5/in0
Capture Clock    : led_blink_inst.r_Count_2_18_LC_8_6_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_18_LC_8_6_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__588/I                                            LocalMux                       0              2921   1333  FALL       1
I__588/O                                            LocalMux                     309              3230   1333  FALL       1
I__590/I                                            InMux                          0              3230   1333  FALL       1
I__590/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__670/I                                            LocalMux                       0              3735   1880  FALL       1
I__670/O                                            LocalMux                     309              4044   1880  FALL       1
I__681/I                                            InMux                          0              4044   1880  FALL       1
I__681/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_2_18_LC_8_6_5/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_18_LC_8_6_5/lcout
Path End         : led_blink_inst.r_Count_2_19_LC_8_6_4/in1
Capture Clock    : led_blink_inst.r_Count_2_19_LC_8_6_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_18_LC_8_6_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__588/I                                            LocalMux                       0              2921   1333  FALL       1
I__588/O                                            LocalMux                     309              3230   1333  FALL       1
I__590/I                                            InMux                          0              3230   1333  FALL       1
I__590/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__670/I                                            LocalMux                       0              3735   1880  FALL       1
I__670/O                                            LocalMux                     309              4044   1880  FALL       1
I__682/I                                            InMux                          0              4044   1880  FALL       1
I__682/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_2_19_LC_8_6_4/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_19_LC_8_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_18_LC_8_6_5/lcout
Path End         : led_blink_inst.r_Count_2_20_LC_8_6_2/in1
Capture Clock    : led_blink_inst.r_Count_2_20_LC_8_6_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_18_LC_8_6_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__588/I                                            LocalMux                       0              2921   1333  FALL       1
I__588/O                                            LocalMux                     309              3230   1333  FALL       1
I__590/I                                            InMux                          0              3230   1333  FALL       1
I__590/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__670/I                                            LocalMux                       0              3735   1880  FALL       1
I__670/O                                            LocalMux                     309              4044   1880  FALL       1
I__683/I                                            InMux                          0              4044   1880  FALL       1
I__683/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_2_20_LC_8_6_2/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_20_LC_8_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_9_LC_12_4_0/lcout
Path End         : led_blink_inst.r_Count_3_17_LC_11_5_1/in1
Capture Clock    : led_blink_inst.r_Count_3_17_LC_11_5_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_9_LC_12_4_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__822/I                                              LocalMux                       0              2921   1333  FALL       1
I__822/O                                              LocalMux                     309              3230   1333  FALL       1
I__824/I                                              InMux                          0              3230   1333  FALL       1
I__824/O                                              InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__761/I                                              LocalMux                       0              3735   1880  FALL       1
I__761/O                                              LocalMux                     309              4044   1880  FALL       1
I__766/I                                              InMux                          0              4044   1880  FALL       1
I__766/O                                              InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_3_17_LC_11_5_1/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_17_LC_11_5_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_9_LC_12_4_0/lcout
Path End         : led_blink_inst.r_Count_3_5_LC_11_3_6/in1
Capture Clock    : led_blink_inst.r_Count_3_5_LC_11_3_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_9_LC_12_4_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__822/I                                              LocalMux                       0              2921   1333  FALL       1
I__822/O                                              LocalMux                     309              3230   1333  FALL       1
I__824/I                                              InMux                          0              3230   1333  FALL       1
I__824/O                                              InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__762/I                                              LocalMux                       0              3735   1880  FALL       1
I__762/O                                              LocalMux                     309              4044   1880  FALL       1
I__769/I                                              InMux                          0              4044   1880  FALL       1
I__769/O                                              InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_3_5_LC_11_3_6/in1              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_5_LC_11_3_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_9_LC_12_4_0/lcout
Path End         : led_blink_inst.r_Count_3_0_LC_11_4_7/in1
Capture Clock    : led_blink_inst.r_Count_3_0_LC_11_4_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_9_LC_12_4_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__822/I                                              LocalMux                       0              2921   1333  FALL       1
I__822/O                                              LocalMux                     309              3230   1333  FALL       1
I__824/I                                              InMux                          0              3230   1333  FALL       1
I__824/O                                              InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__760/I                                              LocalMux                       0              3735   1880  FALL       1
I__760/O                                              LocalMux                     309              4044   1880  FALL       1
I__764/I                                              InMux                          0              4044   1880  FALL       1
I__764/O                                              InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_3_0_LC_11_4_7/in1              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_9_LC_12_4_0/lcout
Path End         : led_blink_inst.r_Count_3_10_LC_11_4_4/in0
Capture Clock    : led_blink_inst.r_Count_3_10_LC_11_4_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_9_LC_12_4_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__822/I                                              LocalMux                       0              2921   1333  FALL       1
I__822/O                                              LocalMux                     309              3230   1333  FALL       1
I__824/I                                              InMux                          0              3230   1333  FALL       1
I__824/O                                              InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__760/I                                              LocalMux                       0              3735   1880  FALL       1
I__760/O                                              LocalMux                     309              4044   1880  FALL       1
I__765/I                                              InMux                          0              4044   1880  FALL       1
I__765/O                                              InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_3_10_LC_11_4_4/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_10_LC_11_4_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_9_LC_12_4_0/lcout
Path End         : led_blink_inst.r_Count_3_18_LC_11_5_7/in1
Capture Clock    : led_blink_inst.r_Count_3_18_LC_11_5_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_9_LC_12_4_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__822/I                                              LocalMux                       0              2921   1333  FALL       1
I__822/O                                              LocalMux                     309              3230   1333  FALL       1
I__824/I                                              InMux                          0              3230   1333  FALL       1
I__824/O                                              InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__761/I                                              LocalMux                       0              3735   1880  FALL       1
I__761/O                                              LocalMux                     309              4044   1880  FALL       1
I__767/I                                              InMux                          0              4044   1880  FALL       1
I__767/O                                              InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_3_18_LC_11_5_7/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_18_LC_11_5_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_9_LC_12_4_0/lcout
Path End         : led_blink_inst.r_Count_3_21_LC_11_5_0/in0
Capture Clock    : led_blink_inst.r_Count_3_21_LC_11_5_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_9_LC_12_4_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__822/I                                              LocalMux                       0              2921   1333  FALL       1
I__822/O                                              LocalMux                     309              3230   1333  FALL       1
I__824/I                                              InMux                          0              3230   1333  FALL       1
I__824/O                                              InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__761/I                                              LocalMux                       0              3735   1880  FALL       1
I__761/O                                              LocalMux                     309              4044   1880  FALL       1
I__768/I                                              InMux                          0              4044   1880  FALL       1
I__768/O                                              InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_3_21_LC_11_5_0/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_21_LC_11_5_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_9_LC_12_4_0/lcout
Path End         : led_blink_inst.r_Count_3_7_LC_11_3_4/in1
Capture Clock    : led_blink_inst.r_Count_3_7_LC_11_3_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_9_LC_12_4_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__822/I                                              LocalMux                       0              2921   1333  FALL       1
I__822/O                                              LocalMux                     309              3230   1333  FALL       1
I__824/I                                              InMux                          0              3230   1333  FALL       1
I__824/O                                              InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__762/I                                              LocalMux                       0              3735   1880  FALL       1
I__762/O                                              LocalMux                     309              4044   1880  FALL       1
I__770/I                                              InMux                          0              4044   1880  FALL       1
I__770/O                                              InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_3_7_LC_11_3_4/in1              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_9_LC_12_4_0/lcout
Path End         : led_blink_inst.r_Count_3_8_LC_11_3_2/in1
Capture Clock    : led_blink_inst.r_Count_3_8_LC_11_3_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_9_LC_12_4_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_9_LC_12_4_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__822/I                                              LocalMux                       0              2921   1333  FALL       1
I__822/O                                              LocalMux                     309              3230   1333  FALL       1
I__824/I                                              InMux                          0              3230   1333  FALL       1
I__824/O                                              InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_3_RNIEUOG1_12_LC_11_4_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__762/I                                              LocalMux                       0              3735   1880  FALL       1
I__762/O                                              LocalMux                     309              4044   1880  FALL       1
I__771/I                                              InMux                          0              4044   1880  FALL       1
I__771/O                                              InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_3_8_LC_11_3_2/in1              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_8_LC_11_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_5_LC_11_6_4/lcout
Path End         : led_blink_inst.r_Count_4_4_LC_12_6_0/in1
Capture Clock    : led_blink_inst.r_Count_4_4_LC_12_6_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_5_LC_11_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1005/I                                           LocalMux                       0              2921   1333  FALL       1
I__1005/O                                           LocalMux                     309              3230   1333  FALL       1
I__1007/I                                           InMux                          0              3230   1333  FALL       1
I__1007/O                                           InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__1111/I                                           LocalMux                       0              3735   1880  FALL       1
I__1111/O                                           LocalMux                     309              4044   1880  FALL       1
I__1116/I                                           InMux                          0              4044   1880  FALL       1
I__1116/O                                           InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_4_4_LC_12_6_0/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_4_LC_12_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_5_LC_11_6_4/lcout
Path End         : led_blink_inst.r_Count_4_12_LC_12_7_1/in1
Capture Clock    : led_blink_inst.r_Count_4_12_LC_12_7_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_5_LC_11_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1005/I                                           LocalMux                       0              2921   1333  FALL       1
I__1005/O                                           LocalMux                     309              3230   1333  FALL       1
I__1007/I                                           InMux                          0              3230   1333  FALL       1
I__1007/O                                           InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__1110/I                                           LocalMux                       0              3735   1880  FALL       1
I__1110/O                                           LocalMux                     309              4044   1880  FALL       1
I__1114/I                                           InMux                          0              4044   1880  FALL       1
I__1114/O                                           InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_4_12_LC_12_7_1/in1           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_12_LC_12_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_5_LC_11_6_4/lcout
Path End         : led_blink_inst.r_Count_4_16_LC_12_7_0/in0
Capture Clock    : led_blink_inst.r_Count_4_16_LC_12_7_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_5_LC_11_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1005/I                                           LocalMux                       0              2921   1333  FALL       1
I__1005/O                                           LocalMux                     309              3230   1333  FALL       1
I__1007/I                                           InMux                          0              3230   1333  FALL       1
I__1007/O                                           InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__1110/I                                           LocalMux                       0              3735   1880  FALL       1
I__1110/O                                           LocalMux                     309              4044   1880  FALL       1
I__1115/I                                           InMux                          0              4044   1880  FALL       1
I__1115/O                                           InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_4_16_LC_12_7_0/in0           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_16_LC_12_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_5_LC_11_6_4/lcout
Path End         : led_blink_inst.r_Count_4_6_LC_12_6_2/in1
Capture Clock    : led_blink_inst.r_Count_4_6_LC_12_6_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_5_LC_11_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1005/I                                           LocalMux                       0              2921   1333  FALL       1
I__1005/O                                           LocalMux                     309              3230   1333  FALL       1
I__1007/I                                           InMux                          0              3230   1333  FALL       1
I__1007/O                                           InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__1111/I                                           LocalMux                       0              3735   1880  FALL       1
I__1111/O                                           LocalMux                     309              4044   1880  FALL       1
I__1117/I                                           InMux                          0              4044   1880  FALL       1
I__1117/O                                           InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_4_6_LC_12_6_2/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_6_LC_12_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_5_LC_11_6_4/lcout
Path End         : led_blink_inst.r_Count_4_7_LC_12_6_1/in0
Capture Clock    : led_blink_inst.r_Count_4_7_LC_12_6_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_5_LC_11_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1005/I                                           LocalMux                       0              2921   1333  FALL       1
I__1005/O                                           LocalMux                     309              3230   1333  FALL       1
I__1007/I                                           InMux                          0              3230   1333  FALL       1
I__1007/O                                           InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__1111/I                                           LocalMux                       0              3735   1880  FALL       1
I__1111/O                                           LocalMux                     309              4044   1880  FALL       1
I__1118/I                                           InMux                          0              4044   1880  FALL       1
I__1118/O                                           InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_4_7_LC_12_6_1/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_7_LC_12_6_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_5_LC_11_6_4/lcout
Path End         : led_blink_inst.r_Count_4_9_LC_12_6_3/in0
Capture Clock    : led_blink_inst.r_Count_4_9_LC_12_6_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_5_LC_11_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1005/I                                           LocalMux                       0              2921   1333  FALL       1
I__1005/O                                           LocalMux                     309              3230   1333  FALL       1
I__1007/I                                           InMux                          0              3230   1333  FALL       1
I__1007/O                                           InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__1111/I                                           LocalMux                       0              3735   1880  FALL       1
I__1111/O                                           LocalMux                     309              4044   1880  FALL       1
I__1119/I                                           InMux                          0              4044   1880  FALL       1
I__1119/O                                           InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_4_9_LC_12_6_3/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_9_LC_12_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.o_LED_1_LC_7_7_4/in0
Capture Clock    : led_blink_inst.o_LED_1_LC_7_7_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__234/I                                            LocalMux                       0              2921   1880  FALL       1
I__234/O                                            LocalMux                     309              3230   1880  FALL       1
I__238/I                                            InMux                          0              3230   1880  FALL       1
I__238/O                                            InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      14
I__430/I                                            LocalMux                       0              3735   1880  FALL       1
I__430/O                                            LocalMux                     309              4044   1880  FALL       1
I__434/I                                            InMux                          0              4044   1880  FALL       1
I__434/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.o_LED_1_LC_7_7_4/in0                 LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_1_LC_7_7_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_0_LC_7_7_0/in0
Capture Clock    : led_blink_inst.r_Count_1_0_LC_7_7_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__234/I                                            LocalMux                       0              2921   1880  FALL       1
I__234/O                                            LocalMux                     309              3230   1880  FALL       1
I__238/I                                            InMux                          0              3230   1880  FALL       1
I__238/O                                            InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      14
I__430/I                                            LocalMux                       0              3735   1880  FALL       1
I__430/O                                            LocalMux                     309              4044   1880  FALL       1
I__435/I                                            InMux                          0              4044   1880  FALL       1
I__435/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_1_0_LC_7_7_0/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_15_LC_7_7_7/in1
Capture Clock    : led_blink_inst.r_Count_1_15_LC_7_7_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__234/I                                            LocalMux                       0              2921   1880  FALL       1
I__234/O                                            LocalMux                     309              3230   1880  FALL       1
I__238/I                                            InMux                          0              3230   1880  FALL       1
I__238/O                                            InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      14
I__430/I                                            LocalMux                       0              3735   1880  FALL       1
I__430/O                                            LocalMux                     309              4044   1880  FALL       1
I__436/I                                            InMux                          0              4044   1880  FALL       1
I__436/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_1_15_LC_7_7_7/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_15_LC_7_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_5_LC_7_7_6/in0
Capture Clock    : led_blink_inst.r_Count_1_5_LC_7_7_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__234/I                                            LocalMux                       0              2921   1880  FALL       1
I__234/O                                            LocalMux                     309              3230   1880  FALL       1
I__238/I                                            InMux                          0              3230   1880  FALL       1
I__238/O                                            InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      14
I__430/I                                            LocalMux                       0              3735   1880  FALL       1
I__430/O                                            LocalMux                     309              4044   1880  FALL       1
I__437/I                                            InMux                          0              4044   1880  FALL       1
I__437/O                                            InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_1_5_LC_7_7_6/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_5_LC_7_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_0_LC_11_4_7/lcout
Path End         : led_blink_inst.o_LED_3_LC_11_4_3/in1
Capture Clock    : led_blink_inst.o_LED_3_LC_11_4_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_0_LC_11_4_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__800/I                                              LocalMux                       0              2921   1066  FALL       1
I__800/O                                              LocalMux                     309              3230   1066  FALL       1
I__803/I                                              InMux                          0              3230   1880  FALL       1
I__803/O                                              InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__772/I                                              LocalMux                       0              3735   1880  FALL       1
I__772/O                                              LocalMux                     309              4044   1880  FALL       1
I__776/I                                              InMux                          0              4044   1880  FALL       1
I__776/O                                              InMux                        217              4261   1880  FALL       1
led_blink_inst.o_LED_3_LC_11_4_3/in1                  LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_0_LC_11_4_7/lcout
Path End         : led_blink_inst.r_Count_3_0_LC_11_4_7/in2
Capture Clock    : led_blink_inst.r_Count_3_0_LC_11_4_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_0_LC_11_4_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__800/I                                              LocalMux                       0              2921   1066  FALL       1
I__800/O                                              LocalMux                     309              3230   1066  FALL       1
I__803/I                                              InMux                          0              3230   1880  FALL       1
I__803/O                                              InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__773/I                                              LocalMux                       0              3735   1880  FALL       1
I__773/O                                              LocalMux                     309              4044   1880  FALL       1
I__777/I                                              InMux                          0              4044   1880  FALL       1
I__777/O                                              InMux                        217              4261   1880  FALL       1
I__784/I                                              CascadeMux                     0              4261   1880  FALL       1
I__784/O                                              CascadeMux                     0              4261   1880  FALL       1
led_blink_inst.r_Count_3_0_LC_11_4_7/in2              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_0_LC_11_4_7/lcout
Path End         : led_blink_inst.r_Count_3_5_LC_11_3_6/in0
Capture Clock    : led_blink_inst.r_Count_3_5_LC_11_3_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_0_LC_11_4_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__800/I                                              LocalMux                       0              2921   1066  FALL       1
I__800/O                                              LocalMux                     309              3230   1066  FALL       1
I__803/I                                              InMux                          0              3230   1880  FALL       1
I__803/O                                              InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__775/I                                              LocalMux                       0              3735   1880  FALL       1
I__775/O                                              LocalMux                     309              4044   1880  FALL       1
I__781/I                                              InMux                          0              4044   1880  FALL       1
I__781/O                                              InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_3_5_LC_11_3_6/in0              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_5_LC_11_3_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_0_LC_11_4_7/lcout
Path End         : led_blink_inst.r_Count_3_10_LC_11_4_4/in1
Capture Clock    : led_blink_inst.r_Count_3_10_LC_11_4_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_0_LC_11_4_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__800/I                                              LocalMux                       0              2921   1066  FALL       1
I__800/O                                              LocalMux                     309              3230   1066  FALL       1
I__803/I                                              InMux                          0              3230   1880  FALL       1
I__803/O                                              InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__773/I                                              LocalMux                       0              3735   1880  FALL       1
I__773/O                                              LocalMux                     309              4044   1880  FALL       1
I__778/I                                              InMux                          0              4044   1880  FALL       1
I__778/O                                              InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_3_10_LC_11_4_4/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_10_LC_11_4_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_0_LC_11_4_7/lcout
Path End         : led_blink_inst.r_Count_3_13_LC_11_4_6/in1
Capture Clock    : led_blink_inst.r_Count_3_13_LC_11_4_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_0_LC_11_4_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__800/I                                              LocalMux                       0              2921   1066  FALL       1
I__800/O                                              LocalMux                     309              3230   1066  FALL       1
I__803/I                                              InMux                          0              3230   1880  FALL       1
I__803/O                                              InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__773/I                                              LocalMux                       0              3735   1880  FALL       1
I__773/O                                              LocalMux                     309              4044   1880  FALL       1
I__779/I                                              InMux                          0              4044   1880  FALL       1
I__779/O                                              InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_3_13_LC_11_4_6/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_13_LC_11_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_0_LC_11_4_7/lcout
Path End         : led_blink_inst.r_Count_3_7_LC_11_3_4/in0
Capture Clock    : led_blink_inst.r_Count_3_7_LC_11_3_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_0_LC_11_4_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__800/I                                              LocalMux                       0              2921   1066  FALL       1
I__800/O                                              LocalMux                     309              3230   1066  FALL       1
I__803/I                                              InMux                          0              3230   1880  FALL       1
I__803/O                                              InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__775/I                                              LocalMux                       0              3735   1880  FALL       1
I__775/O                                              LocalMux                     309              4044   1880  FALL       1
I__782/I                                              InMux                          0              4044   1880  FALL       1
I__782/O                                              InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_3_7_LC_11_3_4/in0              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_0_LC_11_4_7/lcout
Path End         : led_blink_inst.r_Count_3_8_LC_11_3_2/in0
Capture Clock    : led_blink_inst.r_Count_3_8_LC_11_3_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_0_LC_11_4_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__800/I                                              LocalMux                       0              2921   1066  FALL       1
I__800/O                                              LocalMux                     309              3230   1066  FALL       1
I__803/I                                              InMux                          0              3230   1880  FALL       1
I__803/O                                              InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__775/I                                              LocalMux                       0              3735   1880  FALL       1
I__775/O                                              LocalMux                     309              4044   1880  FALL       1
I__783/I                                              InMux                          0              4044   1880  FALL       1
I__783/O                                              InMux                        217              4261   1880  FALL       1
led_blink_inst.r_Count_3_8_LC_11_3_2/in0              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_8_LC_11_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_22_LC_11_8_5/lcout
Path End         : led_blink_inst.r_Count_4_17_LC_12_8_3/in0
Capture Clock    : led_blink_inst.r_Count_4_17_LC_12_8_3/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_22_LC_11_8_5/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1153/I                                           LocalMux                       0              2921   1375  FALL       1
I__1153/O                                           LocalMux                     309              3230   1375  FALL       1
I__1155/I                                           InMux                          0              3230   1375  FALL       1
I__1155/O                                           InMux                        217              3447   1375  FALL       1
I__1157/I                                           CascadeMux                     0              3447   1375  FALL       1
I__1157/O                                           CascadeMux                     0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       9
I__1124/I                                           LocalMux                       0              3798   1943  FALL       1
I__1124/O                                           LocalMux                     309              4107   1943  FALL       1
I__1127/I                                           InMux                          0              4107   1943  FALL       1
I__1127/O                                           InMux                        217              4324   1943  FALL       1
led_blink_inst.r_Count_4_17_LC_12_8_3/in0           LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_17_LC_12_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_18_LC_11_5_7/lcout
Path End         : led_blink_inst.r_Count_3_18_LC_11_5_7/in2
Capture Clock    : led_blink_inst.r_Count_3_18_LC_11_5_7/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_18_LC_11_5_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_18_LC_11_5_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1417  FALL       2
I__975/I                                           LocalMux                       0              2921   1417  FALL       1
I__975/O                                           LocalMux                     309              3230   1417  FALL       1
I__977/I                                           InMux                          0              3230   1417  FALL       1
I__977/O                                           InMux                        217              3447   1417  FALL       1
I__979/I                                           CascadeMux                     0              3447   1417  FALL       1
I__979/O                                           CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.r_Count_3_RNO_0_18_LC_12_5_1/in2    LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.r_Count_3_RNO_0_18_LC_12_5_1/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       1
I__972/I                                           LocalMux                       0              3798   1943  FALL       1
I__972/O                                           LocalMux                     309              4107   1943  FALL       1
I__973/I                                           InMux                          0              4107   1943  FALL       1
I__973/O                                           InMux                        217              4324   1943  FALL       1
I__974/I                                           CascadeMux                     0              4324   1943  FALL       1
I__974/O                                           CascadeMux                     0              4324   1943  FALL       1
led_blink_inst.r_Count_3_18_LC_11_5_7/in2          LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_18_LC_11_5_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_10_LC_11_4_4/lcout
Path End         : led_blink_inst.r_Count_3_10_LC_11_4_4/in3
Capture Clock    : led_blink_inst.r_Count_3_10_LC_11_4_4/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_10_LC_11_4_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_10_LC_11_4_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1417  FALL       2
I__922/I                                           LocalMux                       0              2921   1417  FALL       1
I__922/O                                           LocalMux                     309              3230   1417  FALL       1
I__924/I                                           InMux                          0              3230   1417  FALL       1
I__924/O                                           InMux                        217              3447   1417  FALL       1
I__926/I                                           CascadeMux                     0              3447   1417  FALL       1
I__926/O                                           CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/in2    LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.r_Count_3_RNO_0_10_LC_12_4_1/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       1
I__920/I                                           LocalMux                       0              3798   1943  FALL       1
I__920/O                                           LocalMux                     309              4107   1943  FALL       1
I__921/I                                           InMux                          0              4107   1943  FALL       1
I__921/O                                           InMux                        217              4324   1943  FALL       1
led_blink_inst.r_Count_3_10_LC_11_4_4/in3          LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_10_LC_11_4_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_10_LC_8_6_6/lcout
Path End         : led_blink_inst.r_Count_2_10_LC_8_6_6/in2
Capture Clock    : led_blink_inst.r_Count_2_10_LC_8_6_6/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_10_LC_8_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_10_LC_8_6_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1627  FALL       2
I__526/I                                          LocalMux                       0              2921   1627  FALL       1
I__526/O                                          LocalMux                     309              3230   1627  FALL       1
I__528/I                                          InMux                          0              3230   1627  FALL       1
I__528/O                                          InMux                        217              3447   1627  FALL       1
I__530/I                                          CascadeMux                     0              3447   1627  FALL       1
I__530/O                                          CascadeMux                     0              3447   1627  FALL       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/in2    LogicCell40_SEQ_MODE_0000      0              3447   1627  FALL       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       1
I__523/I                                          LocalMux                       0              3798   1943  FALL       1
I__523/O                                          LocalMux                     309              4107   1943  FALL       1
I__524/I                                          InMux                          0              4107   1943  FALL       1
I__524/O                                          InMux                        217              4324   1943  FALL       1
I__525/I                                          CascadeMux                     0              4324   1943  FALL       1
I__525/O                                          CascadeMux                     0              4324   1943  FALL       1
led_blink_inst.r_Count_2_10_LC_8_6_6/in2          LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_10_LC_8_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_21_LC_7_9_5/lcout
Path End         : led_blink_inst.r_Count_1_21_LC_7_9_5/in2
Capture Clock    : led_blink_inst.r_Count_1_21_LC_7_9_5/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_21_LC_7_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_21_LC_7_9_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1417  FALL       2
I__310/I                                          LocalMux                       0              2921   1417  FALL       1
I__310/O                                          LocalMux                     309              3230   1417  FALL       1
I__312/I                                          InMux                          0              3230   1417  FALL       1
I__312/O                                          InMux                        217              3447   1417  FALL       1
I__314/I                                          CascadeMux                     0              3447   1417  FALL       1
I__314/O                                          CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.r_Count_1_RNO_0_21_LC_8_9_4/in2    LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.r_Count_1_RNO_0_21_LC_8_9_4/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       1
I__307/I                                          LocalMux                       0              3798   1943  FALL       1
I__307/O                                          LocalMux                     309              4107   1943  FALL       1
I__308/I                                          InMux                          0              4107   1943  FALL       1
I__308/O                                          InMux                        217              4324   1943  FALL       1
I__309/I                                          CascadeMux                     0              4324   1943  FALL       1
I__309/O                                          CascadeMux                     0              4324   1943  FALL       1
led_blink_inst.r_Count_1_21_LC_7_9_5/in2          LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_21_LC_7_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_15_LC_7_7_7/lcout
Path End         : led_blink_inst.r_Count_1_15_LC_7_7_7/in2
Capture Clock    : led_blink_inst.r_Count_1_15_LC_7_7_7/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_15_LC_7_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_15_LC_7_7_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1417  FALL       2
I__360/I                                          LocalMux                       0              2921   1417  FALL       1
I__360/O                                          LocalMux                     309              3230   1417  FALL       1
I__362/I                                          InMux                          0              3230   1417  FALL       1
I__362/O                                          InMux                        217              3447   1417  FALL       1
I__364/I                                          CascadeMux                     0              3447   1417  FALL       1
I__364/O                                          CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.r_Count_1_RNO_0_15_LC_8_8_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       1
I__357/I                                          LocalMux                       0              3798   1943  FALL       1
I__357/O                                          LocalMux                     309              4107   1943  FALL       1
I__358/I                                          InMux                          0              4107   1943  FALL       1
I__358/O                                          InMux                        217              4324   1943  FALL       1
I__359/I                                          CascadeMux                     0              4324   1943  FALL       1
I__359/O                                          CascadeMux                     0              4324   1943  FALL       1
led_blink_inst.r_Count_1_15_LC_7_7_7/in2          LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_15_LC_7_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_22_LC_11_8_5/lcout
Path End         : led_blink_inst.r_Count_4_7_LC_12_6_1/in2
Capture Clock    : led_blink_inst.r_Count_4_7_LC_12_6_1/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_22_LC_11_8_5/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1153/I                                           LocalMux                       0              2921   1375  FALL       1
I__1153/O                                           LocalMux                     309              3230   1375  FALL       1
I__1155/I                                           InMux                          0              3230   1375  FALL       1
I__1155/O                                           InMux                        217              3447   1375  FALL       1
I__1157/I                                           CascadeMux                     0              3447   1375  FALL       1
I__1157/O                                           CascadeMux                     0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       9
I__1125/I                                           LocalMux                       0              3798   1943  FALL       1
I__1125/O                                           LocalMux                     309              4107   1943  FALL       1
I__1129/I                                           InMux                          0              4107   1943  FALL       1
I__1129/O                                           InMux                        217              4324   1943  FALL       1
I__1136/I                                           CascadeMux                     0              4324   1943  FALL       1
I__1136/O                                           CascadeMux                     0              4324   1943  FALL       1
led_blink_inst.r_Count_4_7_LC_12_6_1/in2            LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_7_LC_12_6_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_22_LC_11_8_5/lcout
Path End         : led_blink_inst.r_Count_4_20_LC_12_8_0/in1
Capture Clock    : led_blink_inst.r_Count_4_20_LC_12_8_0/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_22_LC_11_8_5/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1153/I                                           LocalMux                       0              2921   1375  FALL       1
I__1153/O                                           LocalMux                     309              3230   1375  FALL       1
I__1155/I                                           InMux                          0              3230   1375  FALL       1
I__1155/O                                           InMux                        217              3447   1375  FALL       1
I__1157/I                                           CascadeMux                     0              3447   1375  FALL       1
I__1157/O                                           CascadeMux                     0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       9
I__1124/I                                           LocalMux                       0              3798   1943  FALL       1
I__1124/O                                           LocalMux                     309              4107   1943  FALL       1
I__1128/I                                           InMux                          0              4107   1943  FALL       1
I__1128/O                                           InMux                        217              4324   1943  FALL       1
led_blink_inst.r_Count_4_20_LC_12_8_0/in1           LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_20_LC_12_8_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_22_LC_11_8_5/lcout
Path End         : led_blink_inst.r_Count_4_9_LC_12_6_3/in2
Capture Clock    : led_blink_inst.r_Count_4_9_LC_12_6_3/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_22_LC_11_8_5/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1153/I                                           LocalMux                       0              2921   1375  FALL       1
I__1153/O                                           LocalMux                     309              3230   1375  FALL       1
I__1155/I                                           InMux                          0              3230   1375  FALL       1
I__1155/O                                           InMux                        217              3447   1375  FALL       1
I__1157/I                                           CascadeMux                     0              3447   1375  FALL       1
I__1157/O                                           CascadeMux                     0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       9
I__1125/I                                           LocalMux                       0              3798   1943  FALL       1
I__1125/O                                           LocalMux                     309              4107   1943  FALL       1
I__1130/I                                           InMux                          0              4107   1943  FALL       1
I__1130/O                                           InMux                        217              4324   1943  FALL       1
I__1137/I                                           CascadeMux                     0              4324   1943  FALL       1
I__1137/O                                           CascadeMux                     0              4324   1943  FALL       1
led_blink_inst.r_Count_4_9_LC_12_6_3/in2            LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_9_LC_12_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_22_LC_11_8_5/lcout
Path End         : led_blink_inst.r_Count_4_0_LC_12_6_6/in1
Capture Clock    : led_blink_inst.r_Count_4_0_LC_12_6_6/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_22_LC_11_8_5/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1153/I                                           LocalMux                       0              2921   1375  FALL       1
I__1153/O                                           LocalMux                     309              3230   1375  FALL       1
I__1155/I                                           InMux                          0              3230   1375  FALL       1
I__1155/O                                           InMux                        217              3447   1375  FALL       1
I__1157/I                                           CascadeMux                     0              3447   1375  FALL       1
I__1157/O                                           CascadeMux                     0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       9
I__1125/I                                           LocalMux                       0              3798   1943  FALL       1
I__1125/O                                           LocalMux                     309              4107   1943  FALL       1
I__1131/I                                           InMux                          0              4107   1943  FALL       1
I__1131/O                                           InMux                        217              4324   1943  FALL       1
led_blink_inst.r_Count_4_0_LC_12_6_6/in1            LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_22_LC_11_8_5/lcout
Path End         : led_blink_inst.r_Count_4_4_LC_12_6_0/in3
Capture Clock    : led_blink_inst.r_Count_4_4_LC_12_6_0/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_22_LC_11_8_5/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1153/I                                           LocalMux                       0              2921   1375  FALL       1
I__1153/O                                           LocalMux                     309              3230   1375  FALL       1
I__1155/I                                           InMux                          0              3230   1375  FALL       1
I__1155/O                                           InMux                        217              3447   1375  FALL       1
I__1157/I                                           CascadeMux                     0              3447   1375  FALL       1
I__1157/O                                           CascadeMux                     0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       9
I__1125/I                                           LocalMux                       0              3798   1943  FALL       1
I__1125/O                                           LocalMux                     309              4107   1943  FALL       1
I__1132/I                                           InMux                          0              4107   1943  FALL       1
I__1132/O                                           InMux                        217              4324   1943  FALL       1
led_blink_inst.r_Count_4_4_LC_12_6_0/in3            LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_4_LC_12_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_22_LC_11_8_5/lcout
Path End         : led_blink_inst.r_Count_4_6_LC_12_6_2/in3
Capture Clock    : led_blink_inst.r_Count_4_6_LC_12_6_2/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_22_LC_11_8_5/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1153/I                                           LocalMux                       0              2921   1375  FALL       1
I__1153/O                                           LocalMux                     309              3230   1375  FALL       1
I__1155/I                                           InMux                          0              3230   1375  FALL       1
I__1155/O                                           InMux                        217              3447   1375  FALL       1
I__1157/I                                           CascadeMux                     0              3447   1375  FALL       1
I__1157/O                                           CascadeMux                     0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       9
I__1125/I                                           LocalMux                       0              3798   1943  FALL       1
I__1125/O                                           LocalMux                     309              4107   1943  FALL       1
I__1133/I                                           InMux                          0              4107   1943  FALL       1
I__1133/O                                           InMux                        217              4324   1943  FALL       1
led_blink_inst.r_Count_4_6_LC_12_6_2/in3            LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_6_LC_12_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_16_LC_12_7_0/lcout
Path End         : led_blink_inst.r_Count_4_16_LC_12_7_0/in3
Capture Clock    : led_blink_inst.r_Count_4_16_LC_12_7_0/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_16_LC_12_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_16_LC_12_7_0/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1697  FALL       2
I__1054/I                                          LocalMux                       0              2921   1697  FALL       1
I__1054/O                                          LocalMux                     309              3230   1697  FALL       1
I__1056/I                                          InMux                          0              3230   1697  FALL       1
I__1056/O                                          InMux                        217              3447   1697  FALL       1
I__1058/I                                          CascadeMux                     0              3447   1697  FALL       1
I__1058/O                                          CascadeMux                     0              3447   1697  FALL       1
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/in2    LogicCell40_SEQ_MODE_0000      0              3447   1697  FALL       1
led_blink_inst.r_Count_4_RNO_0_16_LC_11_7_7/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       1
I__1001/I                                          LocalMux                       0              3798   1943  FALL       1
I__1001/O                                          LocalMux                     309              4107   1943  FALL       1
I__1002/I                                          InMux                          0              4107   1943  FALL       1
I__1002/O                                          InMux                        217              4324   1943  FALL       1
led_blink_inst.r_Count_4_16_LC_12_7_0/in3          LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_16_LC_12_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_17_LC_7_9_2/lcout
Path End         : led_blink_inst.r_Count_1_17_LC_7_9_2/in3
Capture Clock    : led_blink_inst.r_Count_1_17_LC_7_9_2/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_17_LC_7_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_17_LC_7_9_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1838  FALL       2
I__344/I                                          LocalMux                       0              2921   1838  FALL       1
I__344/O                                          LocalMux                     309              3230   1838  FALL       1
I__346/I                                          InMux                          0              3230   1838  FALL       1
I__346/O                                          InMux                        217              3447   1838  FALL       1
I__348/I                                          CascadeMux                     0              3447   1838  FALL       1
I__348/O                                          CascadeMux                     0              3447   1838  FALL       1
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/in2    LogicCell40_SEQ_MODE_0000      0              3447   1838  FALL       1
led_blink_inst.r_Count_1_RNO_0_17_LC_8_9_0/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       1
I__342/I                                          LocalMux                       0              3798   1943  FALL       1
I__342/O                                          LocalMux                     309              4107   1943  FALL       1
I__343/I                                          InMux                          0              4107   1943  FALL       1
I__343/O                                          InMux                        217              4324   1943  FALL       1
led_blink_inst.r_Count_1_17_LC_7_9_2/in3          LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_17_LC_7_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_12_LC_7_8_6/lcout
Path End         : led_blink_inst.r_Count_1_12_LC_7_8_6/in3
Capture Clock    : led_blink_inst.r_Count_1_12_LC_7_8_6/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_12_LC_7_8_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1522  FALL       2
I__261/I                                          LocalMux                       0              2921   1522  FALL       1
I__261/O                                          LocalMux                     309              3230   1522  FALL       1
I__263/I                                          InMux                          0              3230   1522  FALL       1
I__263/O                                          InMux                        217              3447   1522  FALL       1
I__265/I                                          CascadeMux                     0              3447   1522  FALL       1
I__265/O                                          CascadeMux                     0              3447   1522  FALL       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3447   1522  FALL       1
led_blink_inst.r_Count_1_RNO_0_12_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       1
I__259/I                                          LocalMux                       0              3798   1943  FALL       1
I__259/O                                          LocalMux                     309              4107   1943  FALL       1
I__260/I                                          InMux                          0              4107   1943  FALL       1
I__260/O                                          InMux                        217              4324   1943  FALL       1
led_blink_inst.r_Count_1_12_LC_7_8_6/in3          LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_19_LC_7_9_4/lcout
Path End         : led_blink_inst.r_Count_1_19_LC_7_9_4/in3
Capture Clock    : led_blink_inst.r_Count_1_19_LC_7_9_4/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_19_LC_7_9_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__328/I                                          LocalMux                       0              2921   1627  FALL       1
I__328/O                                          LocalMux                     309              3230   1627  FALL       1
I__330/I                                          InMux                          0              3230   1627  FALL       1
I__330/O                                          InMux                        217              3447   1627  FALL       1
I__332/I                                          CascadeMux                     0              3447   1627  FALL       1
I__332/O                                          CascadeMux                     0              3447   1627  FALL       1
led_blink_inst.r_Count_1_RNO_0_19_LC_8_9_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1627  FALL       1
led_blink_inst.r_Count_1_RNO_0_19_LC_8_9_2/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       1
I__326/I                                          LocalMux                       0              3798   1943  FALL       1
I__326/O                                          LocalMux                     309              4107   1943  FALL       1
I__327/I                                          InMux                          0              4107   1943  FALL       1
I__327/O                                          InMux                        217              4324   1943  FALL       1
led_blink_inst.r_Count_1_19_LC_7_9_4/in3          LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_17_LC_12_8_3/lcout
Path End         : led_blink_inst.r_Count_4_17_LC_12_8_3/in2
Capture Clock    : led_blink_inst.r_Count_4_17_LC_12_8_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_17_LC_12_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_17_LC_12_8_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__1050/I                                          LocalMux                       0              2921   1529  FALL       1
I__1050/O                                          LocalMux                     309              3230   1529  FALL       1
I__1052/I                                          InMux                          0              3230   1529  FALL       1
I__1052/O                                          InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_17_LC_11_8_0/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__1107/I                                          LocalMux                       0              3826   1971  FALL       1
I__1107/O                                          LocalMux                     309              4135   1971  FALL       1
I__1108/I                                          InMux                          0              4135   1971  FALL       1
I__1108/O                                          InMux                        217              4352   1971  FALL       1
I__1109/I                                          CascadeMux                     0              4352   1971  FALL       1
I__1109/O                                          CascadeMux                     0              4352   1971  FALL       1
led_blink_inst.r_Count_4_17_LC_12_8_3/in2          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_17_LC_12_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_9_LC_12_6_3/lcout
Path End         : led_blink_inst.r_Count_4_9_LC_12_6_3/in3
Capture Clock    : led_blink_inst.r_Count_4_9_LC_12_6_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_9_LC_12_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_9_LC_12_6_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__1033/I                                         LocalMux                       0              2921   1529  FALL       1
I__1033/O                                         LocalMux                     309              3230   1529  FALL       1
I__1035/I                                         InMux                          0              3230   1529  FALL       1
I__1035/O                                         InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_9_LC_11_7_0/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__1041/I                                         LocalMux                       0              3826   1971  FALL       1
I__1041/O                                         LocalMux                     309              4135   1971  FALL       1
I__1042/I                                         InMux                          0              4135   1971  FALL       1
I__1042/O                                         InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_4_9_LC_12_6_3/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_9_LC_12_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_7_LC_12_6_1/lcout
Path End         : led_blink_inst.r_Count_4_7_LC_12_6_1/in3
Capture Clock    : led_blink_inst.r_Count_4_7_LC_12_6_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_7_LC_12_6_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_7_LC_12_6_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__1028/I                                         LocalMux                       0              2921   1529  FALL       1
I__1028/O                                         LocalMux                     309              3230   1529  FALL       1
I__1030/I                                         InMux                          0              3230   1529  FALL       1
I__1030/O                                         InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_7_LC_11_6_6/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__931/I                                          LocalMux                       0              3826   1971  FALL       1
I__931/O                                          LocalMux                     309              4135   1971  FALL       1
I__932/I                                          InMux                          0              4135   1971  FALL       1
I__932/O                                          InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_4_7_LC_12_6_1/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_7_LC_12_6_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_14_LC_8_6_7/lcout
Path End         : led_blink_inst.r_Count_2_14_LC_8_6_7/in3
Capture Clock    : led_blink_inst.r_Count_2_14_LC_8_6_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_14_LC_8_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_14_LC_8_6_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__624/I                                          LocalMux                       0              2921   1529  FALL       1
I__624/O                                          LocalMux                     309              3230   1529  FALL       1
I__626/I                                          InMux                          0              3230   1529  FALL       1
I__626/O                                          InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_2_RNO_0_14_LC_9_7_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__622/I                                          LocalMux                       0              3826   1971  FALL       1
I__622/O                                          LocalMux                     309              4135   1971  FALL       1
I__623/I                                          InMux                          0              4135   1971  FALL       1
I__623/O                                          InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_2_14_LC_8_6_7/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_14_LC_8_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_4_LC_9_5_5/lcout
Path End         : led_blink_inst.r_Count_2_4_LC_9_5_5/in3
Capture Clock    : led_blink_inst.r_Count_2_4_LC_9_5_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_4_LC_9_5_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_4_LC_9_5_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__464/I                                         LocalMux                       0              2921   1529  FALL       1
I__464/O                                         LocalMux                     309              3230   1529  FALL       1
I__466/I                                         InMux                          0              3230   1529  FALL       1
I__466/O                                         InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_2_RNO_0_4_LC_9_6_3/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__462/I                                         LocalMux                       0              3826   1971  FALL       1
I__462/O                                         LocalMux                     309              4135   1971  FALL       1
I__463/I                                         InMux                          0              4135   1971  FALL       1
I__463/O                                         InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_2_4_LC_9_5_5/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_4_LC_9_5_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_20_LC_12_8_0/lcout
Path End         : led_blink_inst.r_Count_4_20_LC_12_8_0/in3
Capture Clock    : led_blink_inst.r_Count_4_20_LC_12_8_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_20_LC_12_8_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_20_LC_12_8_0/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__1046/I                                          LocalMux                       0              2921   1529  FALL       1
I__1046/O                                          LocalMux                     309              3230   1529  FALL       1
I__1048/I                                          InMux                          0              3230   1529  FALL       1
I__1048/O                                          InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_20_LC_11_8_3/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_20_LC_11_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__1138/I                                          LocalMux                       0              3826   1971  FALL       1
I__1138/O                                          LocalMux                     309              4135   1971  FALL       1
I__1139/I                                          InMux                          0              4135   1971  FALL       1
I__1139/O                                          InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_4_20_LC_12_8_0/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_20_LC_12_8_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_6_LC_12_6_2/lcout
Path End         : led_blink_inst.r_Count_4_6_LC_12_6_2/in2
Capture Clock    : led_blink_inst.r_Count_4_6_LC_12_6_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_6_LC_12_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_6_LC_12_6_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1634  FALL       2
I__1037/I                                         LocalMux                       0              2921   1634  FALL       1
I__1037/O                                         LocalMux                     309              3230   1634  FALL       1
I__1039/I                                         InMux                          0              3230   1634  FALL       1
I__1039/O                                         InMux                        217              3447   1634  FALL       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   1634  FALL       1
led_blink_inst.r_Count_4_RNO_0_6_LC_11_6_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__928/I                                          LocalMux                       0              3826   1971  FALL       1
I__928/O                                          LocalMux                     309              4135   1971  FALL       1
I__929/I                                          InMux                          0              4135   1971  FALL       1
I__929/O                                          InMux                        217              4352   1971  FALL       1
I__930/I                                          CascadeMux                     0              4352   1971  FALL       1
I__930/O                                          CascadeMux                     0              4352   1971  FALL       1
led_blink_inst.r_Count_4_6_LC_12_6_2/in2          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_6_LC_12_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_17_LC_11_5_1/lcout
Path End         : led_blink_inst.r_Count_3_17_LC_11_5_1/in2
Capture Clock    : led_blink_inst.r_Count_3_17_LC_11_5_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_17_LC_11_5_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_17_LC_11_5_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1634  FALL       2
I__878/I                                           LocalMux                       0              2921   1634  FALL       1
I__878/O                                           LocalMux                     309              3230   1634  FALL       1
I__880/I                                           InMux                          0              3230   1634  FALL       1
I__880/O                                           InMux                        217              3447   1634  FALL       1
led_blink_inst.r_Count_3_RNO_0_17_LC_12_5_0/in1    LogicCell40_SEQ_MODE_0000      0              3447   1634  FALL       1
led_blink_inst.r_Count_3_RNO_0_17_LC_12_5_0/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__874/I                                           LocalMux                       0              3826   1971  FALL       1
I__874/O                                           LocalMux                     309              4135   1971  FALL       1
I__875/I                                           InMux                          0              4135   1971  FALL       1
I__875/O                                           InMux                        217              4352   1971  FALL       1
I__876/I                                           CascadeMux                     0              4352   1971  FALL       1
I__876/O                                           CascadeMux                     0              4352   1971  FALL       1
led_blink_inst.r_Count_3_17_LC_11_5_1/in2          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_17_LC_11_5_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_21_LC_11_5_0/lcout
Path End         : led_blink_inst.r_Count_3_21_LC_11_5_0/in3
Capture Clock    : led_blink_inst.r_Count_3_21_LC_11_5_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_21_LC_11_5_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_21_LC_11_5_0/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__954/I                                           LocalMux                       0              2921   1529  FALL       1
I__954/O                                           LocalMux                     309              3230   1529  FALL       1
I__956/I                                           InMux                          0              3230   1529  FALL       1
I__956/O                                           InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_3_RNO_0_21_LC_12_5_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_3_RNO_0_21_LC_12_5_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__951/I                                           LocalMux                       0              3826   1971  FALL       1
I__951/O                                           LocalMux                     309              4135   1971  FALL       1
I__952/I                                           InMux                          0              4135   1971  FALL       1
I__952/O                                           InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_3_21_LC_11_5_0/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_21_LC_11_5_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_13_LC_11_4_6/lcout
Path End         : led_blink_inst.r_Count_3_13_LC_11_4_6/in3
Capture Clock    : led_blink_inst.r_Count_3_13_LC_11_4_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_13_LC_11_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_13_LC_11_4_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__902/I                                           LocalMux                       0              2921   1529  FALL       1
I__902/O                                           LocalMux                     309              3230   1529  FALL       1
I__904/I                                           InMux                          0              3230   1529  FALL       1
I__904/O                                           InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_3_RNO_0_13_LC_12_4_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__900/I                                           LocalMux                       0              3826   1971  FALL       1
I__900/O                                           LocalMux                     309              4135   1971  FALL       1
I__901/I                                           InMux                          0              4135   1971  FALL       1
I__901/O                                           InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_3_13_LC_11_4_6/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_13_LC_11_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_5_LC_11_3_6/lcout
Path End         : led_blink_inst.r_Count_3_5_LC_11_3_6/in3
Capture Clock    : led_blink_inst.r_Count_3_5_LC_11_3_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_5_LC_11_3_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_5_LC_11_3_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__853/I                                          LocalMux                       0              2921   1529  FALL       1
I__853/O                                          LocalMux                     309              3230   1529  FALL       1
I__855/I                                          InMux                          0              3230   1529  FALL       1
I__855/O                                          InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_3_RNO_0_5_LC_12_3_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__851/I                                          LocalMux                       0              3826   1971  FALL       1
I__851/O                                          LocalMux                     309              4135   1971  FALL       1
I__852/I                                          InMux                          0              4135   1971  FALL       1
I__852/O                                          InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_3_5_LC_11_3_6/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_5_LC_11_3_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_7_LC_11_3_4/lcout
Path End         : led_blink_inst.r_Count_3_7_LC_11_3_4/in3
Capture Clock    : led_blink_inst.r_Count_3_7_LC_11_3_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_7_LC_11_3_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1809  FALL       2
I__839/I                                          LocalMux                       0              2921   1809  FALL       1
I__839/O                                          LocalMux                     309              3230   1809  FALL       1
I__841/I                                          InMux                          0              3230   1809  FALL       1
I__841/O                                          InMux                        217              3447   1809  FALL       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/in1    LogicCell40_SEQ_MODE_0000      0              3447   1809  FALL       1
led_blink_inst.r_Count_3_RNO_0_7_LC_12_3_6/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__837/I                                          LocalMux                       0              3826   1971  FALL       1
I__837/O                                          LocalMux                     309              4135   1971  FALL       1
I__838/I                                          InMux                          0              4135   1971  FALL       1
I__838/O                                          InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_3_7_LC_11_3_4/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_22_LC_9_8_7/lcout
Path End         : led_blink_inst.r_Count_2_22_LC_9_8_7/in2
Capture Clock    : led_blink_inst.r_Count_2_22_LC_9_8_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_22_LC_9_8_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__635/I                                          LocalMux                       0              2921   1529  FALL       1
I__635/O                                          LocalMux                     309              3230   1529  FALL       1
I__637/I                                          InMux                          0              3230   1529  FALL       1
I__637/O                                          InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_2_RNO_0_22_LC_9_8_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_2_RNO_0_22_LC_9_8_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__665/I                                          LocalMux                       0              3826   1971  FALL       1
I__665/O                                          LocalMux                     309              4135   1971  FALL       1
I__666/I                                          InMux                          0              4135   1971  FALL       1
I__666/O                                          InMux                        217              4352   1971  FALL       1
I__667/I                                          CascadeMux                     0              4352   1971  FALL       1
I__667/O                                          CascadeMux                     0              4352   1971  FALL       1
led_blink_inst.r_Count_2_22_LC_9_8_7/in2          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_18_LC_7_9_0/lcout
Path End         : led_blink_inst.r_Count_1_18_LC_7_9_0/in3
Capture Clock    : led_blink_inst.r_Count_1_18_LC_7_9_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_18_LC_7_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_18_LC_7_9_0/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1845  FALL       2
I__337/I                                          LocalMux                       0              2921   1845  FALL       1
I__337/O                                          LocalMux                     309              3230   1845  FALL       1
I__339/I                                          InMux                          0              3230   1845  FALL       1
I__339/O                                          InMux                        217              3447   1845  FALL       1
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/in1    LogicCell40_SEQ_MODE_0000      0              3447   1845  FALL       1
led_blink_inst.r_Count_1_RNO_0_18_LC_8_9_1/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__334/I                                          LocalMux                       0              3826   1971  FALL       1
I__334/O                                          LocalMux                     309              4135   1971  FALL       1
I__335/I                                          InMux                          0              4135   1971  FALL       1
I__335/O                                          InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_1_18_LC_7_9_0/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_18_LC_7_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_10_LC_7_8_7/lcout
Path End         : led_blink_inst.r_Count_1_10_LC_7_8_7/in2
Capture Clock    : led_blink_inst.r_Count_1_10_LC_7_8_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_10_LC_7_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_10_LC_7_8_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1739  FALL       2
I__278/I                                          LocalMux                       0              2921   1845  FALL       1
I__278/O                                          LocalMux                     309              3230   1845  FALL       1
I__280/I                                          InMux                          0              3230   1845  FALL       1
I__280/O                                          InMux                        217              3447   1845  FALL       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3447   1845  FALL       1
led_blink_inst.r_Count_1_RNO_0_10_LC_8_8_1/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__275/I                                          LocalMux                       0              3826   1971  FALL       1
I__275/O                                          LocalMux                     309              4135   1971  FALL       1
I__276/I                                          InMux                          0              4135   1971  FALL       1
I__276/O                                          InMux                        217              4352   1971  FALL       1
I__277/I                                          CascadeMux                     0              4352   1971  FALL       1
I__277/O                                          CascadeMux                     0              4352   1971  FALL       1
led_blink_inst.r_Count_1_10_LC_7_8_7/in2          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_10_LC_7_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_11_LC_7_8_4/lcout
Path End         : led_blink_inst.r_Count_1_11_LC_7_8_4/in3
Capture Clock    : led_blink_inst.r_Count_1_11_LC_7_8_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_11_LC_7_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_11_LC_7_8_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1683  FALL       2
I__269/I                                          LocalMux                       0              2921   1739  FALL       1
I__269/O                                          LocalMux                     309              3230   1739  FALL       1
I__271/I                                          InMux                          0              3230   1739  FALL       1
I__271/O                                          InMux                        217              3447   1739  FALL       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1739  FALL       1
led_blink_inst.r_Count_1_RNO_0_11_LC_8_8_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__267/I                                          LocalMux                       0              3826   1971  FALL       1
I__267/O                                          LocalMux                     309              4135   1971  FALL       1
I__268/I                                          InMux                          0              4135   1971  FALL       1
I__268/O                                          InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_1_11_LC_7_8_4/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_11_LC_7_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_5_LC_7_7_6/lcout
Path End         : led_blink_inst.r_Count_1_5_LC_7_7_6/in3
Capture Clock    : led_blink_inst.r_Count_1_5_LC_7_7_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_5_LC_7_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_5_LC_7_7_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__212/I                                         LocalMux                       0              2921   1529  FALL       1
I__212/O                                         LocalMux                     309              3230   1529  FALL       1
I__214/I                                         InMux                          0              3230   1529  FALL       1
I__214/O                                         InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_1_RNO_0_5_LC_8_7_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__210/I                                         LocalMux                       0              3826   1971  FALL       1
I__210/O                                         LocalMux                     309              4135   1971  FALL       1
I__211/I                                         InMux                          0              4135   1971  FALL       1
I__211/O                                         InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_1_5_LC_7_7_6/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_5_LC_7_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_0_LC_9_5_6/in2
Capture Clock    : led_blink_inst.r_Count_2_0_LC_9_5_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__481/I                                             LocalMux                       0              2921   1066  FALL       1
I__481/O                                             LocalMux                     309              3230   1066  FALL       1
I__483/I                                             InMux                          0              3230   1971  FALL       1
I__483/O                                             InMux                        217              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      14
I__687/I                                             LocalMux                       0              3826   1971  FALL       1
I__687/O                                             LocalMux                     309              4135   1971  FALL       1
I__692/I                                             InMux                          0              4135   1971  FALL       1
I__692/O                                             InMux                        217              4352   1971  FALL       1
I__706/I                                             CascadeMux                     0              4352   1971  FALL       1
I__706/O                                             CascadeMux                     0              4352   1971  FALL       1
led_blink_inst.r_Count_2_0_LC_9_5_6/in2              LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.o_LED_2_LC_9_4_7/in1
Capture Clock    : led_blink_inst.o_LED_2_LC_9_4_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__481/I                                             LocalMux                       0              2921   1066  FALL       1
I__481/O                                             LocalMux                     309              3230   1066  FALL       1
I__483/I                                             InMux                          0              3230   1971  FALL       1
I__483/O                                             InMux                        217              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      14
I__688/I                                             LocalMux                       0              3826   1971  FALL       1
I__688/O                                             LocalMux                     309              4135   1971  FALL       1
I__695/I                                             InMux                          0              4135   1971  FALL       1
I__695/O                                             InMux                        217              4352   1971  FALL       1
led_blink_inst.o_LED_2_LC_9_4_7/in1                  LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_2_LC_9_4_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_12_LC_8_5_2/in1
Capture Clock    : led_blink_inst.r_Count_2_12_LC_8_5_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__481/I                                             LocalMux                       0              2921   1066  FALL       1
I__481/O                                             LocalMux                     309              3230   1066  FALL       1
I__483/I                                             InMux                          0              3230   1971  FALL       1
I__483/O                                             InMux                        217              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      14
I__689/I                                             LocalMux                       0              3826   1971  FALL       1
I__689/O                                             LocalMux                     309              4135   1971  FALL       1
I__698/I                                             InMux                          0              4135   1971  FALL       1
I__698/O                                             InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_2_12_LC_8_5_2/in1             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1076/I                                           ClkMux                         0              2073  RISE       1
I__1076/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_12_LC_8_5_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_10_LC_8_6_6/in0
Capture Clock    : led_blink_inst.r_Count_2_10_LC_8_6_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__481/I                                             LocalMux                       0              2921   1066  FALL       1
I__481/O                                             LocalMux                     309              3230   1066  FALL       1
I__483/I                                             InMux                          0              3230   1971  FALL       1
I__483/O                                             InMux                        217              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      14
I__690/I                                             LocalMux                       0              3826   1971  FALL       1
I__690/O                                             LocalMux                     309              4135   1971  FALL       1
I__699/I                                             InMux                          0              4135   1971  FALL       1
I__699/O                                             InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_2_10_LC_8_6_6/in0             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_10_LC_8_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_4_LC_9_5_5/in1
Capture Clock    : led_blink_inst.r_Count_2_4_LC_9_5_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__481/I                                             LocalMux                       0              2921   1066  FALL       1
I__481/O                                             LocalMux                     309              3230   1066  FALL       1
I__483/I                                             InMux                          0              3230   1971  FALL       1
I__483/O                                             InMux                        217              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      14
I__687/I                                             LocalMux                       0              3826   1971  FALL       1
I__687/O                                             LocalMux                     309              4135   1971  FALL       1
I__693/I                                             InMux                          0              4135   1971  FALL       1
I__693/O                                             InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_2_4_LC_9_5_5/in1              LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_4_LC_9_5_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_9_LC_9_5_4/in0
Capture Clock    : led_blink_inst.r_Count_2_9_LC_9_5_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__481/I                                             LocalMux                       0              2921   1066  FALL       1
I__481/O                                             LocalMux                     309              3230   1066  FALL       1
I__483/I                                             InMux                          0              3230   1971  FALL       1
I__483/O                                             InMux                        217              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      14
I__687/I                                             LocalMux                       0              3826   1971  FALL       1
I__687/O                                             LocalMux                     309              4135   1971  FALL       1
I__694/I                                             InMux                          0              4135   1971  FALL       1
I__694/O                                             InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_2_9_LC_9_5_4/in0              LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_11_LC_9_4_3/in1
Capture Clock    : led_blink_inst.r_Count_2_11_LC_9_4_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__481/I                                             LocalMux                       0              2921   1066  FALL       1
I__481/O                                             LocalMux                     309              3230   1066  FALL       1
I__483/I                                             InMux                          0              3230   1971  FALL       1
I__483/O                                             InMux                        217              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      14
I__688/I                                             LocalMux                       0              3826   1971  FALL       1
I__688/O                                             LocalMux                     309              4135   1971  FALL       1
I__696/I                                             InMux                          0              4135   1971  FALL       1
I__696/O                                             InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_2_11_LC_9_4_3/in1             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_11_LC_9_4_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_16_LC_9_4_4/in0
Capture Clock    : led_blink_inst.r_Count_2_16_LC_9_4_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__481/I                                             LocalMux                       0              2921   1066  FALL       1
I__481/O                                             LocalMux                     309              3230   1066  FALL       1
I__483/I                                             InMux                          0              3230   1971  FALL       1
I__483/O                                             InMux                        217              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      14
I__688/I                                             LocalMux                       0              3826   1971  FALL       1
I__688/O                                             LocalMux                     309              4135   1971  FALL       1
I__697/I                                             InMux                          0              4135   1971  FALL       1
I__697/O                                             InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_2_16_LC_9_4_4/in0             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_16_LC_9_4_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_14_LC_8_6_7/in1
Capture Clock    : led_blink_inst.r_Count_2_14_LC_8_6_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__481/I                                             LocalMux                       0              2921   1066  FALL       1
I__481/O                                             LocalMux                     309              3230   1066  FALL       1
I__483/I                                             InMux                          0              3230   1971  FALL       1
I__483/O                                             InMux                        217              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      14
I__690/I                                             LocalMux                       0              3826   1971  FALL       1
I__690/O                                             LocalMux                     309              4135   1971  FALL       1
I__700/I                                             InMux                          0              4135   1971  FALL       1
I__700/O                                             InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_2_14_LC_8_6_7/in1             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_14_LC_8_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_17_LC_8_6_0/in0
Capture Clock    : led_blink_inst.r_Count_2_17_LC_8_6_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__481/I                                             LocalMux                       0              2921   1066  FALL       1
I__481/O                                             LocalMux                     309              3230   1066  FALL       1
I__483/I                                             InMux                          0              3230   1971  FALL       1
I__483/O                                             InMux                        217              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      14
I__690/I                                             LocalMux                       0              3826   1971  FALL       1
I__690/O                                             LocalMux                     309              4135   1971  FALL       1
I__701/I                                             InMux                          0              4135   1971  FALL       1
I__701/O                                             InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_2_17_LC_8_6_0/in0             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_17_LC_8_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_18_LC_8_6_5/in1
Capture Clock    : led_blink_inst.r_Count_2_18_LC_8_6_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__481/I                                             LocalMux                       0              2921   1066  FALL       1
I__481/O                                             LocalMux                     309              3230   1066  FALL       1
I__483/I                                             InMux                          0              3230   1971  FALL       1
I__483/O                                             InMux                        217              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      14
I__690/I                                             LocalMux                       0              3826   1971  FALL       1
I__690/O                                             LocalMux                     309              4135   1971  FALL       1
I__702/I                                             InMux                          0              4135   1971  FALL       1
I__702/O                                             InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_2_18_LC_8_6_5/in1             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_19_LC_8_6_4/in0
Capture Clock    : led_blink_inst.r_Count_2_19_LC_8_6_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__481/I                                             LocalMux                       0              2921   1066  FALL       1
I__481/O                                             LocalMux                     309              3230   1066  FALL       1
I__483/I                                             InMux                          0              3230   1971  FALL       1
I__483/O                                             InMux                        217              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      14
I__690/I                                             LocalMux                       0              3826   1971  FALL       1
I__690/O                                             LocalMux                     309              4135   1971  FALL       1
I__703/I                                             InMux                          0              4135   1971  FALL       1
I__703/O                                             InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_2_19_LC_8_6_4/in0             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_19_LC_8_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_20_LC_8_6_2/in0
Capture Clock    : led_blink_inst.r_Count_2_20_LC_8_6_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__481/I                                             LocalMux                       0              2921   1066  FALL       1
I__481/O                                             LocalMux                     309              3230   1066  FALL       1
I__483/I                                             InMux                          0              3230   1971  FALL       1
I__483/O                                             InMux                        217              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      14
I__690/I                                             LocalMux                       0              3826   1971  FALL       1
I__690/O                                             LocalMux                     309              4135   1971  FALL       1
I__704/I                                             InMux                          0              4135   1971  FALL       1
I__704/O                                             InMux                        217              4352   1971  FALL       1
led_blink_inst.r_Count_2_20_LC_8_6_2/in0             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_20_LC_8_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_15_LC_12_4_6/lcout
Path End         : led_blink_inst.r_Count_3_10_LC_11_4_4/in2
Capture Clock    : led_blink_inst.r_Count_3_10_LC_11_4_4/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_15_LC_12_4_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__889/I                                              LocalMux                       0              2921   1641  FALL       1
I__889/O                                              LocalMux                     309              3230   1641  FALL       1
I__891/I                                              InMux                          0              3230   1641  FALL       1
I__891/O                                              InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__732/I                                              CascadeMux                     0              3714   1641  RISE       1
I__732/O                                              CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       9
I__743/I                                              LocalMux                       0              4065   2209  FALL       1
I__743/O                                              LocalMux                     309              4373   2209  FALL       1
I__747/I                                              InMux                          0              4373   2209  FALL       1
I__747/O                                              InMux                        217              4591   2209  FALL       1
I__756/I                                              CascadeMux                     0              4591   2209  FALL       1
I__756/O                                              CascadeMux                     0              4591   2209  FALL       1
led_blink_inst.r_Count_3_10_LC_11_4_4/in2             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_10_LC_11_4_4/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_12_LC_7_8_6/lcout
Path End         : led_blink_inst.o_LED_1_LC_7_7_4/in2
Capture Clock    : led_blink_inst.o_LED_1_LC_7_7_4/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_12_LC_7_8_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1522  FALL       2
I__262/I                                             LocalMux                       0              2921   1641  FALL       1
I__262/O                                             LocalMux                     309              3230   1641  FALL       1
I__264/I                                             InMux                          0              3230   1641  FALL       1
I__264/O                                             InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/in3     LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/ltout   LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__203/I                                             CascadeMux                     0              3714   1641  RISE       1
I__203/O                                             CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      13
I__388/I                                             LocalMux                       0              4065   2209  FALL       1
I__388/O                                             LocalMux                     309              4373   2209  FALL       1
I__392/I                                             InMux                          0              4373   2209  FALL       1
I__392/O                                             InMux                        217              4591   2209  FALL       1
I__405/I                                             CascadeMux                     0              4591   2209  FALL       1
I__405/O                                             CascadeMux                     0              4591   2209  FALL       1
led_blink_inst.o_LED_1_LC_7_7_4/in2                  LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_1_LC_7_7_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_12_LC_7_8_6/lcout
Path End         : led_blink_inst.r_Count_1_11_LC_7_8_4/in0
Capture Clock    : led_blink_inst.r_Count_1_11_LC_7_8_4/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_12_LC_7_8_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1522  FALL       2
I__262/I                                             LocalMux                       0              2921   1641  FALL       1
I__262/O                                             LocalMux                     309              3230   1641  FALL       1
I__264/I                                             InMux                          0              3230   1641  FALL       1
I__264/O                                             InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/in3     LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/ltout   LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__203/I                                             CascadeMux                     0              3714   1641  RISE       1
I__203/O                                             CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      13
I__389/I                                             LocalMux                       0              4065   2209  FALL       1
I__389/O                                             LocalMux                     309              4373   2209  FALL       1
I__396/I                                             InMux                          0              4373   2209  FALL       1
I__396/O                                             InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_1_11_LC_7_8_4/in0             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_11_LC_7_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_12_LC_7_8_6/lcout
Path End         : led_blink_inst.r_Count_1_17_LC_7_9_2/in2
Capture Clock    : led_blink_inst.r_Count_1_17_LC_7_9_2/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_12_LC_7_8_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1522  FALL       2
I__262/I                                             LocalMux                       0              2921   1641  FALL       1
I__262/O                                             LocalMux                     309              3230   1641  FALL       1
I__264/I                                             InMux                          0              3230   1641  FALL       1
I__264/O                                             InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/in3     LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/ltout   LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__203/I                                             CascadeMux                     0              3714   1641  RISE       1
I__203/O                                             CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      13
I__390/I                                             LocalMux                       0              4065   2209  FALL       1
I__390/O                                             LocalMux                     309              4373   2209  FALL       1
I__400/I                                             InMux                          0              4373   2209  FALL       1
I__400/O                                             InMux                        217              4591   2209  FALL       1
I__409/I                                             CascadeMux                     0              4591   2209  FALL       1
I__409/O                                             CascadeMux                     0              4591   2209  FALL       1
led_blink_inst.r_Count_1_17_LC_7_9_2/in2             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_17_LC_7_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_12_LC_7_8_6/lcout
Path End         : led_blink_inst.r_Count_1_23_LC_8_9_7/in3
Capture Clock    : led_blink_inst.r_Count_1_23_LC_8_9_7/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_12_LC_7_8_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1522  FALL       2
I__262/I                                             LocalMux                       0              2921   1641  FALL       1
I__262/O                                             LocalMux                     309              3230   1641  FALL       1
I__264/I                                             InMux                          0              3230   1641  FALL       1
I__264/O                                             InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/in3     LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/ltout   LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__203/I                                             CascadeMux                     0              3714   1641  RISE       1
I__203/O                                             CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      13
I__391/I                                             LocalMux                       0              4065   2209  FALL       1
I__391/O                                             LocalMux                     309              4373   2209  FALL       1
I__404/I                                             InMux                          0              4373   2209  FALL       1
I__404/O                                             InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_1_23_LC_8_9_7/in3             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_15_LC_12_4_6/lcout
Path End         : led_blink_inst.r_Count_3_21_LC_11_5_0/in2
Capture Clock    : led_blink_inst.r_Count_3_21_LC_11_5_0/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_15_LC_12_4_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__889/I                                              LocalMux                       0              2921   1641  FALL       1
I__889/O                                              LocalMux                     309              3230   1641  FALL       1
I__891/I                                              InMux                          0              3230   1641  FALL       1
I__891/O                                              InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__732/I                                              CascadeMux                     0              3714   1641  RISE       1
I__732/O                                              CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       9
I__744/I                                              LocalMux                       0              4065   2209  FALL       1
I__744/O                                              LocalMux                     309              4373   2209  FALL       1
I__750/I                                              InMux                          0              4373   2209  FALL       1
I__750/O                                              InMux                        217              4591   2209  FALL       1
I__757/I                                              CascadeMux                     0              4591   2209  FALL       1
I__757/O                                              CascadeMux                     0              4591   2209  FALL       1
led_blink_inst.r_Count_3_21_LC_11_5_0/in2             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_21_LC_11_5_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_15_LC_12_4_6/lcout
Path End         : led_blink_inst.r_Count_3_5_LC_11_3_6/in2
Capture Clock    : led_blink_inst.r_Count_3_5_LC_11_3_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_15_LC_12_4_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__889/I                                              LocalMux                       0              2921   1641  FALL       1
I__889/O                                              LocalMux                     309              3230   1641  FALL       1
I__891/I                                              InMux                          0              3230   1641  FALL       1
I__891/O                                              InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__732/I                                              CascadeMux                     0              3714   1641  RISE       1
I__732/O                                              CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       9
I__745/I                                              LocalMux                       0              4065   2209  FALL       1
I__745/O                                              LocalMux                     309              4373   2209  FALL       1
I__753/I                                              InMux                          0              4373   2209  FALL       1
I__753/O                                              InMux                        217              4591   2209  FALL       1
I__758/I                                              CascadeMux                     0              4591   2209  FALL       1
I__758/O                                              CascadeMux                     0              4591   2209  FALL       1
led_blink_inst.r_Count_3_5_LC_11_3_6/in2              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_5_LC_11_3_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_15_LC_12_4_6/lcout
Path End         : led_blink_inst.r_Count_3_8_LC_11_3_2/in3
Capture Clock    : led_blink_inst.r_Count_3_8_LC_11_3_2/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_15_LC_12_4_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__889/I                                              LocalMux                       0              2921   1641  FALL       1
I__889/O                                              LocalMux                     309              3230   1641  FALL       1
I__891/I                                              InMux                          0              3230   1641  FALL       1
I__891/O                                              InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__732/I                                              CascadeMux                     0              3714   1641  RISE       1
I__732/O                                              CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       9
I__746/I                                              LocalMux                       0              4065   2209  FALL       1
I__746/O                                              LocalMux                     309              4373   2209  FALL       1
I__755/I                                              InMux                          0              4373   2209  FALL       1
I__755/O                                              InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_3_8_LC_11_3_2/in3              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_8_LC_11_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_3_LC_11_6_2/lcout
Path End         : led_blink_inst.r_Count_4_16_LC_12_7_0/in2
Capture Clock    : led_blink_inst.r_Count_4_16_LC_12_7_0/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_3_LC_11_6_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__981/I                                              LocalMux                       0              2921   2209  FALL       1
I__981/O                                              LocalMux                     309              3230   2209  FALL       1
I__983/I                                              InMux                          0              3230   2209  FALL       1
I__983/O                                              InMux                        217              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__1195/I                                             CascadeMux                     0              3714   2209  RISE       1
I__1195/O                                             CascadeMux                     0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      10
I__1091/I                                             LocalMux                       0              4065   2209  FALL       1
I__1091/O                                             LocalMux                     309              4373   2209  FALL       1
I__1094/I                                             InMux                          0              4373   2209  FALL       1
I__1094/O                                             InMux                        217              4591   2209  FALL       1
I__1103/I                                             CascadeMux                     0              4591   2209  FALL       1
I__1103/O                                             CascadeMux                     0              4591   2209  FALL       1
led_blink_inst.r_Count_4_16_LC_12_7_0/in2             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_16_LC_12_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_3_LC_11_6_2/lcout
Path End         : led_blink_inst.r_Count_4_7_LC_12_6_1/in1
Capture Clock    : led_blink_inst.r_Count_4_7_LC_12_6_1/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_3_LC_11_6_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__981/I                                              LocalMux                       0              2921   2209  FALL       1
I__981/O                                              LocalMux                     309              3230   2209  FALL       1
I__983/I                                              InMux                          0              3230   2209  FALL       1
I__983/O                                              InMux                        217              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__1195/I                                             CascadeMux                     0              3714   2209  RISE       1
I__1195/O                                             CascadeMux                     0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      10
I__1093/I                                             LocalMux                       0              4065   2209  FALL       1
I__1093/O                                             LocalMux                     309              4373   2209  FALL       1
I__1098/I                                             InMux                          0              4373   2209  FALL       1
I__1098/O                                             InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_4_7_LC_12_6_1/in1              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_7_LC_12_6_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_12_LC_7_8_6/lcout
Path End         : led_blink_inst.r_Count_1_0_LC_7_7_0/in2
Capture Clock    : led_blink_inst.r_Count_1_0_LC_7_7_0/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_12_LC_7_8_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1522  FALL       2
I__262/I                                             LocalMux                       0              2921   1641  FALL       1
I__262/O                                             LocalMux                     309              3230   1641  FALL       1
I__264/I                                             InMux                          0              3230   1641  FALL       1
I__264/O                                             InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/in3     LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/ltout   LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__203/I                                             CascadeMux                     0              3714   1641  RISE       1
I__203/O                                             CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      13
I__388/I                                             LocalMux                       0              4065   2209  FALL       1
I__388/O                                             LocalMux                     309              4373   2209  FALL       1
I__393/I                                             InMux                          0              4373   2209  FALL       1
I__393/O                                             InMux                        217              4591   2209  FALL       1
I__406/I                                             CascadeMux                     0              4591   2209  FALL       1
I__406/O                                             CascadeMux                     0              4591   2209  FALL       1
led_blink_inst.r_Count_1_0_LC_7_7_0/in2              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_12_LC_7_8_6/lcout
Path End         : led_blink_inst.r_Count_1_5_LC_7_7_6/in2
Capture Clock    : led_blink_inst.r_Count_1_5_LC_7_7_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_12_LC_7_8_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1522  FALL       2
I__262/I                                             LocalMux                       0              2921   1641  FALL       1
I__262/O                                             LocalMux                     309              3230   1641  FALL       1
I__264/I                                             InMux                          0              3230   1641  FALL       1
I__264/O                                             InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/in3     LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/ltout   LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__203/I                                             CascadeMux                     0              3714   1641  RISE       1
I__203/O                                             CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      13
I__388/I                                             LocalMux                       0              4065   2209  FALL       1
I__388/O                                             LocalMux                     309              4373   2209  FALL       1
I__394/I                                             InMux                          0              4373   2209  FALL       1
I__394/O                                             InMux                        217              4591   2209  FALL       1
I__407/I                                             CascadeMux                     0              4591   2209  FALL       1
I__407/O                                             CascadeMux                     0              4591   2209  FALL       1
led_blink_inst.r_Count_1_5_LC_7_7_6/in2              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_5_LC_7_7_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_12_LC_7_8_6/lcout
Path End         : led_blink_inst.r_Count_1_15_LC_7_7_7/in3
Capture Clock    : led_blink_inst.r_Count_1_15_LC_7_7_7/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_12_LC_7_8_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1522  FALL       2
I__262/I                                             LocalMux                       0              2921   1641  FALL       1
I__262/O                                             LocalMux                     309              3230   1641  FALL       1
I__264/I                                             InMux                          0              3230   1641  FALL       1
I__264/O                                             InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/in3     LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/ltout   LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__203/I                                             CascadeMux                     0              3714   1641  RISE       1
I__203/O                                             CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      13
I__388/I                                             LocalMux                       0              4065   2209  FALL       1
I__388/O                                             LocalMux                     309              4373   2209  FALL       1
I__395/I                                             InMux                          0              4373   2209  FALL       1
I__395/O                                             InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_1_15_LC_7_7_7/in3             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_15_LC_7_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_12_LC_7_8_6/lcout
Path End         : led_blink_inst.r_Count_1_12_LC_7_8_6/in2
Capture Clock    : led_blink_inst.r_Count_1_12_LC_7_8_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_12_LC_7_8_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1522  FALL       2
I__262/I                                             LocalMux                       0              2921   1641  FALL       1
I__262/O                                             LocalMux                     309              3230   1641  FALL       1
I__264/I                                             InMux                          0              3230   1641  FALL       1
I__264/O                                             InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/in3     LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/ltout   LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__203/I                                             CascadeMux                     0              3714   1641  RISE       1
I__203/O                                             CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      13
I__389/I                                             LocalMux                       0              4065   2209  FALL       1
I__389/O                                             LocalMux                     309              4373   2209  FALL       1
I__397/I                                             InMux                          0              4373   2209  FALL       1
I__397/O                                             InMux                        217              4591   2209  FALL       1
I__408/I                                             CascadeMux                     0              4591   2209  FALL       1
I__408/O                                             CascadeMux                     0              4591   2209  FALL       1
led_blink_inst.r_Count_1_12_LC_7_8_6/in2             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_12_LC_7_8_6/lcout
Path End         : led_blink_inst.r_Count_1_10_LC_7_8_7/in3
Capture Clock    : led_blink_inst.r_Count_1_10_LC_7_8_7/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_12_LC_7_8_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1522  FALL       2
I__262/I                                             LocalMux                       0              2921   1641  FALL       1
I__262/O                                             LocalMux                     309              3230   1641  FALL       1
I__264/I                                             InMux                          0              3230   1641  FALL       1
I__264/O                                             InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/in3     LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/ltout   LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__203/I                                             CascadeMux                     0              3714   1641  RISE       1
I__203/O                                             CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      13
I__389/I                                             LocalMux                       0              4065   2209  FALL       1
I__389/O                                             LocalMux                     309              4373   2209  FALL       1
I__398/I                                             InMux                          0              4373   2209  FALL       1
I__398/O                                             InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_1_10_LC_7_8_7/in3             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_10_LC_7_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_12_LC_7_8_6/lcout
Path End         : led_blink_inst.r_Count_1_13_LC_7_8_5/in3
Capture Clock    : led_blink_inst.r_Count_1_13_LC_7_8_5/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_12_LC_7_8_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1522  FALL       2
I__262/I                                             LocalMux                       0              2921   1641  FALL       1
I__262/O                                             LocalMux                     309              3230   1641  FALL       1
I__264/I                                             InMux                          0              3230   1641  FALL       1
I__264/O                                             InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/in3     LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/ltout   LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__203/I                                             CascadeMux                     0              3714   1641  RISE       1
I__203/O                                             CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      13
I__389/I                                             LocalMux                       0              4065   2209  FALL       1
I__389/O                                             LocalMux                     309              4373   2209  FALL       1
I__399/I                                             InMux                          0              4373   2209  FALL       1
I__399/O                                             InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_1_13_LC_7_8_5/in3             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_13_LC_7_8_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_12_LC_7_8_6/lcout
Path End         : led_blink_inst.r_Count_1_18_LC_7_9_0/in2
Capture Clock    : led_blink_inst.r_Count_1_18_LC_7_9_0/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_12_LC_7_8_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1522  FALL       2
I__262/I                                             LocalMux                       0              2921   1641  FALL       1
I__262/O                                             LocalMux                     309              3230   1641  FALL       1
I__264/I                                             InMux                          0              3230   1641  FALL       1
I__264/O                                             InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/in3     LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/ltout   LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__203/I                                             CascadeMux                     0              3714   1641  RISE       1
I__203/O                                             CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      13
I__390/I                                             LocalMux                       0              4065   2209  FALL       1
I__390/O                                             LocalMux                     309              4373   2209  FALL       1
I__401/I                                             InMux                          0              4373   2209  FALL       1
I__401/O                                             InMux                        217              4591   2209  FALL       1
I__410/I                                             CascadeMux                     0              4591   2209  FALL       1
I__410/O                                             CascadeMux                     0              4591   2209  FALL       1
led_blink_inst.r_Count_1_18_LC_7_9_0/in2             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_18_LC_7_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_12_LC_7_8_6/lcout
Path End         : led_blink_inst.r_Count_1_19_LC_7_9_4/in2
Capture Clock    : led_blink_inst.r_Count_1_19_LC_7_9_4/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_12_LC_7_8_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1522  FALL       2
I__262/I                                             LocalMux                       0              2921   1641  FALL       1
I__262/O                                             LocalMux                     309              3230   1641  FALL       1
I__264/I                                             InMux                          0              3230   1641  FALL       1
I__264/O                                             InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/in3     LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/ltout   LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__203/I                                             CascadeMux                     0              3714   1641  RISE       1
I__203/O                                             CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      13
I__390/I                                             LocalMux                       0              4065   2209  FALL       1
I__390/O                                             LocalMux                     309              4373   2209  FALL       1
I__402/I                                             InMux                          0              4373   2209  FALL       1
I__402/O                                             InMux                        217              4591   2209  FALL       1
I__411/I                                             CascadeMux                     0              4591   2209  FALL       1
I__411/O                                             CascadeMux                     0              4591   2209  FALL       1
led_blink_inst.r_Count_1_19_LC_7_9_4/in2             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_12_LC_7_8_6/lcout
Path End         : led_blink_inst.r_Count_1_21_LC_7_9_5/in3
Capture Clock    : led_blink_inst.r_Count_1_21_LC_7_9_5/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_12_LC_7_8_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1522  FALL       2
I__262/I                                             LocalMux                       0              2921   1641  FALL       1
I__262/O                                             LocalMux                     309              3230   1641  FALL       1
I__264/I                                             InMux                          0              3230   1641  FALL       1
I__264/O                                             InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/in3     LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_1_RNIVMBL_10_LC_7_8_0/ltout   LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__203/I                                             CascadeMux                     0              3714   1641  RISE       1
I__203/O                                             CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_1_RNIV59V3_10_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      13
I__390/I                                             LocalMux                       0              4065   2209  FALL       1
I__390/O                                             LocalMux                     309              4373   2209  FALL       1
I__403/I                                             InMux                          0              4373   2209  FALL       1
I__403/O                                             InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_1_21_LC_7_9_5/in3             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_21_LC_7_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_15_LC_12_4_6/lcout
Path End         : led_blink_inst.r_Count_3_13_LC_11_4_6/in0
Capture Clock    : led_blink_inst.r_Count_3_13_LC_11_4_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_15_LC_12_4_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__889/I                                              LocalMux                       0              2921   1641  FALL       1
I__889/O                                              LocalMux                     309              3230   1641  FALL       1
I__891/I                                              InMux                          0              3230   1641  FALL       1
I__891/O                                              InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__732/I                                              CascadeMux                     0              3714   1641  RISE       1
I__732/O                                              CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       9
I__743/I                                              LocalMux                       0              4065   2209  FALL       1
I__743/O                                              LocalMux                     309              4373   2209  FALL       1
I__748/I                                              InMux                          0              4373   2209  FALL       1
I__748/O                                              InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_3_13_LC_11_4_6/in0             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_13_LC_11_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_15_LC_12_4_6/lcout
Path End         : led_blink_inst.r_Count_3_0_LC_11_4_7/in3
Capture Clock    : led_blink_inst.r_Count_3_0_LC_11_4_7/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_15_LC_12_4_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__889/I                                              LocalMux                       0              2921   1641  FALL       1
I__889/O                                              LocalMux                     309              3230   1641  FALL       1
I__891/I                                              InMux                          0              3230   1641  FALL       1
I__891/O                                              InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__732/I                                              CascadeMux                     0              3714   1641  RISE       1
I__732/O                                              CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       9
I__743/I                                              LocalMux                       0              4065   2209  FALL       1
I__743/O                                              LocalMux                     309              4373   2209  FALL       1
I__749/I                                              InMux                          0              4373   2209  FALL       1
I__749/O                                              InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_3_0_LC_11_4_7/in3              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_15_LC_12_4_6/lcout
Path End         : led_blink_inst.r_Count_3_17_LC_11_5_1/in3
Capture Clock    : led_blink_inst.r_Count_3_17_LC_11_5_1/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_15_LC_12_4_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__889/I                                              LocalMux                       0              2921   1641  FALL       1
I__889/O                                              LocalMux                     309              3230   1641  FALL       1
I__891/I                                              InMux                          0              3230   1641  FALL       1
I__891/O                                              InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__732/I                                              CascadeMux                     0              3714   1641  RISE       1
I__732/O                                              CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       9
I__744/I                                              LocalMux                       0              4065   2209  FALL       1
I__744/O                                              LocalMux                     309              4373   2209  FALL       1
I__751/I                                              InMux                          0              4373   2209  FALL       1
I__751/O                                              InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_3_17_LC_11_5_1/in3             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_17_LC_11_5_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_15_LC_12_4_6/lcout
Path End         : led_blink_inst.r_Count_3_18_LC_11_5_7/in3
Capture Clock    : led_blink_inst.r_Count_3_18_LC_11_5_7/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_15_LC_12_4_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__889/I                                              LocalMux                       0              2921   1641  FALL       1
I__889/O                                              LocalMux                     309              3230   1641  FALL       1
I__891/I                                              InMux                          0              3230   1641  FALL       1
I__891/O                                              InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__732/I                                              CascadeMux                     0              3714   1641  RISE       1
I__732/O                                              CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       9
I__744/I                                              LocalMux                       0              4065   2209  FALL       1
I__744/O                                              LocalMux                     309              4373   2209  FALL       1
I__752/I                                              InMux                          0              4373   2209  FALL       1
I__752/O                                              InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_3_18_LC_11_5_7/in3             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_18_LC_11_5_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_15_LC_12_4_6/lcout
Path End         : led_blink_inst.r_Count_3_7_LC_11_3_4/in2
Capture Clock    : led_blink_inst.r_Count_3_7_LC_11_3_4/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1089/I                                           ClkMux                         0              2073  RISE       1
I__1089/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_15_LC_12_4_6/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_15_LC_12_4_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__889/I                                              LocalMux                       0              2921   1641  FALL       1
I__889/O                                              LocalMux                     309              3230   1641  FALL       1
I__891/I                                              InMux                          0              3230   1641  FALL       1
I__891/O                                              InMux                        217              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
led_blink_inst.r_Count_3_RNIK2NG1_14_LC_11_4_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__732/I                                              CascadeMux                     0              3714   1641  RISE       1
I__732/O                                              CascadeMux                     0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
led_blink_inst.r_Count_3_RNIEFLF6_10_LC_11_4_2/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       9
I__745/I                                              LocalMux                       0              4065   2209  FALL       1
I__745/O                                              LocalMux                     309              4373   2209  FALL       1
I__754/I                                              InMux                          0              4373   2209  FALL       1
I__754/O                                              InMux                        217              4591   2209  FALL       1
I__759/I                                              CascadeMux                     0              4591   2209  FALL       1
I__759/O                                              CascadeMux                     0              4591   2209  FALL       1
led_blink_inst.r_Count_3_7_LC_11_3_4/in2              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_7_LC_11_3_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_3_LC_11_6_2/lcout
Path End         : led_blink_inst.o_LED_4_LC_12_7_7/in3
Capture Clock    : led_blink_inst.o_LED_4_LC_12_7_7/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_3_LC_11_6_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__981/I                                              LocalMux                       0              2921   2209  FALL       1
I__981/O                                              LocalMux                     309              3230   2209  FALL       1
I__983/I                                              InMux                          0              3230   2209  FALL       1
I__983/O                                              InMux                        217              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__1195/I                                             CascadeMux                     0              3714   2209  RISE       1
I__1195/O                                             CascadeMux                     0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      10
I__1091/I                                             LocalMux                       0              4065   2209  FALL       1
I__1091/O                                             LocalMux                     309              4373   2209  FALL       1
I__1095/I                                             InMux                          0              4373   2209  FALL       1
I__1095/O                                             InMux                        217              4591   2209  FALL       1
led_blink_inst.o_LED_4_LC_12_7_7/in3                  LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_4_LC_12_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_3_LC_11_6_2/lcout
Path End         : led_blink_inst.r_Count_4_12_LC_12_7_1/in3
Capture Clock    : led_blink_inst.r_Count_4_12_LC_12_7_1/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_3_LC_11_6_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__981/I                                              LocalMux                       0              2921   2209  FALL       1
I__981/O                                              LocalMux                     309              3230   2209  FALL       1
I__983/I                                              InMux                          0              3230   2209  FALL       1
I__983/O                                              InMux                        217              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__1195/I                                             CascadeMux                     0              3714   2209  RISE       1
I__1195/O                                             CascadeMux                     0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      10
I__1091/I                                             LocalMux                       0              4065   2209  FALL       1
I__1091/O                                             LocalMux                     309              4373   2209  FALL       1
I__1096/I                                             InMux                          0              4373   2209  FALL       1
I__1096/O                                             InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_4_12_LC_12_7_1/in3             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_12_LC_12_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_3_LC_11_6_2/lcout
Path End         : led_blink_inst.r_Count_4_9_LC_12_6_3/in1
Capture Clock    : led_blink_inst.r_Count_4_9_LC_12_6_3/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_3_LC_11_6_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__981/I                                              LocalMux                       0              2921   2209  FALL       1
I__981/O                                              LocalMux                     309              3230   2209  FALL       1
I__983/I                                              InMux                          0              3230   2209  FALL       1
I__983/O                                              InMux                        217              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__1195/I                                             CascadeMux                     0              3714   2209  RISE       1
I__1195/O                                             CascadeMux                     0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      10
I__1093/I                                             LocalMux                       0              4065   2209  FALL       1
I__1093/O                                             LocalMux                     309              4373   2209  FALL       1
I__1099/I                                             InMux                          0              4373   2209  FALL       1
I__1099/O                                             InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_4_9_LC_12_6_3/in1              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_9_LC_12_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_3_LC_11_6_2/lcout
Path End         : led_blink_inst.r_Count_4_0_LC_12_6_6/in0
Capture Clock    : led_blink_inst.r_Count_4_0_LC_12_6_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_3_LC_11_6_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__981/I                                              LocalMux                       0              2921   2209  FALL       1
I__981/O                                              LocalMux                     309              3230   2209  FALL       1
I__983/I                                              InMux                          0              3230   2209  FALL       1
I__983/O                                              InMux                        217              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__1195/I                                             CascadeMux                     0              3714   2209  RISE       1
I__1195/O                                             CascadeMux                     0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      10
I__1093/I                                             LocalMux                       0              4065   2209  FALL       1
I__1093/O                                             LocalMux                     309              4373   2209  FALL       1
I__1100/I                                             InMux                          0              4373   2209  FALL       1
I__1100/O                                             InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_4_0_LC_12_6_6/in0              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_0_LC_12_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_3_LC_11_6_2/lcout
Path End         : led_blink_inst.r_Count_4_4_LC_12_6_0/in0
Capture Clock    : led_blink_inst.r_Count_4_4_LC_12_6_0/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_3_LC_11_6_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__981/I                                              LocalMux                       0              2921   2209  FALL       1
I__981/O                                              LocalMux                     309              3230   2209  FALL       1
I__983/I                                              InMux                          0              3230   2209  FALL       1
I__983/O                                              InMux                        217              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__1195/I                                             CascadeMux                     0              3714   2209  RISE       1
I__1195/O                                             CascadeMux                     0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      10
I__1093/I                                             LocalMux                       0              4065   2209  FALL       1
I__1093/O                                             LocalMux                     309              4373   2209  FALL       1
I__1101/I                                             InMux                          0              4373   2209  FALL       1
I__1101/O                                             InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_4_4_LC_12_6_0/in0              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_4_LC_12_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_3_LC_11_6_2/lcout
Path End         : led_blink_inst.r_Count_4_6_LC_12_6_2/in0
Capture Clock    : led_blink_inst.r_Count_4_6_LC_12_6_2/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_3_LC_11_6_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__981/I                                              LocalMux                       0              2921   2209  FALL       1
I__981/O                                              LocalMux                     309              3230   2209  FALL       1
I__983/I                                              InMux                          0              3230   2209  FALL       1
I__983/O                                              InMux                        217              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__1195/I                                             CascadeMux                     0              3714   2209  RISE       1
I__1195/O                                             CascadeMux                     0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      10
I__1093/I                                             LocalMux                       0              4065   2209  FALL       1
I__1093/O                                             LocalMux                     309              4373   2209  FALL       1
I__1102/I                                             InMux                          0              4373   2209  FALL       1
I__1102/O                                             InMux                        217              4591   2209  FALL       1
led_blink_inst.r_Count_4_6_LC_12_6_2/in0              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_6_LC_12_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.r_Count_2_0_LC_9_5_6/in3
Capture Clock    : led_blink_inst.r_Count_2_0_LC_9_5_6/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__475/I                                             LocalMux                       0              2921   1683  FALL       1
I__475/O                                             LocalMux                     309              3230   1683  FALL       1
I__477/I                                             InMux                          0              3230   1683  FALL       1
I__477/O                                             InMux                        217              3447   1683  FALL       1
I__479/I                                             CascadeMux                     0              3447   1683  FALL       1
I__479/O                                             CascadeMux                     0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__497/I                                             CascadeMux                     0              3756   1683  RISE       1
I__497/O                                             CascadeMux                     0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL      13
I__642/I                                             LocalMux                       0              4107   2251  FALL       1
I__642/O                                             LocalMux                     309              4415   2251  FALL       1
I__647/I                                             InMux                          0              4415   2251  FALL       1
I__647/O                                             InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_2_0_LC_9_5_6/in3              LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_10_LC_7_8_7/in0
Capture Clock    : led_blink_inst.r_Count_1_10_LC_7_8_7/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__234/I                                            LocalMux                       0              2921   1880  FALL       1
I__234/O                                            LocalMux                     309              3230   1880  FALL       1
I__238/I                                            InMux                          0              3230   1880  FALL       1
I__238/O                                            InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      14
I__431/I                                            Odrv4                          0              3735   2251  FALL       1
I__431/O                                            Odrv4                        372              4107   2251  FALL       1
I__438/I                                            LocalMux                       0              4107   2251  FALL       1
I__438/O                                            LocalMux                     309              4415   2251  FALL       1
I__441/I                                            InMux                          0              4415   2251  FALL       1
I__441/O                                            InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_1_10_LC_7_8_7/in0            LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_10_LC_7_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_11_LC_7_8_4/in1
Capture Clock    : led_blink_inst.r_Count_1_11_LC_7_8_4/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__234/I                                            LocalMux                       0              2921   1880  FALL       1
I__234/O                                            LocalMux                     309              3230   1880  FALL       1
I__238/I                                            InMux                          0              3230   1880  FALL       1
I__238/O                                            InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      14
I__431/I                                            Odrv4                          0              3735   2251  FALL       1
I__431/O                                            Odrv4                        372              4107   2251  FALL       1
I__438/I                                            LocalMux                       0              4107   2251  FALL       1
I__438/O                                            LocalMux                     309              4415   2251  FALL       1
I__442/I                                            InMux                          0              4415   2251  FALL       1
I__442/O                                            InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_1_11_LC_7_8_4/in1            LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_11_LC_7_8_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_12_LC_7_8_6/in1
Capture Clock    : led_blink_inst.r_Count_1_12_LC_7_8_6/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__234/I                                            LocalMux                       0              2921   1880  FALL       1
I__234/O                                            LocalMux                     309              3230   1880  FALL       1
I__238/I                                            InMux                          0              3230   1880  FALL       1
I__238/O                                            InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      14
I__431/I                                            Odrv4                          0              3735   2251  FALL       1
I__431/O                                            Odrv4                        372              4107   2251  FALL       1
I__438/I                                            LocalMux                       0              4107   2251  FALL       1
I__438/O                                            LocalMux                     309              4415   2251  FALL       1
I__443/I                                            InMux                          0              4415   2251  FALL       1
I__443/O                                            InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_1_12_LC_7_8_6/in1            LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_12_LC_7_8_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_13_LC_7_8_5/in0
Capture Clock    : led_blink_inst.r_Count_1_13_LC_7_8_5/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__234/I                                            LocalMux                       0              2921   1880  FALL       1
I__234/O                                            LocalMux                     309              3230   1880  FALL       1
I__238/I                                            InMux                          0              3230   1880  FALL       1
I__238/O                                            InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      14
I__431/I                                            Odrv4                          0              3735   2251  FALL       1
I__431/O                                            Odrv4                        372              4107   2251  FALL       1
I__438/I                                            LocalMux                       0              4107   2251  FALL       1
I__438/O                                            LocalMux                     309              4415   2251  FALL       1
I__444/I                                            InMux                          0              4415   2251  FALL       1
I__444/O                                            InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_1_13_LC_7_8_5/in0            LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_13_LC_7_8_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_20_LC_7_8_2/in1
Capture Clock    : led_blink_inst.r_Count_1_20_LC_7_8_2/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__234/I                                            LocalMux                       0              2921   1880  FALL       1
I__234/O                                            LocalMux                     309              3230   1880  FALL       1
I__238/I                                            InMux                          0              3230   1880  FALL       1
I__238/O                                            InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      14
I__431/I                                            Odrv4                          0              3735   2251  FALL       1
I__431/O                                            Odrv4                        372              4107   2251  FALL       1
I__438/I                                            LocalMux                       0              4107   2251  FALL       1
I__438/O                                            LocalMux                     309              4415   2251  FALL       1
I__445/I                                            InMux                          0              4415   2251  FALL       1
I__445/O                                            InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_1_20_LC_7_8_2/in1            LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.o_LED_2_LC_9_4_7/in3
Capture Clock    : led_blink_inst.o_LED_2_LC_9_4_7/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__475/I                                             LocalMux                       0              2921   1683  FALL       1
I__475/O                                             LocalMux                     309              3230   1683  FALL       1
I__477/I                                             InMux                          0              3230   1683  FALL       1
I__477/O                                             InMux                        217              3447   1683  FALL       1
I__479/I                                             CascadeMux                     0              3447   1683  FALL       1
I__479/O                                             CascadeMux                     0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__497/I                                             CascadeMux                     0              3756   1683  RISE       1
I__497/O                                             CascadeMux                     0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL      13
I__643/I                                             LocalMux                       0              4107   2251  FALL       1
I__643/O                                             LocalMux                     309              4415   2251  FALL       1
I__649/I                                             InMux                          0              4415   2251  FALL       1
I__649/O                                             InMux                        217              4633   2251  FALL       1
led_blink_inst.o_LED_2_LC_9_4_7/in3                  LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_2_LC_9_4_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.r_Count_2_12_LC_8_5_2/in3
Capture Clock    : led_blink_inst.r_Count_2_12_LC_8_5_2/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__475/I                                             LocalMux                       0              2921   1683  FALL       1
I__475/O                                             LocalMux                     309              3230   1683  FALL       1
I__477/I                                             InMux                          0              3230   1683  FALL       1
I__477/O                                             InMux                        217              3447   1683  FALL       1
I__479/I                                             CascadeMux                     0              3447   1683  FALL       1
I__479/O                                             CascadeMux                     0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__497/I                                             CascadeMux                     0              3756   1683  RISE       1
I__497/O                                             CascadeMux                     0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL      13
I__644/I                                             LocalMux                       0              4107   2251  FALL       1
I__644/O                                             LocalMux                     309              4415   2251  FALL       1
I__652/I                                             InMux                          0              4415   2251  FALL       1
I__652/O                                             InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_2_12_LC_8_5_2/in3             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1076/I                                           ClkMux                         0              2073  RISE       1
I__1076/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_12_LC_8_5_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.r_Count_2_10_LC_8_6_6/in3
Capture Clock    : led_blink_inst.r_Count_2_10_LC_8_6_6/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__475/I                                             LocalMux                       0              2921   1683  FALL       1
I__475/O                                             LocalMux                     309              3230   1683  FALL       1
I__477/I                                             InMux                          0              3230   1683  FALL       1
I__477/O                                             InMux                        217              3447   1683  FALL       1
I__479/I                                             CascadeMux                     0              3447   1683  FALL       1
I__479/O                                             CascadeMux                     0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__497/I                                             CascadeMux                     0              3756   1683  RISE       1
I__497/O                                             CascadeMux                     0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL      13
I__645/I                                             LocalMux                       0              4107   2251  FALL       1
I__645/O                                             LocalMux                     309              4415   2251  FALL       1
I__653/I                                             InMux                          0              4415   2251  FALL       1
I__653/O                                             InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_2_10_LC_8_6_6/in3             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_10_LC_8_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.r_Count_2_4_LC_9_5_5/in2
Capture Clock    : led_blink_inst.r_Count_2_4_LC_9_5_5/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__475/I                                             LocalMux                       0              2921   1683  FALL       1
I__475/O                                             LocalMux                     309              3230   1683  FALL       1
I__477/I                                             InMux                          0              3230   1683  FALL       1
I__477/O                                             InMux                        217              3447   1683  FALL       1
I__479/I                                             CascadeMux                     0              3447   1683  FALL       1
I__479/O                                             CascadeMux                     0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__497/I                                             CascadeMux                     0              3756   1683  RISE       1
I__497/O                                             CascadeMux                     0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL      13
I__642/I                                             LocalMux                       0              4107   2251  FALL       1
I__642/O                                             LocalMux                     309              4415   2251  FALL       1
I__648/I                                             InMux                          0              4415   2251  FALL       1
I__648/O                                             InMux                        217              4633   2251  FALL       1
I__660/I                                             CascadeMux                     0              4633   2251  FALL       1
I__660/O                                             CascadeMux                     0              4633   2251  FALL       1
led_blink_inst.r_Count_2_4_LC_9_5_5/in2              LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_4_LC_9_5_5/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.r_Count_2_11_LC_9_4_3/in3
Capture Clock    : led_blink_inst.r_Count_2_11_LC_9_4_3/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__475/I                                             LocalMux                       0              2921   1683  FALL       1
I__475/O                                             LocalMux                     309              3230   1683  FALL       1
I__477/I                                             InMux                          0              3230   1683  FALL       1
I__477/O                                             InMux                        217              3447   1683  FALL       1
I__479/I                                             CascadeMux                     0              3447   1683  FALL       1
I__479/O                                             CascadeMux                     0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__497/I                                             CascadeMux                     0              3756   1683  RISE       1
I__497/O                                             CascadeMux                     0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL      13
I__643/I                                             LocalMux                       0              4107   2251  FALL       1
I__643/O                                             LocalMux                     309              4415   2251  FALL       1
I__650/I                                             InMux                          0              4415   2251  FALL       1
I__650/O                                             InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_2_11_LC_9_4_3/in3             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_11_LC_9_4_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.r_Count_2_16_LC_9_4_4/in2
Capture Clock    : led_blink_inst.r_Count_2_16_LC_9_4_4/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__475/I                                             LocalMux                       0              2921   1683  FALL       1
I__475/O                                             LocalMux                     309              3230   1683  FALL       1
I__477/I                                             InMux                          0              3230   1683  FALL       1
I__477/O                                             InMux                        217              3447   1683  FALL       1
I__479/I                                             CascadeMux                     0              3447   1683  FALL       1
I__479/O                                             CascadeMux                     0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__497/I                                             CascadeMux                     0              3756   1683  RISE       1
I__497/O                                             CascadeMux                     0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL      13
I__643/I                                             LocalMux                       0              4107   2251  FALL       1
I__643/O                                             LocalMux                     309              4415   2251  FALL       1
I__651/I                                             InMux                          0              4415   2251  FALL       1
I__651/O                                             InMux                        217              4633   2251  FALL       1
I__661/I                                             CascadeMux                     0              4633   2251  FALL       1
I__661/O                                             CascadeMux                     0              4633   2251  FALL       1
led_blink_inst.r_Count_2_16_LC_9_4_4/in2             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_16_LC_9_4_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.r_Count_2_14_LC_8_6_7/in2
Capture Clock    : led_blink_inst.r_Count_2_14_LC_8_6_7/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__475/I                                             LocalMux                       0              2921   1683  FALL       1
I__475/O                                             LocalMux                     309              3230   1683  FALL       1
I__477/I                                             InMux                          0              3230   1683  FALL       1
I__477/O                                             InMux                        217              3447   1683  FALL       1
I__479/I                                             CascadeMux                     0              3447   1683  FALL       1
I__479/O                                             CascadeMux                     0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__497/I                                             CascadeMux                     0              3756   1683  RISE       1
I__497/O                                             CascadeMux                     0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL      13
I__645/I                                             LocalMux                       0              4107   2251  FALL       1
I__645/O                                             LocalMux                     309              4415   2251  FALL       1
I__654/I                                             InMux                          0              4415   2251  FALL       1
I__654/O                                             InMux                        217              4633   2251  FALL       1
I__662/I                                             CascadeMux                     0              4633   2251  FALL       1
I__662/O                                             CascadeMux                     0              4633   2251  FALL       1
led_blink_inst.r_Count_2_14_LC_8_6_7/in2             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_14_LC_8_6_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.r_Count_2_17_LC_8_6_0/in3
Capture Clock    : led_blink_inst.r_Count_2_17_LC_8_6_0/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__475/I                                             LocalMux                       0              2921   1683  FALL       1
I__475/O                                             LocalMux                     309              3230   1683  FALL       1
I__477/I                                             InMux                          0              3230   1683  FALL       1
I__477/O                                             InMux                        217              3447   1683  FALL       1
I__479/I                                             CascadeMux                     0              3447   1683  FALL       1
I__479/O                                             CascadeMux                     0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__497/I                                             CascadeMux                     0              3756   1683  RISE       1
I__497/O                                             CascadeMux                     0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL      13
I__645/I                                             LocalMux                       0              4107   2251  FALL       1
I__645/O                                             LocalMux                     309              4415   2251  FALL       1
I__655/I                                             InMux                          0              4415   2251  FALL       1
I__655/O                                             InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_2_17_LC_8_6_0/in3             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_17_LC_8_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.r_Count_2_18_LC_8_6_5/in2
Capture Clock    : led_blink_inst.r_Count_2_18_LC_8_6_5/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__475/I                                             LocalMux                       0              2921   1683  FALL       1
I__475/O                                             LocalMux                     309              3230   1683  FALL       1
I__477/I                                             InMux                          0              3230   1683  FALL       1
I__477/O                                             InMux                        217              3447   1683  FALL       1
I__479/I                                             CascadeMux                     0              3447   1683  FALL       1
I__479/O                                             CascadeMux                     0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__497/I                                             CascadeMux                     0              3756   1683  RISE       1
I__497/O                                             CascadeMux                     0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL      13
I__645/I                                             LocalMux                       0              4107   2251  FALL       1
I__645/O                                             LocalMux                     309              4415   2251  FALL       1
I__656/I                                             InMux                          0              4415   2251  FALL       1
I__656/O                                             InMux                        217              4633   2251  FALL       1
I__663/I                                             CascadeMux                     0              4633   2251  FALL       1
I__663/O                                             CascadeMux                     0              4633   2251  FALL       1
led_blink_inst.r_Count_2_18_LC_8_6_5/in2             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.r_Count_2_19_LC_8_6_4/in3
Capture Clock    : led_blink_inst.r_Count_2_19_LC_8_6_4/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__475/I                                             LocalMux                       0              2921   1683  FALL       1
I__475/O                                             LocalMux                     309              3230   1683  FALL       1
I__477/I                                             InMux                          0              3230   1683  FALL       1
I__477/O                                             InMux                        217              3447   1683  FALL       1
I__479/I                                             CascadeMux                     0              3447   1683  FALL       1
I__479/O                                             CascadeMux                     0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__497/I                                             CascadeMux                     0              3756   1683  RISE       1
I__497/O                                             CascadeMux                     0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL      13
I__645/I                                             LocalMux                       0              4107   2251  FALL       1
I__645/O                                             LocalMux                     309              4415   2251  FALL       1
I__657/I                                             InMux                          0              4415   2251  FALL       1
I__657/O                                             InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_2_19_LC_8_6_4/in3             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_19_LC_8_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.r_Count_2_20_LC_8_6_2/in3
Capture Clock    : led_blink_inst.r_Count_2_20_LC_8_6_2/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__475/I                                             LocalMux                       0              2921   1683  FALL       1
I__475/O                                             LocalMux                     309              3230   1683  FALL       1
I__477/I                                             InMux                          0              3230   1683  FALL       1
I__477/O                                             InMux                        217              3447   1683  FALL       1
I__479/I                                             CascadeMux                     0              3447   1683  FALL       1
I__479/O                                             CascadeMux                     0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__497/I                                             CascadeMux                     0              3756   1683  RISE       1
I__497/O                                             CascadeMux                     0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL      13
I__645/I                                             LocalMux                       0              4107   2251  FALL       1
I__645/O                                             LocalMux                     309              4415   2251  FALL       1
I__658/I                                             InMux                          0              4415   2251  FALL       1
I__658/O                                             InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_2_20_LC_8_6_2/in3             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_20_LC_8_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_0_LC_11_4_7/lcout
Path End         : led_blink_inst.r_Count_3_17_LC_11_5_1/in0
Capture Clock    : led_blink_inst.r_Count_3_17_LC_11_5_1/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_0_LC_11_4_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__800/I                                              LocalMux                       0              2921   1066  FALL       1
I__800/O                                              LocalMux                     309              3230   1066  FALL       1
I__803/I                                              InMux                          0              3230   1880  FALL       1
I__803/O                                              InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__774/I                                              Odrv4                          0              3735   2251  FALL       1
I__774/O                                              Odrv4                        372              4107   2251  FALL       1
I__780/I                                              LocalMux                       0              4107   2251  FALL       1
I__780/O                                              LocalMux                     309              4415   2251  FALL       1
I__785/I                                              InMux                          0              4415   2251  FALL       1
I__785/O                                              InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_3_17_LC_11_5_1/in0             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_17_LC_11_5_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_0_LC_11_4_7/lcout
Path End         : led_blink_inst.r_Count_3_18_LC_11_5_7/in0
Capture Clock    : led_blink_inst.r_Count_3_18_LC_11_5_7/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_0_LC_11_4_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__800/I                                              LocalMux                       0              2921   1066  FALL       1
I__800/O                                              LocalMux                     309              3230   1066  FALL       1
I__803/I                                              InMux                          0              3230   1880  FALL       1
I__803/O                                              InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__774/I                                              Odrv4                          0              3735   2251  FALL       1
I__774/O                                              Odrv4                        372              4107   2251  FALL       1
I__780/I                                              LocalMux                       0              4107   2251  FALL       1
I__780/O                                              LocalMux                     309              4415   2251  FALL       1
I__786/I                                              InMux                          0              4415   2251  FALL       1
I__786/O                                              InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_3_18_LC_11_5_7/in0             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_18_LC_11_5_7/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_0_LC_11_4_7/lcout
Path End         : led_blink_inst.r_Count_3_21_LC_11_5_0/in1
Capture Clock    : led_blink_inst.r_Count_3_21_LC_11_5_0/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_0_LC_11_4_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_0_LC_11_4_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__800/I                                              LocalMux                       0              2921   1066  FALL       1
I__800/O                                              LocalMux                     309              3230   1066  FALL       1
I__803/I                                              InMux                          0              3230   1880  FALL       1
I__803/O                                              InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_3_RNIU40L1_23_LC_11_4_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      10
I__774/I                                              Odrv4                          0              3735   2251  FALL       1
I__774/O                                              Odrv4                        372              4107   2251  FALL       1
I__780/I                                              LocalMux                       0              4107   2251  FALL       1
I__780/O                                              LocalMux                     309              4415   2251  FALL       1
I__787/I                                              InMux                          0              4415   2251  FALL       1
I__787/O                                              InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_3_21_LC_11_5_0/in1             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1084/I                                           ClkMux                         0              2073  RISE       1
I__1084/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_21_LC_11_5_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_5_LC_11_6_4/lcout
Path End         : led_blink_inst.r_Count_4_17_LC_12_8_3/in1
Capture Clock    : led_blink_inst.r_Count_4_17_LC_12_8_3/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_5_LC_11_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1005/I                                           LocalMux                       0              2921   1333  FALL       1
I__1005/O                                           LocalMux                     309              3230   1333  FALL       1
I__1007/I                                           InMux                          0              3230   1333  FALL       1
I__1007/O                                           InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__1112/I                                           Odrv4                          0              3735   2251  FALL       1
I__1112/O                                           Odrv4                        372              4107   2251  FALL       1
I__1120/I                                           LocalMux                       0              4107   2251  FALL       1
I__1120/O                                           LocalMux                     309              4415   2251  FALL       1
I__1121/I                                           InMux                          0              4415   2251  FALL       1
I__1121/O                                           InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_4_17_LC_12_8_3/in1           LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_17_LC_12_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_5_LC_11_6_4/lcout
Path End         : led_blink_inst.r_Count_4_20_LC_12_8_0/in0
Capture Clock    : led_blink_inst.r_Count_4_20_LC_12_8_0/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_5_LC_11_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_5_LC_11_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1005/I                                           LocalMux                       0              2921   1333  FALL       1
I__1005/O                                           LocalMux                     309              3230   1333  FALL       1
I__1007/I                                           InMux                          0              3230   1333  FALL       1
I__1007/O                                           InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_4_RNI2IHV_5_LC_12_6_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       9
I__1112/I                                           Odrv4                          0              3735   2251  FALL       1
I__1112/O                                           Odrv4                        372              4107   2251  FALL       1
I__1120/I                                           LocalMux                       0              4107   2251  FALL       1
I__1120/O                                           LocalMux                     309              4415   2251  FALL       1
I__1122/I                                           InMux                          0              4415   2251  FALL       1
I__1122/O                                           InMux                        217              4633   2251  FALL       1
led_blink_inst.r_Count_4_20_LC_12_8_0/in0           LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_20_LC_12_8_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_3_8_LC_11_3_2/lcout
Path End         : led_blink_inst.r_Count_3_8_LC_11_3_2/in2
Capture Clock    : led_blink_inst.r_Count_3_8_LC_11_3_2/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_8_LC_11_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_3_8_LC_11_3_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1592  FALL       2
I__831/I                                          LocalMux                       0              2921   1592  FALL       1
I__831/O                                          LocalMux                     309              3230   1592  FALL       1
I__833/I                                          InMux                          0              3230   1592  FALL       1
I__833/O                                          InMux                        217              3447   1592  FALL       1
I__835/I                                          CascadeMux                     0              3447   1592  FALL       1
I__835/O                                          CascadeMux                     0              3447   1592  FALL       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/in2    LogicCell40_SEQ_MODE_0000      0              3447   1592  FALL       1
led_blink_inst.r_Count_3_RNO_0_8_LC_12_3_7/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2314  FALL       1
I__827/I                                          Odrv4                          0              3798   2314  FALL       1
I__827/O                                          Odrv4                        372              4170   2314  FALL       1
I__828/I                                          LocalMux                       0              4170   2314  FALL       1
I__828/O                                          LocalMux                     309              4478   2314  FALL       1
I__829/I                                          InMux                          0              4478   2314  FALL       1
I__829/O                                          InMux                        217              4696   2314  FALL       1
I__830/I                                          CascadeMux                     0              4696   2314  FALL       1
I__830/O                                          CascadeMux                     0              4696   2314  FALL       1
led_blink_inst.r_Count_3_8_LC_11_3_2/in2          LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1088/I                                           ClkMux                         0              2073  RISE       1
I__1088/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_3_8_LC_11_3_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_13_LC_7_8_5/lcout
Path End         : led_blink_inst.r_Count_1_13_LC_7_8_5/in2
Capture Clock    : led_blink_inst.r_Count_1_13_LC_7_8_5/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_13_LC_7_8_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_13_LC_7_8_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1417  FALL       2
I__253/I                                          LocalMux                       0              2921   1417  FALL       1
I__253/O                                          LocalMux                     309              3230   1417  FALL       1
I__255/I                                          InMux                          0              3230   1417  FALL       1
I__255/O                                          InMux                        217              3447   1417  FALL       1
I__257/I                                          CascadeMux                     0              3447   1417  FALL       1
I__257/O                                          CascadeMux                     0              3447   1417  FALL       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/in2    LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
led_blink_inst.r_Count_1_RNO_0_13_LC_8_8_4/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2314  FALL       1
I__249/I                                          Odrv4                          0              3798   2314  FALL       1
I__249/O                                          Odrv4                        372              4170   2314  FALL       1
I__250/I                                          LocalMux                       0              4170   2314  FALL       1
I__250/O                                          LocalMux                     309              4478   2314  FALL       1
I__251/I                                          InMux                          0              4478   2314  FALL       1
I__251/O                                          InMux                        217              4696   2314  FALL       1
I__252/I                                          CascadeMux                     0              4696   2314  FALL       1
I__252/O                                          CascadeMux                     0              4696   2314  FALL       1
led_blink_inst.r_Count_1_13_LC_7_8_5/in2          LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_13_LC_7_8_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_22_LC_11_8_5/lcout
Path End         : led_blink_inst.r_Count_4_12_LC_12_7_1/in0
Capture Clock    : led_blink_inst.r_Count_4_12_LC_12_7_1/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_22_LC_11_8_5/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1153/I                                           LocalMux                       0              2921   1375  FALL       1
I__1153/O                                           LocalMux                     309              3230   1375  FALL       1
I__1155/I                                           InMux                          0              3230   1375  FALL       1
I__1155/O                                           InMux                        217              3447   1375  FALL       1
I__1157/I                                           CascadeMux                     0              3447   1375  FALL       1
I__1157/O                                           CascadeMux                     0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       9
I__1123/I                                           Odrv4                          0              3798   2314  FALL       1
I__1123/O                                           Odrv4                        372              4170   2314  FALL       1
I__1126/I                                           LocalMux                       0              4170   2314  FALL       1
I__1126/O                                           LocalMux                     309              4478   2314  FALL       1
I__1134/I                                           InMux                          0              4478   2314  FALL       1
I__1134/O                                           InMux                        217              4696   2314  FALL       1
led_blink_inst.r_Count_4_12_LC_12_7_1/in0           LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_12_LC_12_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_22_LC_11_8_5/lcout
Path End         : led_blink_inst.r_Count_4_16_LC_12_7_0/in1
Capture Clock    : led_blink_inst.r_Count_4_16_LC_12_7_0/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1075/I                                           ClkMux                         0              2073  RISE       1
I__1075/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_22_LC_11_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_22_LC_11_8_5/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__1153/I                                           LocalMux                       0              2921   1375  FALL       1
I__1153/O                                           LocalMux                     309              3230   1375  FALL       1
I__1155/I                                           InMux                          0              3230   1375  FALL       1
I__1155/O                                           InMux                        217              3447   1375  FALL       1
I__1157/I                                           CascadeMux                     0              3447   1375  FALL       1
I__1157/O                                           CascadeMux                     0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
led_blink_inst.r_Count_4_RNIVFIV_1_LC_12_7_6/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       9
I__1123/I                                           Odrv4                          0              3798   2314  FALL       1
I__1123/O                                           Odrv4                        372              4170   2314  FALL       1
I__1126/I                                           LocalMux                       0              4170   2314  FALL       1
I__1126/O                                           LocalMux                     309              4478   2314  FALL       1
I__1135/I                                           InMux                          0              4478   2314  FALL       1
I__1135/O                                           InMux                        217              4696   2314  FALL       1
led_blink_inst.r_Count_4_16_LC_12_7_0/in1           LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_16_LC_12_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_12_LC_12_7_1/lcout
Path End         : led_blink_inst.r_Count_4_12_LC_12_7_1/in2
Capture Clock    : led_blink_inst.r_Count_4_12_LC_12_7_1/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_12_LC_12_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_12_LC_12_7_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1901  FALL       2
I__1059/I                                          Odrv4                          0              2921   1901  FALL       1
I__1059/O                                          Odrv4                        372              3293   1901  FALL       1
I__1061/I                                          LocalMux                       0              3293   1901  FALL       1
I__1061/O                                          LocalMux                     309              3602   1901  FALL       1
I__1063/I                                          InMux                          0              3602   1901  FALL       1
I__1063/O                                          InMux                        217              3819   1901  FALL       1
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/in1    LogicCell40_SEQ_MODE_0000      0              3819   1901  FALL       1
led_blink_inst.r_Count_4_RNO_0_12_LC_11_7_3/lcout  LogicCell40_SEQ_MODE_0000    379              4198   2342  FALL       1
I__998/I                                           LocalMux                       0              4198   2342  FALL       1
I__998/O                                           LocalMux                     309              4506   2342  FALL       1
I__999/I                                           InMux                          0              4506   2342  FALL       1
I__999/O                                           InMux                        217              4724   2342  FALL       1
I__1000/I                                          CascadeMux                     0              4724   2342  FALL       1
I__1000/O                                          CascadeMux                     0              4724   2342  FALL       1
led_blink_inst.r_Count_4_12_LC_12_7_1/in2          LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_12_LC_12_7_1/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_4_LC_12_6_0/lcout
Path End         : led_blink_inst.r_Count_4_4_LC_12_6_0/in2
Capture Clock    : led_blink_inst.r_Count_4_4_LC_12_6_0/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_4_LC_12_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_4_LC_12_6_0/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__1024/I                                         LocalMux                       0              2921   1529  FALL       1
I__1024/O                                         LocalMux                     309              3230   1529  FALL       1
I__1026/I                                         InMux                          0              3230   1529  FALL       1
I__1026/O                                         InMux                        217              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
led_blink_inst.r_Count_4_RNO_0_4_LC_11_6_3/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2342  FALL       1
I__933/I                                          Odrv4                          0              3826   2342  FALL       1
I__933/O                                          Odrv4                        372              4198   2342  FALL       1
I__934/I                                          LocalMux                       0              4198   2342  FALL       1
I__934/O                                          LocalMux                     309              4506   2342  FALL       1
I__935/I                                          InMux                          0              4506   2342  FALL       1
I__935/O                                          InMux                        217              4724   2342  FALL       1
I__936/I                                          CascadeMux                     0              4724   2342  FALL       1
I__936/O                                          CascadeMux                     0              4724   2342  FALL       1
led_blink_inst.r_Count_4_4_LC_12_6_0/in2          LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1085/I                                           ClkMux                         0              2073  RISE       1
I__1085/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_4_LC_12_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_17_LC_7_9_2/in0
Capture Clock    : led_blink_inst.r_Count_1_17_LC_7_9_2/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__234/I                                            LocalMux                       0              2921   1880  FALL       1
I__234/O                                            LocalMux                     309              3230   1880  FALL       1
I__238/I                                            InMux                          0              3230   1880  FALL       1
I__238/O                                            InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      14
I__432/I                                            Odrv12                         0              3735   2420  FALL       1
I__432/O                                            Odrv12                       540              4275   2420  FALL       1
I__439/I                                            LocalMux                       0              4275   2420  FALL       1
I__439/O                                            LocalMux                     309              4584   2420  FALL       1
I__446/I                                            InMux                          0              4584   2420  FALL       1
I__446/O                                            InMux                        217              4801   2420  FALL       1
led_blink_inst.r_Count_1_17_LC_7_9_2/in0            LogicCell40_SEQ_MODE_1000      0              4801   2420  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_17_LC_7_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_18_LC_7_9_0/in0
Capture Clock    : led_blink_inst.r_Count_1_18_LC_7_9_0/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__234/I                                            LocalMux                       0              2921   1880  FALL       1
I__234/O                                            LocalMux                     309              3230   1880  FALL       1
I__238/I                                            InMux                          0              3230   1880  FALL       1
I__238/O                                            InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      14
I__432/I                                            Odrv12                         0              3735   2420  FALL       1
I__432/O                                            Odrv12                       540              4275   2420  FALL       1
I__439/I                                            LocalMux                       0              4275   2420  FALL       1
I__439/O                                            LocalMux                     309              4584   2420  FALL       1
I__447/I                                            InMux                          0              4584   2420  FALL       1
I__447/O                                            InMux                        217              4801   2420  FALL       1
led_blink_inst.r_Count_1_18_LC_7_9_0/in0            LogicCell40_SEQ_MODE_1000      0              4801   2420  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_18_LC_7_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_19_LC_7_9_4/in0
Capture Clock    : led_blink_inst.r_Count_1_19_LC_7_9_4/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__234/I                                            LocalMux                       0              2921   1880  FALL       1
I__234/O                                            LocalMux                     309              3230   1880  FALL       1
I__238/I                                            InMux                          0              3230   1880  FALL       1
I__238/O                                            InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      14
I__432/I                                            Odrv12                         0              3735   2420  FALL       1
I__432/O                                            Odrv12                       540              4275   2420  FALL       1
I__439/I                                            LocalMux                       0              4275   2420  FALL       1
I__439/O                                            LocalMux                     309              4584   2420  FALL       1
I__448/I                                            InMux                          0              4584   2420  FALL       1
I__448/O                                            InMux                        217              4801   2420  FALL       1
led_blink_inst.r_Count_1_19_LC_7_9_4/in0            LogicCell40_SEQ_MODE_1000      0              4801   2420  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_19_LC_7_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_21_LC_7_9_5/in1
Capture Clock    : led_blink_inst.r_Count_1_21_LC_7_9_5/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__234/I                                            LocalMux                       0              2921   1880  FALL       1
I__234/O                                            LocalMux                     309              3230   1880  FALL       1
I__238/I                                            InMux                          0              3230   1880  FALL       1
I__238/O                                            InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      14
I__432/I                                            Odrv12                         0              3735   2420  FALL       1
I__432/O                                            Odrv12                       540              4275   2420  FALL       1
I__439/I                                            LocalMux                       0              4275   2420  FALL       1
I__439/O                                            LocalMux                     309              4584   2420  FALL       1
I__449/I                                            InMux                          0              4584   2420  FALL       1
I__449/O                                            InMux                        217              4801   2420  FALL       1
led_blink_inst.r_Count_1_21_LC_7_9_5/in1            LogicCell40_SEQ_MODE_1000      0              4801   2420  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1069/I                                           ClkMux                         0              2073  RISE       1
I__1069/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_21_LC_7_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_0_LC_9_5_6/lcout
Path End         : led_blink_inst.r_Count_2_22_LC_9_8_7/in0
Capture Clock    : led_blink_inst.r_Count_2_22_LC_9_8_7/clk
Hold Constraint  : 0p
Path slack       : 2511p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_0_LC_9_5_6/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_0_LC_9_5_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__481/I                                             LocalMux                       0              2921   1066  FALL       1
I__481/O                                             LocalMux                     309              3230   1066  FALL       1
I__483/I                                             InMux                          0              3230   1971  FALL       1
I__483/O                                             InMux                        217              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
led_blink_inst.r_Count_2_RNI3OOH1_21_LC_9_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      14
I__691/I                                             Odrv12                         0              3826   2511  FALL       1
I__691/O                                             Odrv12                       540              4366   2511  FALL       1
I__705/I                                             LocalMux                       0              4366   2511  FALL       1
I__705/O                                             LocalMux                     309              4675   2511  FALL       1
I__707/I                                             InMux                          0              4675   2511  FALL       1
I__707/O                                             InMux                        217              4892   2511  FALL       1
led_blink_inst.r_Count_2_22_LC_9_8_7/in0             LogicCell40_SEQ_MODE_1000      0              4892   2511  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_3_LC_11_6_2/lcout
Path End         : led_blink_inst.r_Count_4_20_LC_12_8_0/in2
Capture Clock    : led_blink_inst.r_Count_4_20_LC_12_8_0/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_3_LC_11_6_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__981/I                                              LocalMux                       0              2921   2209  FALL       1
I__981/O                                              LocalMux                     309              3230   2209  FALL       1
I__983/I                                              InMux                          0              3230   2209  FALL       1
I__983/O                                              InMux                        217              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__1195/I                                             CascadeMux                     0              3714   2209  RISE       1
I__1195/O                                             CascadeMux                     0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      10
I__1092/I                                             Odrv4                          0              4065   2581  FALL       1
I__1092/O                                             Odrv4                        372              4436   2581  FALL       1
I__1097/I                                             LocalMux                       0              4436   2581  FALL       1
I__1097/O                                             LocalMux                     309              4745   2581  FALL       1
I__1104/I                                             InMux                          0              4745   2581  FALL       1
I__1104/O                                             InMux                        217              4962   2581  FALL       1
I__1106/I                                             CascadeMux                     0              4962   2581  FALL       1
I__1106/O                                             CascadeMux                     0              4962   2581  FALL       1
led_blink_inst.r_Count_4_20_LC_12_8_0/in2             LogicCell40_SEQ_MODE_1000      0              4962   2581  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_20_LC_12_8_0/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_4_3_LC_11_6_2/lcout
Path End         : led_blink_inst.r_Count_4_17_LC_12_8_3/in3
Capture Clock    : led_blink_inst.r_Count_4_17_LC_12_8_3/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1081/I                                           ClkMux                         0              2073  RISE       1
I__1081/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_3_LC_11_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_4_3_LC_11_6_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__981/I                                              LocalMux                       0              2921   2209  FALL       1
I__981/O                                              LocalMux                     309              3230   2209  FALL       1
I__983/I                                              InMux                          0              3230   2209  FALL       1
I__983/O                                              InMux                        217              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
led_blink_inst.r_Count_4_RNIGBEE1_23_LC_12_7_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__1195/I                                             CascadeMux                     0              3714   2209  RISE       1
I__1195/O                                             CascadeMux                     0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
led_blink_inst.r_Count_4_RNIH7VR4_2_LC_12_7_3/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      10
I__1092/I                                             Odrv4                          0              4065   2581  FALL       1
I__1092/O                                             Odrv4                        372              4436   2581  FALL       1
I__1097/I                                             LocalMux                       0              4436   2581  FALL       1
I__1097/O                                             LocalMux                     309              4745   2581  FALL       1
I__1105/I                                             InMux                          0              4745   2581  FALL       1
I__1105/O                                             InMux                        217              4962   2581  FALL       1
led_blink_inst.r_Count_4_17_LC_12_8_3/in3             LogicCell40_SEQ_MODE_1000      0              4962   2581  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1078/I                                           ClkMux                         0              2073  RISE       1
I__1078/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_4_17_LC_12_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_10_LC_8_6_6/lcout
Path End         : led_blink_inst.r_Count_2_11_LC_9_4_3/in2
Capture Clock    : led_blink_inst.r_Count_2_11_LC_9_4_3/clk
Hold Constraint  : 0p
Path slack       : 2602p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_10_LC_8_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_10_LC_8_6_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1627  FALL       2
I__526/I                                             LocalMux                       0              2921   1627  FALL       1
I__526/O                                             LocalMux                     309              3230   1627  FALL       1
I__528/I                                             InMux                          0              3230   1627  FALL       1
I__528/O                                             InMux                        217              3447   1627  FALL       1
I__530/I                                             CascadeMux                     0              3447   1627  FALL       1
I__530/O                                             CascadeMux                     0              3447   1627  FALL       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/in2       LogicCell40_SEQ_MODE_0000      0              3447   1627  FALL       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1627  FALL       2
I__511/I                                             InMux                          0              3581   2602  FALL       1
I__511/O                                             InMux                        217              3798   2602  FALL       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/in3       LogicCell40_SEQ_MODE_0000      0              3798   2602  FALL       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/lcout     LogicCell40_SEQ_MODE_0000    288              4086   2602  FALL       1
I__512/I                                             Odrv4                          0              4086   2602  FALL       1
I__512/O                                             Odrv4                        372              4457   2602  FALL       1
I__513/I                                             LocalMux                       0              4457   2602  FALL       1
I__513/O                                             LocalMux                     309              4766   2602  FALL       1
I__514/I                                             InMux                          0              4766   2602  FALL       1
I__514/O                                             InMux                        217              4983   2602  FALL       1
I__515/I                                             CascadeMux                     0              4983   2602  FALL       1
I__515/O                                             CascadeMux                     0              4983   2602  FALL       1
led_blink_inst.r_Count_2_11_LC_9_4_3/in2             LogicCell40_SEQ_MODE_1000      0              4983   2602  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_11_LC_9_4_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_0_LC_7_7_0/lcout
Path End         : led_blink_inst.r_Count_1_23_LC_8_9_7/in0
Capture Clock    : led_blink_inst.r_Count_1_23_LC_8_9_7/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_0_LC_7_7_0/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_0_LC_7_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__234/I                                            LocalMux                       0              2921   1880  FALL       1
I__234/O                                            LocalMux                     309              3230   1880  FALL       1
I__238/I                                            InMux                          0              3230   1880  FALL       1
I__238/O                                            InMux                        217              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
led_blink_inst.r_Count_1_RNIJ5RV_16_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      14
I__433/I                                            Odrv4                          0              3735   2623  FALL       1
I__433/O                                            Odrv4                        372              4107   2623  FALL       1
I__440/I                                            Span4Mux_v                     0              4107   2623  FALL       1
I__440/O                                            Span4Mux_v                   372              4478   2623  FALL       1
I__450/I                                            LocalMux                       0              4478   2623  FALL       1
I__450/O                                            LocalMux                     309              4787   2623  FALL       1
I__451/I                                            InMux                          0              4787   2623  FALL       1
I__451/O                                            InMux                        217              5004   2623  FALL       1
led_blink_inst.r_Count_1_23_LC_8_9_7/in0            LogicCell40_SEQ_MODE_1000      0              5004   2623  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1072/I                                           ClkMux                         0              2073  RISE       1
I__1072/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_23_LC_8_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_2_LC_9_6_1/lcout
Path End         : led_blink_inst.r_Count_2_22_LC_9_8_7/in3
Capture Clock    : led_blink_inst.r_Count_2_22_LC_9_8_7/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1077/I                                           ClkMux                         0              2073  RISE       1
I__1077/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_2_LC_9_6_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_2_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__475/I                                             LocalMux                       0              2921   1683  FALL       1
I__475/O                                             LocalMux                     309              3230   1683  FALL       1
I__477/I                                             InMux                          0              3230   1683  FALL       1
I__477/O                                             InMux                        217              3447   1683  FALL       1
I__479/I                                             CascadeMux                     0              3447   1683  FALL       1
I__479/O                                             CascadeMux                     0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
led_blink_inst.r_Count_2_RNI7SOH1_23_LC_9_5_2/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__497/I                                             CascadeMux                     0              3756   1683  RISE       1
I__497/O                                             CascadeMux                     0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
led_blink_inst.r_Count_2_RNIUL825_10_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL      13
I__646/I                                             Odrv4                          0              4107   2623  FALL       1
I__646/O                                             Odrv4                        372              4478   2623  FALL       1
I__659/I                                             LocalMux                       0              4478   2623  FALL       1
I__659/O                                             LocalMux                     309              4787   2623  FALL       1
I__664/I                                             InMux                          0              4787   2623  FALL       1
I__664/O                                             InMux                        217              5004   2623  FALL       1
led_blink_inst.r_Count_2_22_LC_9_8_7/in3             LogicCell40_SEQ_MODE_1000      0              5004   2623  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_18_LC_8_6_5/lcout
Path End         : led_blink_inst.r_Count_2_22_LC_9_8_7/in1
Capture Clock    : led_blink_inst.r_Count_2_22_LC_9_8_7/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_18_LC_8_6_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__588/I                                            LocalMux                       0              2921   1333  FALL       1
I__588/O                                            LocalMux                     309              3230   1333  FALL       1
I__590/I                                            InMux                          0              3230   1333  FALL       1
I__590/O                                            InMux                        217              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
led_blink_inst.r_Count_2_RNI1EOR_18_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      13
I__671/I                                            Odrv4                          0              3735   2623  FALL       1
I__671/O                                            Odrv4                        372              4107   2623  FALL       1
I__684/I                                            Span4Mux_v                     0              4107   2623  FALL       1
I__684/O                                            Span4Mux_v                   372              4478   2623  FALL       1
I__685/I                                            LocalMux                       0              4478   2623  FALL       1
I__685/O                                            LocalMux                     309              4787   2623  FALL       1
I__686/I                                            InMux                          0              4787   2623  FALL       1
I__686/O                                            InMux                        217              5004   2623  FALL       1
led_blink_inst.r_Count_2_22_LC_9_8_7/in1            LogicCell40_SEQ_MODE_1000      0              5004   2623  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1070/I                                           ClkMux                         0              2073  RISE       1
I__1070/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_22_LC_9_8_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_1_20_LC_7_8_2/lcout
Path End         : led_blink_inst.r_Count_1_20_LC_7_8_2/in3
Capture Clock    : led_blink_inst.r_Count_1_20_LC_7_8_2/clk
Hold Constraint  : 0p
Path slack       : 2630p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_1_20_LC_7_8_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1389  FALL       2
I__320/I                                          LocalMux                       0              2921   1522  FALL       1
I__320/O                                          LocalMux                     309              3230   1522  FALL       1
I__322/I                                          InMux                          0              3230   1522  FALL       1
I__322/O                                          InMux                        217              3447   1522  FALL       1
I__324/I                                          CascadeMux                     0              3447   1522  FALL       1
I__324/O                                          CascadeMux                     0              3447   1522  FALL       1
led_blink_inst.r_Count_1_RNO_0_20_LC_8_9_3/in2    LogicCell40_SEQ_MODE_0000      0              3447   1522  FALL       1
led_blink_inst.r_Count_1_RNO_0_20_LC_8_9_3/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2630  FALL       1
I__316/I                                          Odrv4                          0              3798   2630  FALL       1
I__316/O                                          Odrv4                        372              4170   2630  FALL       1
I__317/I                                          Span4Mux_h                     0              4170   2630  FALL       1
I__317/O                                          Span4Mux_h                   316              4485   2630  FALL       1
I__318/I                                          LocalMux                       0              4485   2630  FALL       1
I__318/O                                          LocalMux                     309              4794   2630  FALL       1
I__319/I                                          InMux                          0              4794   2630  FALL       1
I__319/O                                          InMux                        217              5011   2630  FALL       1
led_blink_inst.r_Count_1_20_LC_7_8_2/in3          LogicCell40_SEQ_MODE_1000      0              5011   2630  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1066/I                                           ClkMux                         0              2073  RISE       1
I__1066/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_1_20_LC_7_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_20_LC_8_6_2/lcout
Path End         : led_blink_inst.r_Count_2_20_LC_8_6_2/in2
Capture Clock    : led_blink_inst.r_Count_2_20_LC_8_6_2/clk
Hold Constraint  : 0p
Path slack       : 2686p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_20_LC_8_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_20_LC_8_6_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       2
I__567/I                                          Odrv4                          0              2921   1788  FALL       1
I__567/O                                          Odrv4                        372              3293   1788  FALL       1
I__569/I                                          LocalMux                       0              3293   1788  FALL       1
I__569/O                                          LocalMux                     309              3602   1788  FALL       1
I__571/I                                          InMux                          0              3602   1788  FALL       1
I__571/O                                          InMux                        217              3819   1788  FALL       1
I__572/I                                          CascadeMux                     0              3819   1788  FALL       1
I__572/O                                          CascadeMux                     0              3819   1788  FALL       1
led_blink_inst.r_Count_2_RNO_0_20_LC_9_8_3/in2    LogicCell40_SEQ_MODE_0000      0              3819   1788  FALL       1
led_blink_inst.r_Count_2_RNO_0_20_LC_9_8_3/lcout  LogicCell40_SEQ_MODE_0000    351              4170   2686  FALL       1
I__563/I                                          Odrv4                          0              4170   2686  FALL       1
I__563/O                                          Odrv4                        372              4541   2686  FALL       1
I__564/I                                          LocalMux                       0              4541   2686  FALL       1
I__564/O                                          LocalMux                     309              4850   2686  FALL       1
I__565/I                                          InMux                          0              4850   2686  FALL       1
I__565/O                                          InMux                        217              5067   2686  FALL       1
I__566/I                                          CascadeMux                     0              5067   2686  FALL       1
I__566/O                                          CascadeMux                     0              5067   2686  FALL       1
led_blink_inst.r_Count_2_20_LC_8_6_2/in2          LogicCell40_SEQ_MODE_1000      0              5067   2686  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_20_LC_8_6_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_18_LC_8_6_5/lcout
Path End         : led_blink_inst.r_Count_2_18_LC_8_6_5/in3
Capture Clock    : led_blink_inst.r_Count_2_18_LC_8_6_5/clk
Hold Constraint  : 0p
Path slack       : 2686p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_18_LC_8_6_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       2
I__587/I                                          Odrv4                          0              2921   1999  FALL       1
I__587/O                                          Odrv4                        372              3293   1999  FALL       1
I__589/I                                          LocalMux                       0              3293   1999  FALL       1
I__589/O                                          LocalMux                     309              3602   1999  FALL       1
I__591/I                                          InMux                          0              3602   1999  FALL       1
I__591/O                                          InMux                        217              3819   1999  FALL       1
I__592/I                                          CascadeMux                     0              3819   1999  FALL       1
I__592/O                                          CascadeMux                     0              3819   1999  FALL       1
led_blink_inst.r_Count_2_RNO_0_18_LC_9_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3819   1999  FALL       1
led_blink_inst.r_Count_2_RNO_0_18_LC_9_8_1/lcout  LogicCell40_SEQ_MODE_0000    351              4170   2686  FALL       1
I__584/I                                          Odrv4                          0              4170   2686  FALL       1
I__584/O                                          Odrv4                        372              4541   2686  FALL       1
I__585/I                                          LocalMux                       0              4541   2686  FALL       1
I__585/O                                          LocalMux                     309              4850   2686  FALL       1
I__586/I                                          InMux                          0              4850   2686  FALL       1
I__586/O                                          InMux                        217              5067   2686  FALL       1
led_blink_inst.r_Count_2_18_LC_8_6_5/in3          LogicCell40_SEQ_MODE_1000      0              5067   2686  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_18_LC_8_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_9_LC_9_5_4/lcout
Path End         : led_blink_inst.r_Count_2_9_LC_9_5_4/in3
Capture Clock    : led_blink_inst.r_Count_2_9_LC_9_5_4/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_9_LC_9_5_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   2216  FALL       2
I__535/I                                         Odrv4                          0              2921   2216  FALL       1
I__535/O                                         Odrv4                        372              3293   2216  FALL       1
I__537/I                                         LocalMux                       0              3293   2216  FALL       1
I__537/O                                         LocalMux                     309              3602   2216  FALL       1
I__539/I                                         InMux                          0              3602   2216  FALL       1
I__539/O                                         InMux                        217              3819   2216  FALL       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/in1    LogicCell40_SEQ_MODE_0000      0              3819   2216  FALL       1
led_blink_inst.r_Count_2_RNO_0_9_LC_9_7_0/lcout  LogicCell40_SEQ_MODE_0000    379              4198   2714  FALL       1
I__532/I                                         Odrv4                          0              4198   2714  FALL       1
I__532/O                                         Odrv4                        372              4570   2714  FALL       1
I__533/I                                         LocalMux                       0              4570   2714  FALL       1
I__533/O                                         LocalMux                     309              4878   2714  FALL       1
I__534/I                                         InMux                          0              4878   2714  FALL       1
I__534/O                                         InMux                        217              5096   2714  FALL       1
led_blink_inst.r_Count_2_9_LC_9_5_4/in3          LogicCell40_SEQ_MODE_1000      0              5096   2714  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1080/I                                           ClkMux                         0              2073  RISE       1
I__1080/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_9_LC_9_5_4/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_19_LC_8_6_4/lcout
Path End         : led_blink_inst.r_Count_2_19_LC_8_6_4/in2
Capture Clock    : led_blink_inst.r_Count_2_19_LC_8_6_4/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_19_LC_8_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_19_LC_8_6_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1389  FALL       2
I__578/I                                          Odrv4                          0              2921   2006  FALL       1
I__578/O                                          Odrv4                        372              3293   2006  FALL       1
I__580/I                                          LocalMux                       0              3293   2006  FALL       1
I__580/O                                          LocalMux                     309              3602   2006  FALL       1
I__582/I                                          InMux                          0              3602   2006  FALL       1
I__582/O                                          InMux                        217              3819   2006  FALL       1
led_blink_inst.r_Count_2_RNO_0_19_LC_9_8_2/in1    LogicCell40_SEQ_MODE_0000      0              3819   2006  FALL       1
led_blink_inst.r_Count_2_RNO_0_19_LC_9_8_2/lcout  LogicCell40_SEQ_MODE_0000    379              4198   2714  FALL       1
I__574/I                                          Odrv4                          0              4198   2714  FALL       1
I__574/O                                          Odrv4                        372              4570   2714  FALL       1
I__575/I                                          LocalMux                       0              4570   2714  FALL       1
I__575/O                                          LocalMux                     309              4878   2714  FALL       1
I__576/I                                          InMux                          0              4878   2714  FALL       1
I__576/O                                          InMux                        217              5096   2714  FALL       1
I__577/I                                          CascadeMux                     0              5096   2714  FALL       1
I__577/O                                          CascadeMux                     0              5096   2714  FALL       1
led_blink_inst.r_Count_2_19_LC_8_6_4/in2          LogicCell40_SEQ_MODE_1000      0              5096   2714  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_19_LC_8_6_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_15_LC_9_7_6/lcout
Path End         : led_blink_inst.r_Count_2_16_LC_9_4_4/in3
Capture Clock    : led_blink_inst.r_Count_2_16_LC_9_4_4/clk
Hold Constraint  : 0p
Path slack       : 2771p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1074/I                                           ClkMux                         0              2073  RISE       1
I__1074/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_15_LC_9_7_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_15_LC_9_7_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__615/I                                          LocalMux                       0              2921   1066  FALL       1
I__615/O                                          LocalMux                     309              3230   1066  FALL       1
I__617/I                                          InMux                          0              3230   1066  FALL       1
I__617/O                                          InMux                        217              3447   1066  FALL       1
I__619/I                                          CascadeMux                     0              3447   1066  FALL       1
I__619/O                                          CascadeMux                     0              3447   1066  FALL       1
led_blink_inst.r_Count_2_15_LC_9_7_6/in2          LogicCell40_SEQ_MODE_1000      0              3447   2118  FALL       1
led_blink_inst.r_Count_2_15_LC_9_7_6/carryout     LogicCell40_SEQ_MODE_1000    133              3581   2118  FALL       2
I__605/I                                          InMux                          0              3581   2770  FALL       1
I__605/O                                          InMux                        217              3798   2770  FALL       1
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/in3    LogicCell40_SEQ_MODE_0000      0              3798   2770  FALL       1
led_blink_inst.r_Count_2_RNO_0_16_LC_9_7_7/lcout  LogicCell40_SEQ_MODE_0000    288              4086   2770  FALL       1
I__606/I                                          Odrv12                         0              4086   2770  FALL       1
I__606/O                                          Odrv12                       540              4626   2770  FALL       1
I__607/I                                          LocalMux                       0              4626   2770  FALL       1
I__607/O                                          LocalMux                     309              4934   2770  FALL       1
I__608/I                                          InMux                          0              4934   2770  FALL       1
I__608/O                                          InMux                        217              5152   2770  FALL       1
led_blink_inst.r_Count_2_16_LC_9_4_4/in3          LogicCell40_SEQ_MODE_1000      0              5152   2770  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_16_LC_9_4_4/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_17_LC_8_6_0/lcout
Path End         : led_blink_inst.r_Count_2_17_LC_8_6_0/in2
Capture Clock    : led_blink_inst.r_Count_2_17_LC_8_6_0/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_17_LC_8_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_17_LC_8_6_0/lcout        LogicCell40_SEQ_MODE_1000    540              2921   2104  FALL       2
I__599/I                                          Odrv4                          0              2921   2104  FALL       1
I__599/O                                          Odrv4                        372              3293   2104  FALL       1
I__601/I                                          LocalMux                       0              3293   2104  FALL       1
I__601/O                                          LocalMux                     309              3602   2104  FALL       1
I__603/I                                          InMux                          0              3602   2104  FALL       1
I__603/O                                          InMux                        217              3819   2104  FALL       1
I__604/I                                          CascadeMux                     0              3819   2104  FALL       1
I__604/O                                          CascadeMux                     0              3819   2104  FALL       1
led_blink_inst.r_Count_2_RNO_0_17_LC_9_8_0/in2    LogicCell40_SEQ_MODE_0000      0              3819   2104  FALL       1
led_blink_inst.r_Count_2_RNO_0_17_LC_9_8_0/lcout  LogicCell40_SEQ_MODE_0000    351              4170   3002  FALL       1
I__594/I                                          Odrv4                          0              4170   3002  FALL       1
I__594/O                                          Odrv4                        372              4541   3002  FALL       1
I__595/I                                          Span4Mux_h                     0              4541   3002  FALL       1
I__595/O                                          Span4Mux_h                   316              4857   3002  FALL       1
I__596/I                                          LocalMux                       0              4857   3002  FALL       1
I__596/O                                          LocalMux                     309              5166   3002  FALL       1
I__597/I                                          InMux                          0              5166   3002  FALL       1
I__597/O                                          InMux                        217              5383   3002  FALL       1
I__598/I                                          CascadeMux                     0              5383   3002  FALL       1
I__598/O                                          CascadeMux                     0              5383   3002  FALL       1
led_blink_inst.r_Count_2_17_LC_8_6_0/in2          LogicCell40_SEQ_MODE_1000      0              5383   3002  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_17_LC_8_6_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.r_Count_2_10_LC_8_6_6/lcout
Path End         : led_blink_inst.r_Count_2_12_LC_8_5_2/in0
Capture Clock    : led_blink_inst.r_Count_2_12_LC_8_5_2/clk
Hold Constraint  : 0p
Path slack       : 3079p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1073/I                                           ClkMux                         0              2073  RISE       1
I__1073/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_10_LC_8_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.r_Count_2_10_LC_8_6_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1627  FALL       2
I__526/I                                             LocalMux                       0              2921   1627  FALL       1
I__526/O                                             LocalMux                     309              3230   1627  FALL       1
I__528/I                                             InMux                          0              3230   1627  FALL       1
I__528/O                                             InMux                        217              3447   1627  FALL       1
I__530/I                                             CascadeMux                     0              3447   1627  FALL       1
I__530/O                                             CascadeMux                     0              3447   1627  FALL       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/in2       LogicCell40_SEQ_MODE_0000      0              3447   1627  FALL       1
led_blink_inst.r_Count_2_RNO_0_10_LC_9_7_1/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1627  FALL       2
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              3581   1627  FALL       1
led_blink_inst.r_Count_2_RNO_0_11_LC_9_7_2/carryout  LogicCell40_SEQ_MODE_0000    105              3686   1627  FALL       2
I__500/I                                             InMux                          0              3686   3079  FALL       1
I__500/O                                             InMux                        217              3903   3079  FALL       1
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/in3       LogicCell40_SEQ_MODE_0000      0              3903   3079  FALL       1
led_blink_inst.r_Count_2_RNO_0_12_LC_9_7_3/lcout     LogicCell40_SEQ_MODE_0000    288              4191   3079  FALL       1
I__501/I                                             Odrv4                          0              4191   3079  FALL       1
I__501/O                                             Odrv4                        372              4563   3079  FALL       1
I__502/I                                             Span4Mux_v                     0              4563   3079  FALL       1
I__502/O                                             Span4Mux_v                   372              4934   3079  FALL       1
I__503/I                                             LocalMux                       0              4934   3079  FALL       1
I__503/O                                             LocalMux                     309              5243   3079  FALL       1
I__504/I                                             InMux                          0              5243   3079  FALL       1
I__504/O                                             InMux                        217              5460   3079  FALL       1
led_blink_inst.r_Count_2_12_LC_8_5_2/in0             LogicCell40_SEQ_MODE_1000      0              5460   3079  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1076/I                                           ClkMux                         0              2073  RISE       1
I__1076/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.r_Count_2_12_LC_8_5_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.o_LED_4_LC_12_7_7/lcout
Path End         : o_LED_4
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1082/I                                           ClkMux                         0              2073  RISE       1
I__1082/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_4_LC_12_7_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.o_LED_4_LC_12_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__1141/I                               LocalMux                       0              2921   +INF  RISE       1
I__1141/O                               LocalMux                     330              3251   +INF  RISE       1
I__1143/I                               IoInMux                        0              3251   +INF  RISE       1
I__1143/O                               IoInMux                      259              3510   +INF  RISE       1
o_LED_4_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_LED_4_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_LED_4_obuf_iopad/DIN                  IO_PAD                         0              5748   +INF  FALL       1
o_LED_4_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2088              7836   +INF  FALL       1
o_LED_4                                 led_blink_top                  0              7836   +INF  FALL       1


++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.o_LED_3_LC_11_4_3/lcout
Path End         : o_LED_3
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1086/I                                           ClkMux                         0              2073  RISE       1
I__1086/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_3_LC_11_4_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.o_LED_3_LC_11_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__725/I                                Odrv4                          0              2921   +INF  RISE       1
I__725/O                                Odrv4                        351              3272   +INF  RISE       1
I__727/I                                Span4Mux_s1_h                  0              3272   +INF  RISE       1
I__727/O                                Span4Mux_s1_h                175              3447   +INF  RISE       1
I__729/I                                LocalMux                       0              3447   +INF  RISE       1
I__729/O                                LocalMux                     330              3777   +INF  RISE       1
I__730/I                                IoInMux                        0              3777   +INF  RISE       1
I__730/O                                IoInMux                      259              4037   +INF  RISE       1
o_LED_3_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              4037   +INF  RISE       1
o_LED_3_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              6274   +INF  FALL       1
o_LED_3_obuf_iopad/DIN                  IO_PAD                         0              6274   +INF  FALL       1
o_LED_3_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2088              8362   +INF  FALL       1
o_LED_3                                 led_blink_top                  0              8362   +INF  FALL       1


++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.o_LED_2_LC_9_4_7/lcout
Path End         : o_LED_2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5497
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1083/I                                           ClkMux                         0              2073  RISE       1
I__1083/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_2_LC_9_4_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.o_LED_2_LC_9_4_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__376/I                               Odrv4                          0              2921   +INF  RISE       1
I__376/O                               Odrv4                        351              3272   +INF  RISE       1
I__378/I                               Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__378/O                               Span4Mux_s3_h                231              3503   +INF  RISE       1
I__380/I                               LocalMux                       0              3503   +INF  RISE       1
I__380/O                               LocalMux                     330              3833   +INF  RISE       1
I__381/I                               IoInMux                        0              3833   +INF  RISE       1
I__381/O                               IoInMux                      259              4093   +INF  RISE       1
o_LED_2_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              4093   +INF  RISE       1
o_LED_2_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              6330   +INF  FALL       1
o_LED_2_obuf_iopad/DIN                 IO_PAD                         0              6330   +INF  FALL       1
o_LED_2_obuf_iopad/PACKAGEPIN:out      IO_PAD                      2088              8418   +INF  FALL       1
o_LED_2                                led_blink_top                  0              8418   +INF  FALL       1


++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_blink_inst.o_LED_1_LC_7_7_4/lcout
Path End         : o_LED_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           8705
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               led_blink_top                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__1064/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__1064/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__1065/I                                           GlobalMux                      0              1918  RISE       1
I__1065/O                                           GlobalMux                    154              2073  RISE       1
I__1068/I                                           ClkMux                         0              2073  RISE       1
I__1068/O                                           ClkMux                       309              2381  RISE       1
led_blink_inst.o_LED_1_LC_7_7_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_blink_inst.o_LED_1_LC_7_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__193/I                               Odrv4                          0              2921   +INF  RISE       1
I__193/O                               Odrv4                        351              3272   +INF  RISE       1
I__195/I                               Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__195/O                               Span4Mux_s3_h                231              3503   +INF  RISE       1
I__196/I                               IoSpan4Mux                     0              3503   +INF  RISE       1
I__196/O                               IoSpan4Mux                   288              3791   +INF  RISE       1
I__197/I                               LocalMux                       0              3791   +INF  RISE       1
I__197/O                               LocalMux                     330              4121   +INF  RISE       1
I__198/I                               IoInMux                        0              4121   +INF  RISE       1
I__198/O                               IoInMux                      259              4380   +INF  RISE       1
o_LED_1_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              4380   +INF  RISE       1
o_LED_1_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              6617   +INF  FALL       1
o_LED_1_obuf_iopad/DIN                 IO_PAD                         0              6617   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out      IO_PAD                      2088              8705   +INF  FALL       1
o_LED_1                                led_blink_top                  0              8705   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

