I want to start a high level synthesis tools.
First step is to implement a simple CRC convert.

This tool write with python. Can convert c crc to verilog logic.