timestamp 1725437652
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use cc_inv cc_inv_4 -1 0 14960 0 -1 -1300
use cc_inv cc_inv_3 -1 0 9230 0 -1 -1300
use cc_inv cc_inv_2 1 0 11590 0 1 80
use cc_inv cc_inv_1 1 0 5860 0 1 80
use cc_inv cc_inv_0 1 0 130 0 1 80
port "OUT_N_3" 10 17250 660 17250 660 m1
port "OUT_n_0" 4 3480 -1780 3480 -1780 m1
port "OUT_P_3" 9 17270 1710 17270 1710 m1
port "OUT_P_0" 3 3540 -2830 3540 -2830 m1
node "m1_1810_n750#" 27 9116.05 1810 -750 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1874200 40260 0 0 0 0 0 0 0 0 0 0
node "OUT_N_3" 7 2082.36 17250 660 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528000 10760 0 0 0 0 0 0 0 0 0 0
node "OUT_n_0" 8 2656.51 3480 -1780 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675000 13700 0 0 0 0 0 0 0 0 0 0
node "OUT_P_3" 10 2839.57 17270 1710 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 839000 16980 0 0 0 0 0 0 0 0 0 0
node "OUT_P_0" 12 3376.04 3540 -2830 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1031400 19920 0 0 0 0 0 0 0 0 0 0
node "m1_13270_2330#" 0 59.2151 13270 2330 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 280 0 0 0 0 0 0 0 0 0 0
node "m1_9590_2300#" 0 72.8752 9590 2300 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7200 340 0 0 0 0 0 0 0 0 0 0
node "m1_7540_2180#" 0 127.683 7540 2180 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16800 580 0 0 0 0 0 0 0 0 0 0
node "m1_3860_2330#" 0 59.1907 3860 2330 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 280 0 0 0 0 0 0 0 0 0 0
node "li_14690_n3650#" 56 200.903 14690 -3650 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28000 860 0 0 0 0 0 0 0 0 0 0 0 0
node "li_9280_n3650#" 30 119.107 9280 -3650 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15200 540 0 0 0 0 0 0 0 0 0 0 0 0
node "li_3660_n3650#" 24 99.8676 3660 -3650 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 460 0 0 0 0 0 0 0 0 0 0 0 0
node "li_7470_n3400#" 102 37.3698 7470 -3400 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 800 180 0 0 0 0 0 0 0 0 0 0 0 0
node "li_5420_n3420#" 34 46.9894 5420 -3420 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2400 220 0 0 0 0 0 0 0 0 0 0 0 0
node "li_13200_n1390#" 102 37.1446 13200 -1390 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 800 180 0 0 0 0 0 0 0 0 0 0 0 0
node "li_5420_n1390#" 102 37.3698 5420 -1390 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 800 180 0 0 0 0 0 0 0 0 0 0 0 0
node "li_14960_n1260#" 195 619.356 14960 -1260 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97600 2600 0 0 0 0 0 0 0 0 0 0 0 0
node "li_11390_n100#" 34 131.146 11390 -100 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16800 580 0 0 0 0 0 0 0 0 0 0 0 0
node "li_9170_n1200#" 235 734.761 9170 -1200 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 117600 3100 0 0 0 0 0 0 0 0 0 0 0 0
node "li_5650_n100#" 35 134.746 5650 -100 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17600 600 0 0 0 0 0 0 0 0 0 0 0 0
node "li_3660_n1270#" 197 618.348 3660 -1270 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 98400 2620 0 0 0 0 0 0 0 0 0 0 0 0
node "li_1810_90#" 15 66.2286 1810 90 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5600 300 0 0 0 0 0 0 0 0 0 0 0 0
node "li_13270_160#" 102 37.1446 13270 160 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 800 180 0 0 0 0 0 0 0 0 0 0 0 0
node "li_9590_170#" 102 37.3698 9590 170 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 800 180 0 0 0 0 0 0 0 0 0 0 0 0
node "li_7540_160#" 51 42.1796 7540 160 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1600 200 0 0 0 0 0 0 0 0 0 0 0 0
node "li_1670_1930#" 102 27.7865 1670 1930 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 800 180 0 0 0 0 0 0 0 0 0 0 0 0
node "li_15320_2170#" 34 35.9593 15320 2170 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2400 220 0 0 0 0 0 0 0 0 0 0 0 0
node "li_13270_2150#" 34 46.9894 13270 2150 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2400 220 0 0 0 0 0 0 0 0 0 0 0 0
node "li_9590_2170#" 34 46.9894 9590 2170 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2400 220 0 0 0 0 0 0 0 0 0 0 0 0
node "li_7540_2150#" 34 46.9894 7540 2150 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2400 220 0 0 0 0 0 0 0 0 0 0 0 0
node "li_3860_2170#" 34 46.9894 3860 2170 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2400 220 0 0 0 0 0 0 0 0 0 0 0 0
node "li_1810_2150#" 34 46.9894 1810 2150 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2400 220 0 0 0 0 0 0 0 0 0 0 0 0
node "li_15260_2350#" 304 930.552 15260 2350 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 152000 3960 0 0 0 0 0 0 0 0 0 0 0 0
node "li_11330_2350#" 40 147.966 11330 2350 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20000 660 0 0 0 0 0 0 0 0 0 0 0 0
node "li_5650_2350#" 27 110.697 5650 2350 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13600 500 0 0 0 0 0 0 0 0 0 0 0 0
node "li_160_2350#" 38 147.995 160 2350 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19200 640 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13360_n3370#" 2077 190.448 13360 -3370 pdc 0 0 0 0 0 0 0 0 0 0 4800 480 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 19200 640 0 0 0 0 0 0 0 0 0 0
node "a_9410_n3370#" 2077 195.368 9410 -3370 pdc 0 0 0 0 0 0 0 0 0 0 4800 480 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 19200 640 0 0 0 0 0 0 0 0 0 0
node "a_7630_n3370#" 2077 202.635 7630 -3370 pdc 0 0 0 0 0 0 0 0 0 0 4800 480 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 19200 640 0 0 0 0 0 0 0 0 0 0
node "a_3680_n3290#" 1292 6235.89 3680 -3290 pdc 0 0 0 0 0 0 0 0 0 0 3200 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 1610200 29720 0 0 0 0 0 0 0 0 0 0
node "a_13360_n1520#" 826 198.163 13360 -1520 ndc 0 0 0 0 0 0 0 0 3200 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 19200 640 0 0 0 0 0 0 0 0 0 0
node "a_9410_n1520#" 826 191.146 9410 -1520 ndc 0 0 0 0 0 0 0 0 3200 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 19200 640 0 0 0 0 0 0 0 0 0 0
node "a_7630_n1600#" 1315 196.933 7630 -1600 ndc 0 0 0 0 0 0 0 0 4800 480 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 19200 640 0 0 0 0 0 0 0 0 0 0
node "a_3680_n1520#" 826 184.298 3680 -1520 ndc 0 0 0 0 0 0 0 0 3200 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 19200 640 0 0 0 0 0 0 0 0 0 0
node "a_17100_260#" 826 178.181 17100 260 ndc 0 0 0 0 0 0 0 0 3200 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 19200 640 0 0 0 0 0 0 0 0 0 0
node "a_13150_180#" 1315 201.588 13150 180 ndc 0 0 0 0 0 0 0 0 4800 480 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 19200 640 0 0 0 0 0 0 0 0 0 0
node "a_11370_180#" 1315 194.387 11370 180 ndc 0 0 0 0 0 0 0 0 4800 480 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 19200 640 0 0 0 0 0 0 0 0 0 0
node "a_7420_260#" 826 199.002 7420 260 ndc 0 0 0 0 0 0 0 0 3200 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 19200 640 0 0 0 0 0 0 0 0 0 0
node "a_5640_180#" 1315 192.772 5640 180 ndc 0 0 0 0 0 0 0 0 4800 480 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 19200 640 0 0 0 0 0 0 0 0 0 0
node "a_1690_180#" 1315 202.619 1690 180 ndc 0 0 0 0 0 0 0 0 4800 480 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 19200 640 0 0 0 0 0 0 0 0 0 0
node "a_1670_1930#" 1576 0 1670 1930 pdif 0 0 0 0 0 0 0 0 0 0 800 180 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17100_2030#" 1292 5501.95 17100 2030 pdc 0 0 0 0 0 0 0 0 0 0 3200 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 1317400 26720 0 0 0 0 0 0 0 0 0 0
node "a_11370_2030#" 1275 196.848 11370 2030 pdc 0 0 0 0 0 0 0 0 0 0 3200 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 19200 640 0 0 0 0 0 0 0 0 0 0
node "a_7420_1950#" 1275 203.616 7420 1950 pdc 0 0 0 0 0 0 0 0 0 0 3200 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 19200 640 0 0 0 0 0 0 0 0 0 0
node "a_5640_1950#" 2078 295.489 5640 1950 pdc 0 0 0 0 0 0 0 0 0 0 4800 480 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 36800 1080 0 0 0 0 0 0 0 0 0 0
node "a_1690_2030#" 1275 184.632 1690 2030 pdc 0 0 0 0 0 0 0 0 0 0 3200 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4800 480 19200 640 0 0 0 0 0 0 0 0 0 0
node "w_13360_n3370#" 950 4.8 13360 -3370 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_9410_n3370#" 950 4.8 9410 -3370 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_7630_n3370#" 950 4.8 7630 -3370 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_13360_n3290#" 950 4.8 13360 -3290 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_9410_n3290#" 950 4.8 9410 -3290 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_7630_n3290#" 950 4.8 7630 -3290 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_3680_n3290#" 950 4.8 3680 -3290 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_13360_n3210#" 950 4.8 13360 -3210 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_9410_n3210#" 950 4.8 9410 -3210 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_7630_n3210#" 950 4.8 7630 -3210 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_3680_n3210#" 950 4.8 3680 -3210 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_1670_1930#" 7600 2.4 1670 1930 nw 0 0 0 0 800 180 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_7420_1950#" 950 4.8 7420 1950 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_5640_1950#" 950 4.8 5640 1950 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_17100_2030#" 950 4.8 17100 2030 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_11370_2030#" 950 4.8 11370 2030 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_5640_2030#" 950 4.8 5640 2030 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_1690_2030#" 950 4.8 1690 2030 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_17100_2110#" 950 4.8 17100 2110 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_11370_2110#" 950 4.8 11370 2110 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_7420_2110#" 950 4.8 7420 2110 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_5640_2110#" 950 4.8 5640 2110 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_1690_2110#" 950 4.8 1690 2110 nw 0 0 0 0 1600 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "li_1810_2150#" "a_1690_2030#" 2.46549
cap "a_7630_n1600#" "m1_1810_n750#" 5.17647
cap "li_9590_2170#" "m1_9590_2300#" 4.45447
cap "a_1690_180#" "li_1670_1930#" 0.660668
cap "OUT_N_3" "a_17100_260#" 26.4
cap "li_3660_n1270#" "a_3680_n1520#" 16.7884
cap "li_13270_160#" "a_13360_n1520#" 0.0023478
cap "a_5640_1950#" "li_5650_2350#" 28.5584
cap "a_3680_n1520#" "m1_1810_n750#" 5.17647
cap "a_13150_180#" "li_13200_n1390#" 0.0023478
cap "li_9280_n3650#" "a_9410_n3370#" 7.681
cap "a_3680_n3290#" "OUT_P_0" 813.051
cap "OUT_N_3" "OUT_P_3" 377.716
cap "li_5420_n1390#" "m1_1810_n750#" 7.86443
cap "li_13270_160#" "li_13200_n1390#" 0.162628
cap "li_7540_160#" "m1_1810_n750#" 8.21717
cap "a_1690_180#" "a_1690_2030#" 2.22785
cap "li_13270_160#" "a_13150_180#" 1.23274
cap "a_3680_n3290#" "a_3680_n1520#" 2.86615
cap "a_11370_180#" "m1_1810_n750#" 4.09302
cap "li_14960_n1260#" "m1_1810_n750#" 108.958
cap "li_9590_170#" "m1_1810_n750#" 6.22657
cap "OUT_P_0" "OUT_n_0" 442.396
cap "a_13360_n3370#" "a_17100_2030#" 16.7619
cap "m1_7540_2180#" "li_7540_2150#" 15.3897
cap "a_3680_n3290#" "li_1670_1930#" 0.192551
cap "a_7420_260#" "li_7540_160#" 2.46549
cap "a_11370_180#" "li_11390_n100#" 3.8405
cap "li_1810_90#" "m1_1810_n750#" 21.4503
cap "li_15320_2170#" "li_15260_2350#" 11.4607
cap "a_3680_n3290#" "li_1810_2150#" 3.13667
cap "a_5640_180#" "m1_1810_n750#" 4.09302
cap "a_13360_n3370#" "a_13360_n1520#" 2.86615
cap "li_5650_n100#" "a_5640_180#" 5.24544
cap "li_3660_n3650#" "a_3680_n3290#" 57.5079
cap "li_14690_n3650#" "a_17100_2030#" 115.378
cap "a_3680_n3290#" "a_1690_2030#" 15.3043
cap "li_3660_n1270#" "m1_1810_n750#" 139.06
cap "a_7420_260#" "a_7420_1950#" 2.86615
cap "li_5650_n100#" "m1_1810_n750#" 1.40658
cap "li_7540_160#" "a_7630_n1600#" 0.0023478
cap "a_9410_n1520#" "m1_1810_n750#" 5.17647
cap "a_13360_n1520#" "m1_1810_n750#" 5.17647
cap "li_7540_2150#" "a_7420_1950#" 2.46549
cap "a_11370_180#" "a_11370_2030#" 2.86615
cap "li_11390_n100#" "m1_1810_n750#" 1.34265
cap "li_160_2350#" "a_3680_n3290#" 90.3136
cap "OUT_N_3" "m1_1810_n750#" 13.037
cap "a_7420_260#" "m1_1810_n750#" 4.09302
cap "a_7630_n3370#" "a_7630_n1600#" 2.86615
cap "m1_3860_2330#" "li_3860_2170#" 2.81604
cap "li_15260_2350#" "a_17100_2030#" 71.2161
cap "a_9410_n3370#" "a_9410_n1520#" 2.86615
cap "a_5640_1950#" "a_5640_180#" 2.86615
cap "a_17100_2030#" "a_17100_260#" 2.86615
cap "li_13200_n1390#" "m1_1810_n750#" 7.23875
cap "li_9170_n1200#" "m1_1810_n750#" 114.043
cap "a_1670_1930#" "li_1670_1930#" 1.106
cap "a_1690_2030#" "li_1670_1930#" 34.9611
cap "a_13150_180#" "m1_1810_n750#" 4.09302
cap "li_9170_n1200#" "a_9410_n1520#" 7.681
cap "a_13360_n1520#" "li_13200_n1390#" 1.23274
cap "a_11370_2030#" "li_11330_2350#" 7.681
cap "OUT_P_3" "a_17100_2030#" 712.213
cap "OUT_n_0" "m1_1810_n750#" 73.7407
cap "li_13270_2150#" "m1_13270_2330#" 2.32412
cap "li_13270_160#" "m1_1810_n750#" 5.33221
cap "cc_inv_3/main_inv_vco_1/S_P" "cc_inv_3/OUT_P" 23.8109
cap "cc_inv_3/main_inv_vco_1/S_P" "cc_inv_3/main_inv_vco_1/S_N" -1.43307
cap "cc_inv_3/main_inv_vco_1/G" "cc_inv_3/main_inv_vco_1/S_P" 66.5766
cap "cc_inv_3/OUT_N" "cc_inv_3/main_inv_vco_1/S_P" 0.531576
cap "cc_inv_3/OUT_N" "cc_inv_3/OUT_P" -3.55271e-15
cap "cc_inv_4/main_inv_vco_1/nmos_vco_0/S" "cc_inv_4/main_inv_vco_1/pmos_vco_0/S" -1.43307
cap "cc_inv_4/main_inv_vco_1/pmos_vco_0/S" "cc_inv_4/OUT_P" 19.5399
cap "cc_inv_4/main_inv_vco_1/pmos_vco_0/S" "cc_inv_3/main_inv_vco_0/D" 9.28128
cap "cc_inv_4/main_inv_vco_1/S_P" "cc_inv_4/main_inv_vco_1/S_N" -1.43307
cap "cc_inv_4/OUT_P" "cc_inv_4/main_inv_vco_1/S_N" -2.22045e-16
cap "cc_inv_3/main_inv_vco_0/D" "cc_inv_4/main_inv_vco_1/S_P" 0.552783
cap "cc_inv_3/main_inv_vco_0/D" "cc_inv_4/main_inv_vco_1/G" 0.28237
cap "cc_inv_3/main_inv_vco_0/D" "cc_inv_4/OUT_P" -4.54747e-13
cap "cc_inv_4/main_inv_vco_1/S_P" "cc_inv_4/OUT_N" 0.531576
cap "cc_inv_4/main_inv_vco_1/S_P" "cc_inv_4/main_inv_vco_1/G" 59.223
cap "cc_inv_4/OUT_P" "cc_inv_4/main_inv_vco_1/S_P" 61.5541
cap "cc_inv_4/OUT_P" "cc_inv_4/OUT_N" 0.381291
cap "cc_inv_4/OUT_P" "cc_inv_4/main_inv_vco_1/G" 42.7226
cap "cc_inv_4/OUT_N" "cc_inv_4/OUT_P" 0.305191
cap "cc_inv_4/main_inv_vco_1/G" "cc_inv_4/OUT_P" 5.90724
cap "cc_inv_4/OUT_N" "cc_inv_4/VPWR" 0.187207
cap "cc_inv_4/VPWR" "cc_inv_4/main_inv_vco_1/G" 1.38173
cap "cc_inv_4/VGND" "cc_inv_4/VPWR" -1.43307
cap "cc_inv_4/main_inv_vco_0/G" "cc_inv_4/VPWR" 96.558
cap "cc_inv_4/main_inv_vco_0/D" "cc_inv_4/VPWR" 48.9865
cap "cc_inv_4/main_inv_vco_0/S_P" "cc_inv_4/main_inv_vco_0/D" 21.0046
cap "cc_inv_4/main_inv_vco_0/G" "cc_inv_4/main_inv_vco_0/S_P" 183.566
cap "cc_inv_0/a_1680_70#" "cc_inv_3/main_inv_vco_1/S_N" 3.26605
cap "cc_inv_0/main_inv_vco_1/nmos_vco_0/G" "cc_inv_3/main_inv_vco_1/G" 0.637681
cap "cc_inv_0/aux_inv_vco_1/nmos_vco_aux_0/D" "cc_inv_3/main_inv_vco_1/G" 0.0304119
cap "cc_inv_3/OUT_N" "cc_inv_3/OUT_P" -3.55271e-15
cap "cc_inv_3/OUT_N" "cc_inv_0/a_1680_70#" 9.98148
cap "cc_inv_3/main_inv_vco_1/G" "cc_inv_0/a_1680_70#" 2.07794
cap "cc_inv_3/main_inv_vco_1/S_P" "cc_inv_3/main_inv_vco_1/S_N" -1.43307
cap "cc_inv_3/OUT_N" "cc_inv_3/main_inv_vco_1/S_N" 23.7178
cap "cc_inv_3/main_inv_vco_1/G" "cc_inv_3/main_inv_vco_1/S_N" 50.2358
cap "cc_inv_3/VGND" "cc_inv_3/main_inv_vco_1/G" 0.443786
cap "cc_inv_0/a_1680_70#" "cc_inv_3/main_inv_vco_1/G" 2.97764
cap "cc_inv_0/a_1680_70#" "cc_inv_3/VGND" 78.4726
cap "cc_inv_0/main_inv_vco_1/nmos_vco_0/G" "cc_inv_3/main_inv_vco_1/G" 3.13043
cap "cc_inv_0/main_inv_vco_1/nmos_vco_0/G" "cc_inv_3/main_inv_vco_1/G" 2.26087
cap "cc_inv_0/a_1680_70#" "cc_inv_3/OUT_N" 25.0556
cap "cc_inv_0/OUT_N" "cc_inv_3/main_inv_vco_1/G" 0.0405493
cap "cc_inv_1/a_1680_70#" "cc_inv_3/main_inv_vco_1/D" 2.12271
cap "cc_inv_3/main_inv_vco_0/D" "cc_inv_1/main_inv_vco_0/nmos_vco_0/D" 0.0354806
cap "cc_inv_3/VGND" "cc_inv_1/main_inv_vco_0/S_N" 17.0324
cap "cc_inv_3/main_inv_vco_1/D" "cc_inv_1/main_inv_vco_0/S_N" 0.505623
cap "cc_inv_3/main_inv_vco_0/D" "cc_inv_1/a_1680_70#" 1.13405
cap "cc_inv_3/main_inv_vco_0/D" "cc_inv_1/main_inv_vco_0/nmos_vco_0/G" 1.85507
cap "cc_inv_3/main_inv_vco_1/D" "cc_inv_1/main_inv_vco_0/nmos_vco_0/G" 2.95652
cap "cc_inv_3/VGND" "cc_inv_1/a_1680_70#" 7.47021
cap "cc_inv_3/main_inv_vco_0/D" "cc_inv_1/main_inv_vco_0/S_N" 0.171363
cap "cc_inv_1/a_1680_70#" "cc_inv_4/OUT_P" -28.3571
cap "cc_inv_1/aux_inv_vco_0/nmos_vco_aux_0/G" "cc_inv_4/OUT_P" 3.65217
cap "cc_inv_4/main_inv_vco_1/nmos_vco_0/S" "cc_inv_3/main_inv_vco_0/D" 0.68097
cap "cc_inv_1/a_1680_70#" "cc_inv_3/main_inv_vco_0/D" 0.606955
cap "cc_inv_1/main_inv_vco_0/nmos_vco_0/G" "cc_inv_3/main_inv_vco_0/D" 1.97101
cap "cc_inv_4/main_inv_vco_1/pmos_vco_0/S" "cc_inv_4/main_inv_vco_1/nmos_vco_0/S" -1.43307
cap "cc_inv_1/a_1680_70#" "cc_inv_4/main_inv_vco_1/nmos_vco_0/S" 159.113
cap "cc_inv_4/OUT_N" "cc_inv_4/main_inv_vco_1/nmos_vco_0/S" 11.1734
cap "cc_inv_4/OUT_N" "cc_inv_1/a_1680_70#" 15.4815
cap "cc_inv_4/main_inv_vco_1/nmos_vco_0/S" "cc_inv_4/OUT_P" 50.3324
cap "cc_inv_4/main_inv_vco_1/S_N" "cc_inv_4/OUT_P" 29.7423
cap "cc_inv_4/OUT_N" "cc_inv_1/a_1680_70#" 26.8889
cap "cc_inv_4/main_inv_vco_1/G" "cc_inv_4/main_inv_vco_1/S_N" 51.2366
cap "cc_inv_1/main_inv_vco_1/nmos_vco_0/D" "cc_inv_4/OUT_P" 0.0354806
cap "cc_inv_4/main_inv_vco_1/G" "cc_inv_1/aux_inv_vco_1/nmos_vco_aux_0/D" 0.0304119
cap "cc_inv_4/OUT_N" "cc_inv_4/main_inv_vco_1/S_P" -7.10543e-15
cap "cc_inv_1/a_1680_70#" "cc_inv_4/OUT_P" 2.2705
cap "cc_inv_4/main_inv_vco_1/G" "cc_inv_1/a_1680_70#" 1.69992
cap "cc_inv_4/OUT_N" "cc_inv_4/OUT_P" -4.9738e-14
cap "cc_inv_1/aux_inv_vco_1/nmos_vco_aux_0/G" "cc_inv_4/OUT_P" 2.95652
cap "cc_inv_1/a_1680_70#" "cc_inv_4/main_inv_vco_1/S_N" 6.56607
cap "cc_inv_1/aux_inv_vco_0/nmos_vco_aux_0/G" "cc_inv_4/OUT_P" 0.173913
cap "cc_inv_4/main_inv_vco_1/G" "cc_inv_3/main_inv_vco_0/D" 0.28237
cap "cc_inv_4/OUT_N" "cc_inv_4/main_inv_vco_1/S_N" 19.77
cap "cc_inv_4/main_inv_vco_1/S_N" "cc_inv_4/main_inv_vco_1/S_P" -0.691875
cap "cc_inv_4/main_inv_vco_1/S_N" "cc_inv_3/main_inv_vco_0/D" 0.365576
cap "cc_inv_4/main_inv_vco_1/G" "cc_inv_4/OUT_P" 12.9266
cap "cc_inv_1/a_1680_70#" "cc_inv_4/main_inv_vco_1/G" 3.35566
cap "cc_inv_4/OUT_N" "cc_inv_4/OUT_P" 0.28237
cap "cc_inv_4/VGND" "cc_inv_1/a_1680_70#" 44.179
cap "cc_inv_4/VGND" "cc_inv_4/main_inv_vco_1/G" 0.527317
cap "cc_inv_4/OUT_P" "cc_inv_4/main_inv_vco_1/G" 1.68231
cap "cc_inv_1/main_inv_vco_1/nmos_vco_0/G" "cc_inv_4/main_inv_vco_1/G" 2.26087
cap "cc_inv_1/main_inv_vco_1/nmos_vco_0/G" "cc_inv_4/main_inv_vco_1/G" 3.76812
cap "cc_inv_4/OUT_N" "cc_inv_1/a_1680_70#" 27.7037
cap "cc_inv_1/OUT_N" "cc_inv_4/main_inv_vco_1/G" 0.0405493
cap "cc_inv_2/main_inv_vco_0/nmos_vco_0/D" "cc_inv_4/main_inv_vco_0/D" 0.0354806
cap "cc_inv_2/main_inv_vco_0/S_N" "cc_inv_4/main_inv_vco_0/D" 0.114242
cap "cc_inv_2/main_inv_vco_0/S_N" "cc_inv_4/VGND" 17.0324
cap "cc_inv_4/main_inv_vco_1/D" "cc_inv_1/a_1680_70#" 2.12271
cap "cc_inv_1/a_1680_70#" "cc_inv_4/main_inv_vco_0/D" 0.756032
cap "cc_inv_1/a_1680_70#" "cc_inv_4/VGND" 41.7638
cap "cc_inv_4/main_inv_vco_1/D" "cc_inv_2/main_inv_vco_0/nmos_vco_0/G" 2.95652
cap "cc_inv_2/main_inv_vco_0/nmos_vco_0/G" "cc_inv_4/main_inv_vco_0/D" 1.10145
cap "cc_inv_4/main_inv_vco_1/D" "cc_inv_2/main_inv_vco_0/S_N" 0.505623
cap "cc_inv_4/VGND" "cc_inv_4/main_inv_vco_0/G" 50.2753
cap "cc_inv_4/m1_n120_480#" "cc_inv_4/VGND" 11.1734
cap "cc_inv_2/main_inv_vco_0/nmos_vco_0/G" "cc_inv_4/main_inv_vco_0/D" 2.72464
cap "cc_inv_2/a_1680_70#" "cc_inv_4/main_inv_vco_0/D" 0.984971
cap "cc_inv_2/a_1680_70#" "cc_inv_4/VGND" 157.878
cap "cc_inv_2/aux_inv_vco_0/nmos_vco_aux_0/G" "cc_inv_4/main_inv_vco_0/G" 2.89855
cap "cc_inv_4/VGND" "cc_inv_4/main_inv_vco_0/D" 0.738091
cap "cc_inv_4/VGND" "cc_inv_4/VPWR" -1.43307
cap "cc_inv_2/a_1680_70#" "cc_inv_4/main_inv_vco_0/G" -28.7351
cap "cc_inv_2/a_1680_70#" "cc_inv_4/m1_n120_480#" 12.8333
cap "cc_inv_4/main_inv_vco_0/G" "cc_inv_2/main_inv_vco_1/nmos_vco_0/D" 0.0354806
cap "cc_inv_4/m1_n120_480#" "cc_inv_4/main_inv_vco_0/S_N" 12.7264
cap "cc_inv_2/a_1680_70#" "cc_inv_4/main_inv_vco_0/G" 2.64851
cap "cc_inv_2/aux_inv_vco_0/nmos_vco_aux_0/G" "cc_inv_4/main_inv_vco_0/G" 0.927536
cap "cc_inv_4/m1_n120_480#" "cc_inv_4/main_inv_vco_0/G" -7.10543e-15
cap "cc_inv_4/m1_n120_480#" "cc_inv_2/a_1680_70#" 22.2037
cap "cc_inv_4/main_inv_vco_0/S_N" "cc_inv_4/main_inv_vco_0/G" 0.496697
cap "cc_inv_2/a_1680_70#" "cc_inv_4/main_inv_vco_0/S_N" 5.16294
cap "cc_inv_2/aux_inv_vco_1/nmos_vco_aux_0/G" "cc_inv_4/main_inv_vco_0/G" 2.95652
cap "cc_inv_0/m1_n120_480#" "cc_inv_0/main_inv_vco_0/G" 23.5983
cap "cc_inv_0/m1_n120_480#" "cc_inv_0/main_inv_vco_0/D" 0.363821
cap "cc_inv_0/m1_n120_480#" "cc_inv_0/main_inv_vco_0/S_N" 8.01295
cap "cc_inv_0/main_inv_vco_0/G" "cc_inv_0/VGND" 0.858281
cap "a_3680_n3290#" "cc_inv_0/VGND" 0.349486
cap "a_3680_n3290#" "cc_inv_0/main_inv_vco_0/G" 0.0463249
cap "cc_inv_0/m1_n120_480#" "cc_inv_0/VGND" 3.99324
cap "cc_inv_0/m1_n120_480#" "cc_inv_0/main_inv_vco_0/G" 0.352814
cap "cc_inv_0/m1_n120_480#" "cc_inv_3/main_inv_vco_1/nmos_vco_0/S" 8.38095
cap "cc_inv_0/main_inv_vco_0/pmos_vco_0/S" "cc_inv_3/main_inv_vco_1/nmos_vco_0/S" -1.43712
cap "cc_inv_3/main_inv_vco_1/nmos_vco_0/S" "cc_inv_0/main_inv_vco_0/G" 49.9324
cap "cc_inv_0/a_1680_70#" "cc_inv_0/main_inv_vco_0/G" -30.1308
cap "cc_inv_0/aux_inv_vco_1/G" "cc_inv_0/a_1680_70#" 0.054628
cap "cc_inv_3/main_inv_vco_1/nmos_vco_0/S" "cc_inv_0/main_inv_vco_0/D" 0.531576
cap "cc_inv_0/a_1680_70#" "cc_inv_0/main_inv_vco_0/D" 6.73601
cap "cc_inv_0/a_1680_70#" "cc_inv_3/main_inv_vco_1/nmos_vco_0/S" 190.087
cap "cc_inv_3/main_inv_vco_1/G" "cc_inv_0/main_inv_vco_1/G" 0.637681
cap "cc_inv_0/a_1680_70#" "cc_inv_3/OUT_N" 9.98148
cap "cc_inv_3/main_inv_vco_1/S_N" "cc_inv_0/a_1680_70#" 83.7877
cap "cc_inv_0/OUT_P" "cc_inv_0/a_1680_70#" 0.145675
cap "cc_inv_0/OUT_N" "cc_inv_0/a_1680_70#" 11.2036
cap "cc_inv_3/main_inv_vco_1/G" "cc_inv_0/a_1680_70#" 11.5162
cap "cc_inv_0/main_inv_vco_1/G" "cc_inv_0/a_1680_70#" 2.06851
cap "cc_inv_0/OUT_N" "cc_inv_3/main_inv_vco_1/S_N" 2.24104
cap "cc_inv_0/main_inv_vco_1/G" "cc_inv_3/main_inv_vco_1/S_N" 0.0483332
cap "cc_inv_3/main_inv_vco_1/G" "cc_inv_0/a_1680_70#" 25.8474
cap "cc_inv_0/main_inv_vco_1/G" "cc_inv_3/OUT_N" 0.0405493
cap "cc_inv_0/main_inv_vco_1/G" "cc_inv_3/VGND" 0.685636
cap "cc_inv_3/aux_inv_vco_1/D" "cc_inv_0/main_inv_vco_1/G" 0.015206
cap "cc_inv_0/a_1680_70#" "cc_inv_3/OUT_N" 25.8631
cap "cc_inv_0/main_inv_vco_1/G" "cc_inv_3/main_inv_vco_1/G" 5.3913
cap "cc_inv_3/VGND" "cc_inv_0/a_1680_70#" 21.054
cap "cc_inv_0/OUT_N" "cc_inv_0/a_1680_70#" 24.9815
cap "cc_inv_3/aux_inv_vco_1/D" "cc_inv_0/a_1680_70#" 0.087475
cap "cc_inv_0/main_inv_vco_1/G" "cc_inv_0/a_1680_70#" 25.3023
cap "cc_inv_0/main_inv_vco_1/G" "cc_inv_1/a_1680_70#" 0.564139
cap "cc_inv_1/main_inv_vco_0/S_N" "cc_inv_0/main_inv_vco_1/G" 51.0168
cap "cc_inv_3/aux_inv_vco_0/G" "cc_inv_1/a_1680_70#" 4.69298
cap "cc_inv_0/main_inv_vco_1/pmos_vco_0/S" "cc_inv_1/main_inv_vco_0/S_N" -1.43307
cap "cc_inv_1/main_inv_vco_0/G" "cc_inv_3/main_inv_vco_1/D" 2.992
cap "cc_inv_1/main_inv_vco_0/G" "cc_inv_3/VGND" 0.567
cap "cc_inv_1/main_inv_vco_0/D" "cc_inv_1/a_1680_70#" 0.537033
cap "cc_inv_1/main_inv_vco_0/G" "cc_inv_1/a_1680_70#" 19.7647
cap "cc_inv_1/main_inv_vco_0/D" "cc_inv_1/main_inv_vco_0/S_N" 0.365576
cap "cc_inv_1/main_inv_vco_0/S_N" "cc_inv_1/main_inv_vco_0/G" 29.3027
cap "cc_inv_0/main_inv_vco_1/G" "cc_inv_1/main_inv_vco_0/G" 5.33333
cap "cc_inv_3/aux_inv_vco_0/G" "cc_inv_1/main_inv_vco_0/G" 1.85507
cap "cc_inv_3/main_inv_vco_1/D" "cc_inv_1/a_1680_70#" 9.01756
cap "cc_inv_3/aux_inv_vco_1/D" "cc_inv_1/a_1680_70#" 0.145792
cap "cc_inv_3/aux_inv_vco_1/D" "cc_inv_0/main_inv_vco_1/G" 0.015206
cap "cc_inv_1/a_1680_70#" "cc_inv_3/VGND" 11.7113
cap "cc_inv_1/a_1680_70#" "cc_inv_0/OUT_N" 23.0476
cap "cc_inv_1/main_inv_vco_0/S_N" "cc_inv_3/VGND" 17.0324
cap "cc_inv_1/main_inv_vco_0/S_N" "cc_inv_0/OUT_N" 9.10494
cap "cc_inv_0/main_inv_vco_1/G" "cc_inv_3/VGND" 0.0131818
cap "w_5640_2110#" "cc_inv_1/main_inv_vco_0/S_N" 0.741198
cap "cc_inv_1/main_inv_vco_0/S_N" "cc_inv_1/a_1680_70#" 9.00324
cap "cc_inv_1/a_1680_70#" "cc_inv_1/main_inv_vco_0/D" 5.53507
cap "cc_inv_1/main_inv_vco_0/D" "cc_inv_4/main_inv_vco_1/nmos_vco_0/S" 0.808393
cap "cc_inv_1/a_1680_70#" "cc_inv_0/OUT_N" 8.20635
cap "cc_inv_4/main_inv_vco_1/nmos_vco_0/S" "cc_inv_0/OUT_N" 8.38095
cap "cc_inv_1/a_1680_70#" "cc_inv_1/main_inv_vco_0/G" -22.6826
cap "cc_inv_4/main_inv_vco_1/nmos_vco_0/S" "cc_inv_1/main_inv_vco_0/G" 50.205
cap "cc_inv_1/a_1680_70#" "cc_inv_4/OUT_N" 15.4815
cap "cc_inv_1/a_1680_70#" "cc_inv_4/main_inv_vco_1/nmos_vco_0/S" 171.048
cap "cc_inv_1/main_inv_vco_0/D" "cc_inv_3/main_inv_vco_0/G" 3.65217
cap "cc_inv_1/a_1680_70#" "cc_inv_3/main_inv_vco_0/G" 17.914
cap "cc_inv_4/main_inv_vco_1/nmos_vco_0/S" "cc_inv_1/main_inv_vco_0/pmos_vco_0/S" -1.43307
cap "cc_inv_3/aux_inv_vco_0/G" "cc_inv_1/main_inv_vco_0/G" 1.97101
cap "cc_inv_1/a_1680_70#" "cc_inv_3/aux_inv_vco_0/G" 4.09132
cap "cc_inv_1/a_1680_70#" "cc_inv_4/main_inv_vco_1/S_N" 92.8705
cap "cc_inv_1/main_inv_vco_1/D" "cc_inv_3/main_inv_vco_0/G" 2.95652
cap "cc_inv_1/main_inv_vco_1/D" "cc_inv_1/a_1680_70#" 8.95227
cap "cc_inv_1/aux_inv_vco_0/G" "cc_inv_4/main_inv_vco_1/S_N" 0.0439392
cap "cc_inv_1/a_1680_70#" "cc_inv_4/main_inv_vco_1/G" 8.18926
cap "cc_inv_1/main_inv_vco_1/D" "cc_inv_4/main_inv_vco_1/S_N" 3.35289
cap "cc_inv_1/a_1680_70#" "cc_inv_4/OUT_N" 26.8889
cap "cc_inv_1/a_1680_70#" "cc_inv_1/aux_inv_vco_1/D" 0.145675
cap "cc_inv_1/a_1680_70#" "cc_inv_3/main_inv_vco_0/G" 19.4495
cap "cc_inv_1/aux_inv_vco_0/G" "cc_inv_3/main_inv_vco_0/G" 0.173913
cap "cc_inv_1/a_1680_70#" "cc_inv_3/main_inv_vco_0/D" 0.807507
cap "cc_inv_1/aux_inv_vco_0/G" "cc_inv_1/a_1680_70#" 0.939171
cap "cc_inv_1/aux_inv_vco_0/G" "cc_inv_3/main_inv_vco_0/D" 0.0354806
cap "cc_inv_4/OUT_N" "cc_inv_1/a_1680_70#" 28.5112
cap "cc_inv_4/OUT_N" "cc_inv_1/main_inv_vco_1/G" 0.0405493
cap "cc_inv_4/VGND" "cc_inv_1/a_1680_70#" 21.3948
cap "cc_inv_4/VGND" "cc_inv_1/main_inv_vco_1/G" 0.676848
cap "cc_inv_4/main_inv_vco_1/G" "cc_inv_1/a_1680_70#" 29.1742
cap "cc_inv_1/a_1680_70#" "cc_inv_1/main_inv_vco_1/G" 24.6776
cap "cc_inv_4/main_inv_vco_1/G" "cc_inv_1/main_inv_vco_1/G" 6.02899
cap "cc_inv_1/OUT_N" "cc_inv_1/a_1680_70#" 24.9815
cap "cc_inv_1/a_1680_70#" "cc_inv_4/aux_inv_vco_0/G" 3.12865
cap "cc_inv_4/VGND" "cc_inv_2/main_inv_vco_0/S_N" 17.0324
cap "cc_inv_2/main_inv_vco_0/S_N" "cc_inv_1/OUT_N" 9.10494
cap "cc_inv_2/main_inv_vco_0/S_N" "cc_inv_1/main_inv_vco_1/pmos_vco_0/S" -1.43307
cap "cc_inv_2/main_inv_vco_0/S_N" "cc_inv_2/VPWR" 0.741198
cap "cc_inv_2/main_inv_vco_0/S_N" "cc_inv_2/main_inv_vco_0/G" 29.3027
cap "cc_inv_1/main_inv_vco_1/G" "cc_inv_4/aux_inv_vco_1/D" 0.0304119
cap "cc_inv_1/a_1680_70#" "cc_inv_2/main_inv_vco_0/S_N" 9.28044
cap "cc_inv_1/a_1680_70#" "cc_inv_2/main_inv_vco_0/D" 0.537033
cap "cc_inv_4/VGND" "cc_inv_1/main_inv_vco_1/G" 0.0703028
cap "cc_inv_1/a_1680_70#" "cc_inv_4/aux_inv_vco_1/D" 0.233267
cap "cc_inv_1/main_inv_vco_1/G" "cc_inv_2/main_inv_vco_0/G" 5.33333
cap "cc_inv_2/main_inv_vco_0/S_N" "cc_inv_2/main_inv_vco_0/D" 0.365576
cap "cc_inv_4/VGND" "cc_inv_2/main_inv_vco_0/G" 0.509879
cap "cc_inv_1/main_inv_vco_1/G" "cc_inv_1/a_1680_70#" 3.25732
cap "cc_inv_1/a_1680_70#" "cc_inv_1/OUT_N" 23.0476
cap "cc_inv_4/VGND" "cc_inv_1/a_1680_70#" 11.4068
cap "cc_inv_4/main_inv_vco_1/D" "cc_inv_2/main_inv_vco_0/G" 2.992
cap "cc_inv_1/a_1680_70#" "cc_inv_4/main_inv_vco_1/D" 9.01756
cap "cc_inv_4/aux_inv_vco_0/G" "cc_inv_2/main_inv_vco_0/G" 1.10145
cap "cc_inv_1/main_inv_vco_1/G" "cc_inv_2/main_inv_vco_0/S_N" 51.0168
cap "cc_inv_1/a_1680_70#" "cc_inv_2/main_inv_vco_0/G" 17.3201
cap "cc_inv_4/main_inv_vco_0/G" "cc_inv_2/a_1680_70#" 14.5871
cap "cc_inv_2/a_1680_70#" "cc_inv_4/m1_n120_480#" 12.8333
cap "cc_inv_2/main_inv_vco_0/D" "cc_inv_4/VGND" 0.751272
cap "cc_inv_2/main_inv_vco_0/D" "cc_inv_2/a_1680_70#" 4.31415
cap "cc_inv_2/a_1680_70#" "cc_inv_4/VGND" 172.281
cap "cc_inv_2/main_inv_vco_0/G" "cc_inv_4/VGND" 50.2621
cap "cc_inv_4/aux_inv_vco_0/G" "cc_inv_2/a_1680_70#" 5.65564
cap "cc_inv_2/main_inv_vco_0/G" "cc_inv_2/a_1680_70#" -20.238
cap "cc_inv_4/VGND" "cc_inv_1/OUT_N" 8.38095
cap "cc_inv_4/aux_inv_vco_0/G" "cc_inv_2/main_inv_vco_0/G" 2.72464
cap "cc_inv_4/main_inv_vco_0/G" "cc_inv_2/main_inv_vco_0/D" 2.89855
cap "cc_inv_2/a_1680_70#" "cc_inv_1/OUT_N" 10.4762
cap "cc_inv_2/main_inv_vco_1/D" "cc_inv_2/a_1680_70#" 6.85703
cap "cc_inv_4/main_inv_vco_0/D" "cc_inv_2/a_1680_70#" 0.807507
cap "cc_inv_4/main_inv_vco_0/G" "cc_inv_2/a_1680_70#" 22.7764
cap "cc_inv_2/aux_inv_vco_0/G" "cc_inv_4/main_inv_vco_0/S_N" 0.10106
cap "cc_inv_2/aux_inv_vco_0/G" "cc_inv_2/a_1680_70#" 2.16009
cap "cc_inv_2/aux_inv_vco_1/D" "cc_inv_2/a_1680_70#" 0.145675
cap "cc_inv_4/main_inv_vco_0/G" "cc_inv_2/main_inv_vco_1/D" 2.95652
cap "cc_inv_2/aux_inv_vco_0/G" "cc_inv_4/main_inv_vco_0/D" 0.0354806
cap "cc_inv_2/aux_inv_vco_0/G" "cc_inv_4/main_inv_vco_0/G" 0.927536
cap "cc_inv_4/m1_n120_480#" "cc_inv_2/a_1680_70#" 22.2037
cap "cc_inv_2/a_1680_70#" "cc_inv_4/main_inv_vco_0/S_N" 62.0572
cap "cc_inv_2/main_inv_vco_1/D" "cc_inv_4/main_inv_vco_0/S_N" 3.21215
cap "cc_inv_2/a_1680_70#" "cc_inv_4/main_inv_vco_0/S_N" 28.3679
cap "cc_inv_2/OUT_N" "cc_inv_2/a_1680_70#" 2.77556e-17
cap "cc_inv_2/main_inv_vco_1/S_N" "cc_inv_2/main_inv_vco_1/pmos_vco_0/S" -1.43307
cap "cc_inv_2/main_inv_vco_1/S_N" "cc_inv_2/OUT_N" 18.3674
cap "cc_inv_2/main_inv_vco_1/S_N" "a_17100_2030#" 0.319898
cap "cc_inv_2/OUT_N" "cc_inv_2/main_inv_vco_1/G" 11.5643
cap "cc_inv_2/main_inv_vco_1/S_N" "cc_inv_2/OUT_P" 0.771169
cap "a_17100_2030#" "cc_inv_2/main_inv_vco_1/G" 0.042383
cap "cc_inv_2/OUT_P" "cc_inv_2/main_inv_vco_1/G" 0.0941033
cap "cc_inv_2/main_inv_vco_1/S_N" "cc_inv_2/main_inv_vco_1/G" 49.9324
cap "a_3680_n3290#" "cc_inv_0/main_inv_vco_0/S_P" 0.164284
cap "cc_inv_0/main_inv_vco_0/S_N" "cc_inv_0/main_inv_vco_0/G" 0.509955
cap "a_3680_n3290#" "cc_inv_0/main_inv_vco_0/VPWR" 0.250584
cap "cc_inv_0/main_inv_vco_0/D" "cc_inv_0/m1_n120_480#" 0.00932874
cap "cc_inv_0/main_inv_vco_0/G" "cc_inv_0/m1_n120_480#" 0.502092
cap "cc_inv_0/main_inv_vco_0/S_N" "cc_inv_0/m1_n120_480#" 0.0881091
cap "cc_inv_0/main_inv_vco_0/G" "a_3680_n3290#" 0.579134
cap "cc_inv_0/main_inv_vco_0/G" "cc_inv_0/main_inv_vco_0/S_P" 0.747934
cap "cc_inv_0/main_inv_vco_0/G" "cc_inv_0/main_inv_vco_0/VPWR" 1.61374
cap "cc_inv_0/VGND" "cc_inv_0/VPWR" 0.220445
cap "cc_inv_0/main_inv_vco_0/D" "cc_inv_0/VPWR" 15.3977
cap "cc_inv_0/m1_n120_480#" "cc_inv_0/main_inv_vco_0/G" 1.09135e-13
cap "cc_inv_0/m1_n120_480#" "cc_inv_0/VGND" 10.5084
cap "cc_inv_0/VGND" "cc_inv_0/main_inv_vco_0/G" 0.541377
cap "cc_inv_0/VPWR" "cc_inv_0/main_inv_vco_0/G" 32.7363
cap "cc_inv_0/VGND" "cc_inv_0/VPWR" -1.4514
cap "cc_inv_0/VGND" "cc_inv_0/m1_n120_480#" 2.79245
cap "cc_inv_0/main_inv_vco_0/D" "cc_inv_0/VPWR" 19.0217
cap "cc_inv_0/main_inv_vco_0/G" "cc_inv_0/VPWR" 1.62832
cap "cc_inv_0/a_1680_70#" "cc_inv_0/OUT_N" 4.36508
cap "cc_inv_0/main_inv_vco_1/G" "cc_inv_1/main_inv_vco_0/S_P" 1.38173
cap "cc_inv_0/OUT_N" "cc_inv_1/main_inv_vco_0/S_P" 0.187207
cap "cc_inv_0/main_inv_vco_1/G" "cc_inv_1/main_inv_vco_0/G" 7.58955
cap "cc_inv_0/OUT_N" "cc_inv_1/main_inv_vco_0/G" 0.587561
cap "cc_inv_0/OUT_N" "cc_inv_0/a_1680_70#" 24.4444
cap "cc_inv_1/main_inv_vco_0/G" "cc_inv_0/main_inv_vco_1/G" 44.9825
cap "cc_inv_0/OUT_N" "cc_inv_1/main_inv_vco_0/S_P" 0.044298
cap "cc_inv_0/OUT_N" "cc_inv_1/main_inv_vco_0/S_N" 9.95155
cap "cc_inv_0/main_inv_vco_1/G" "cc_inv_1/main_inv_vco_0/D" 0.564739
cap "cc_inv_1/main_inv_vco_0/S_P" "cc_inv_1/main_inv_vco_0/S_N" -1.11392
cap "cc_inv_1/main_inv_vco_0/S_P" "cc_inv_0/main_inv_vco_1/G" 8.26416
cap "cc_inv_0/OUT_N" "cc_inv_1/main_inv_vco_0/G" 0.381291
cap "cc_inv_1/a_1680_70#" "cc_inv_0/OUT_N" 23.0476
cap "cc_inv_1/main_inv_vco_0/S_P" "cc_inv_1/main_inv_vco_0/G" 30.3391
cap "cc_inv_1/main_inv_vco_0/S_P" "cc_inv_1/main_inv_vco_0/D" 0.217672
cap "cc_inv_1/main_inv_vco_0/D" "cc_inv_1/VPWR" 9.1439
cap "cc_inv_1/VGND" "cc_inv_1/VPWR" -1.11392
cap "cc_inv_1/a_1680_70#" "cc_inv_0/OUT_N" 8.20635
cap "cc_inv_1/main_inv_vco_0/G" "cc_inv_1/VPWR" 1.62832
cap "cc_inv_0/OUT_N" "cc_inv_1/VGND" 2.79245
cap "cc_inv_1/main_inv_vco_1/D" "cc_inv_1/a_1680_70#" 2.09524
cap "cc_inv_1/main_inv_vco_1/G" "cc_inv_2/main_inv_vco_0/G" 7.58955
cap "cc_inv_1/OUT_N" "cc_inv_2/main_inv_vco_0/S_P" 0.187207
cap "cc_inv_1/OUT_N" "cc_inv_2/main_inv_vco_0/G" 0.587561
cap "cc_inv_1/OUT_N" "cc_inv_1/a_1680_70#" 24.4444
cap "cc_inv_2/main_inv_vco_0/S_P" "cc_inv_1/main_inv_vco_1/G" 1.38173
cap "cc_inv_1/OUT_N" "cc_inv_2/main_inv_vco_0/S_N" 9.95155
cap "cc_inv_2/main_inv_vco_0/S_N" "cc_inv_2/main_inv_vco_0/S_P" -1.11392
cap "cc_inv_1/OUT_N" "cc_inv_1/a_1680_70#" 23.0476
cap "cc_inv_2/main_inv_vco_0/G" "cc_inv_1/OUT_N" 0.381291
cap "cc_inv_1/OUT_N" "cc_inv_2/main_inv_vco_0/S_P" 0.044298
cap "cc_inv_2/main_inv_vco_0/D" "cc_inv_2/main_inv_vco_0/S_P" 0.217672
cap "cc_inv_1/main_inv_vco_1/G" "cc_inv_2/main_inv_vco_0/D" 0.564739
cap "cc_inv_2/main_inv_vco_0/G" "cc_inv_2/main_inv_vco_0/S_P" 30.3391
cap "cc_inv_2/main_inv_vco_0/G" "cc_inv_1/main_inv_vco_1/G" 44.9825
cap "cc_inv_1/main_inv_vco_1/G" "cc_inv_2/main_inv_vco_0/S_P" 8.26416
cap "cc_inv_2/main_inv_vco_0/G" "cc_inv_2/VPWR" 5.68434e-14
cap "cc_inv_2/a_1680_70#" "cc_inv_1/OUT_N" 10.4762
cap "cc_inv_2/VGND" "cc_inv_1/OUT_N" 2.79245
cap "cc_inv_2/VPWR" "cc_inv_2/main_inv_vco_0/D" 1.13687e-13
cap "cc_inv_2/main_inv_vco_1/G" "cc_inv_2/OUT_P" 2.13831
cap "cc_inv_2/OUT_N" "cc_inv_2/OUT_P" -7.10543e-15
cap "cc_inv_2/OUT_N" "cc_inv_2/main_inv_vco_1/S_P" 0.044298
cap "cc_inv_2/main_inv_vco_1/G" "cc_inv_2/OUT_P" 15.4778
cap "cc_inv_2/main_inv_vco_1/G" "cc_inv_2/main_inv_vco_1/S_P" 4.27229
cap "cc_inv_2/main_inv_vco_1/S_N" "cc_inv_2/OUT_P" 0.985077
cap "cc_inv_2/main_inv_vco_1/S_N" "cc_inv_2/main_inv_vco_1/S_P" -0.912143
cap "cc_inv_2/OUT_P" "cc_inv_2/main_inv_vco_1/S_P" 24.8627
cap "cc_inv_2/OUT_N" "cc_inv_2/main_inv_vco_1/G" 0.487979
cap "cc_inv_2/OUT_N" "cc_inv_2/main_inv_vco_1/S_N" 13.4288
cap "cc_inv_2/main_inv_vco_1/pmos_vco_0/S" "cc_inv_2/main_inv_vco_1/nmos_vco_0/G" 0.530872
cap "w_17100_2110#" "cc_inv_2/main_inv_vco_1/pmos_vco_0/S" 0.250584
cap "a_3680_n3290#" "cc_inv_0/main_inv_vco_0/G" 0.723917
cap "a_3680_n3290#" "cc_inv_0/main_inv_vco_0/S_P" 0.273807
cap "a_3680_n3290#" "cc_inv_0/main_inv_vco_0/VPWR" 0.494646
cap "cc_inv_0/main_inv_vco_0/G" "cc_inv_0/VPWR" 177.72
cap "cc_inv_0/VPWR" "cc_inv_0/main_inv_vco_0/D" 21.6983
cap "cc_inv_0/VPWR" "cc_inv_0/main_inv_vco_0/D" 10.978
cap "cc_inv_0/VPWR" "cc_inv_0/main_inv_vco_0/G" 52.9406
cap "cc_inv_1/main_inv_vco_0/S_P" "cc_inv_1/main_inv_vco_0/D" 0.335111
cap "cc_inv_0/OUT_N" "cc_inv_1/main_inv_vco_0/S_P" 0.487278
cap "cc_inv_0/main_inv_vco_1/G" "cc_inv_1/main_inv_vco_0/S_P" 67.603
cap "cc_inv_1/main_inv_vco_0/G" "cc_inv_1/main_inv_vco_0/S_P" 40.6212
cap "cc_inv_1/main_inv_vco_0/G" "cc_inv_0/main_inv_vco_1/G" 5.33333
cap "cc_inv_1/main_inv_vco_0/D" "cc_inv_1/VPWR" 0.137384
cap "cc_inv_1/VPWR" "cc_inv_1/main_inv_vco_0/G" 17.9116
cap "cc_inv_2/main_inv_vco_0/S_P" "cc_inv_1/OUT_N" 0.487278
cap "cc_inv_1/main_inv_vco_1/G" "cc_inv_2/main_inv_vco_0/G" 5.33333
cap "cc_inv_2/main_inv_vco_0/S_P" "cc_inv_2/main_inv_vco_0/D" 0.335111
cap "cc_inv_2/main_inv_vco_0/S_P" "cc_inv_2/main_inv_vco_0/G" 31.2151
cap "cc_inv_1/main_inv_vco_1/G" "cc_inv_2/main_inv_vco_0/S_P" 50.9588
cap "cc_inv_2/OUT_P" "cc_inv_2/main_inv_vco_1/S_P" 1.29412
cap "cc_inv_2/main_inv_vco_1/G" "cc_inv_2/main_inv_vco_1/S_P" 62.4579
cap "cc_inv_2/main_inv_vco_1/S_P" "cc_inv_2/OUT_N" 0.487278
cap "w_17100_2110#" "cc_inv_2/main_inv_vco_1/pmos_vco_0/S" 0.354994
merge "cc_inv_2/main_inv_vco_1/S_P" "cc_inv_1/main_inv_vco_1/S_P" -12648.7 0 0 0 0 -36000 -10980 0 0 0 0 -36000 -3780 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -302400 -14040 -1347610 -27012 0 0 0 0 0 0 0 0 0 0
merge "cc_inv_1/main_inv_vco_1/S_P" "li_15260_2350#"
merge "li_15260_2350#" "li_15320_2170#"
merge "li_15320_2170#" "cc_inv_2/main_inv_vco_0/S_P"
merge "cc_inv_2/main_inv_vco_0/S_P" "m1_13270_2330#"
merge "m1_13270_2330#" "cc_inv_2/main_inv_vco_0/VPWR"
merge "cc_inv_2/main_inv_vco_0/VPWR" "cc_inv_0/main_inv_vco_1/S_P"
merge "cc_inv_0/main_inv_vco_1/S_P" "li_11330_2350#"
merge "li_11330_2350#" "cc_inv_1/main_inv_vco_1/pmos_vco_0/S"
merge "cc_inv_1/main_inv_vco_1/pmos_vco_0/S" "a_11370_2030#"
merge "a_11370_2030#" "m1_9590_2300#"
merge "m1_9590_2300#" "li_9590_2170#"
merge "li_9590_2170#" "cc_inv_0/main_inv_vco_1/VPWR"
merge "cc_inv_0/main_inv_vco_1/VPWR" "cc_inv_0/VPWR"
merge "cc_inv_0/VPWR" "m1_7540_2180#"
merge "m1_7540_2180#" "cc_inv_1/main_inv_vco_0/pmos_vco_0/S"
merge "cc_inv_1/main_inv_vco_0/pmos_vco_0/S" "a_7420_1950#"
merge "a_7420_1950#" "cc_inv_1/main_inv_vco_0/VPWR"
merge "cc_inv_1/main_inv_vco_0/VPWR" "cc_inv_1/main_inv_vco_0/S_P"
merge "cc_inv_1/main_inv_vco_0/S_P" "li_5650_2350#"
merge "li_5650_2350#" "cc_inv_0/main_inv_vco_1/pmos_vco_0/S"
merge "cc_inv_0/main_inv_vco_1/pmos_vco_0/S" "a_5640_1950#"
merge "a_5640_1950#" "m1_3860_2330#"
merge "m1_3860_2330#" "li_3860_2170#"
merge "li_3860_2170#" "cc_inv_0/main_inv_vco_0/S_P"
merge "cc_inv_0/main_inv_vco_0/S_P" "li_160_2350#"
merge "li_160_2350#" "cc_inv_0/main_inv_vco_0/pmos_vco_0/S"
merge "cc_inv_0/main_inv_vco_0/pmos_vco_0/S" "li_1670_1930#"
merge "li_1670_1930#" "a_1670_1930#"
merge "a_1670_1930#" "a_1690_2030#"
merge "a_1690_2030#" "w_17100_2030#"
merge "w_17100_2030#" "w_17100_2110#"
merge "w_17100_2110#" "li_13270_2150#"
merge "li_13270_2150#" "cc_inv_2/VPWR"
merge "cc_inv_2/VPWR" "w_11370_2030#"
merge "w_11370_2030#" "w_11370_2110#"
merge "w_11370_2110#" "li_7540_2150#"
merge "li_7540_2150#" "w_7420_1950#"
merge "w_7420_1950#" "w_7420_2110#"
merge "w_7420_2110#" "cc_inv_1/VPWR"
merge "cc_inv_1/VPWR" "w_5640_1950#"
merge "w_5640_1950#" "w_5640_2030#"
merge "w_5640_2030#" "w_5640_2110#"
merge "w_5640_2110#" "li_1810_2150#"
merge "li_1810_2150#" "w_1670_1930#"
merge "w_1670_1930#" "w_1690_2030#"
merge "w_1690_2030#" "w_1690_2110#"
merge "w_1690_2110#" "cc_inv_2/main_inv_vco_1/pmos_vco_0/S"
merge "cc_inv_2/main_inv_vco_1/pmos_vco_0/S" "cc_inv_4/main_inv_vco_0/S_P"
merge "cc_inv_4/main_inv_vco_0/S_P" "cc_inv_3/main_inv_vco_0/VPWR"
merge "cc_inv_3/main_inv_vco_0/VPWR" "li_14690_n3650#"
merge "li_14690_n3650#" "a_17100_2030#"
merge "a_17100_2030#" "a_13360_n3370#"
merge "a_13360_n3370#" "w_13360_n3370#"
merge "w_13360_n3370#" "w_13360_n3290#"
merge "w_13360_n3290#" "w_13360_n3210#"
merge "w_13360_n3210#" "cc_inv_3/main_inv_vco_0/S_P"
merge "cc_inv_3/main_inv_vco_0/S_P" "cc_inv_4/main_inv_vco_1/S_P"
merge "cc_inv_4/main_inv_vco_1/S_P" "cc_inv_3/main_inv_vco_1/S_P"
merge "cc_inv_3/main_inv_vco_1/S_P" "cc_inv_4/main_inv_vco_1/pmos_vco_0/S"
merge "cc_inv_4/main_inv_vco_1/pmos_vco_0/S" "li_9280_n3650#"
merge "li_9280_n3650#" "a_9410_n3370#"
merge "a_9410_n3370#" "cc_inv_4/VPWR"
merge "cc_inv_4/VPWR" "w_9410_n3370#"
merge "w_9410_n3370#" "w_9410_n3290#"
merge "w_9410_n3290#" "w_9410_n3210#"
merge "w_9410_n3210#" "li_7470_n3400#"
merge "li_7470_n3400#" "a_7630_n3370#"
merge "a_7630_n3370#" "w_7630_n3370#"
merge "w_7630_n3370#" "w_7630_n3290#"
merge "w_7630_n3290#" "w_7630_n3210#"
merge "w_7630_n3210#" "li_5420_n3420#"
merge "li_5420_n3420#" "cc_inv_3/main_inv_vco_1/pmos_vco_0/S"
merge "cc_inv_3/main_inv_vco_1/pmos_vco_0/S" "li_3660_n3650#"
merge "li_3660_n3650#" "a_3680_n3290#"
merge "a_3680_n3290#" "cc_inv_3/VPWR"
merge "cc_inv_3/VPWR" "w_3680_n3290#"
merge "w_3680_n3290#" "w_3680_n3210#"
merge "cc_inv_2/a_1680_70#" "li_13270_160#" -3676.53 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5600 -1100 -52800 -2920 0 0 0 0 0 0 0 0 0 0
merge "li_13270_160#" "cc_inv_1/a_1680_70#"
merge "cc_inv_1/a_1680_70#" "li_9590_170#"
merge "li_9590_170#" "li_7540_160#"
merge "li_7540_160#" "cc_inv_0/a_1680_70#"
merge "cc_inv_0/a_1680_70#" "li_1810_90#"
merge "li_1810_90#" "cc_inv_4/a_1680_70#"
merge "cc_inv_4/a_1680_70#" "li_13200_n1390#"
merge "li_13200_n1390#" "cc_inv_3/a_1680_70#"
merge "cc_inv_3/a_1680_70#" "m1_1810_n750#"
merge "m1_1810_n750#" "li_5420_n1390#"
merge "li_5420_n1390#" "VSUBS"
merge "cc_inv_2/main_inv_vco_0/nmos_vco_0/S" "cc_inv_1/main_inv_vco_0/nmos_vco_0/S" -4316.56 0 0 0 0 0 0 0 0 -40000 -4000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -132000 -8660 0 0 0 0 0 0 0 0 0 0 0 0
merge "cc_inv_1/main_inv_vco_0/nmos_vco_0/S" "cc_inv_0/main_inv_vco_0/nmos_vco_0/S"
merge "cc_inv_0/main_inv_vco_0/nmos_vco_0/S" "cc_inv_2/main_inv_vco_1/nmos_vco_0/S"
merge "cc_inv_2/main_inv_vco_1/nmos_vco_0/S" "cc_inv_2/main_inv_vco_1/S_N"
merge "cc_inv_2/main_inv_vco_1/S_N" "cc_inv_1/main_inv_vco_1/nmos_vco_0/S"
merge "cc_inv_1/main_inv_vco_1/nmos_vco_0/S" "a_17100_260#"
merge "a_17100_260#" "cc_inv_2/VGND"
merge "cc_inv_2/VGND" "cc_inv_1/main_inv_vco_1/S_N"
merge "cc_inv_1/main_inv_vco_1/S_N" "cc_inv_2/main_inv_vco_0/S_N"
merge "cc_inv_2/main_inv_vco_0/S_N" "a_13150_180#"
merge "a_13150_180#" "cc_inv_0/main_inv_vco_1/nmos_vco_0/S"
merge "cc_inv_0/main_inv_vco_1/nmos_vco_0/S" "li_11390_n100#"
merge "li_11390_n100#" "a_11370_180#"
merge "a_11370_180#" "cc_inv_1/VGND"
merge "cc_inv_1/VGND" "cc_inv_0/main_inv_vco_1/S_N"
merge "cc_inv_0/main_inv_vco_1/S_N" "cc_inv_0/VGND"
merge "cc_inv_0/VGND" "a_7420_260#"
merge "a_7420_260#" "cc_inv_1/main_inv_vco_0/S_N"
merge "cc_inv_1/main_inv_vco_0/S_N" "li_5650_n100#"
merge "li_5650_n100#" "a_5640_180#"
merge "a_5640_180#" "a_1690_180#"
merge "a_1690_180#" "cc_inv_4/main_inv_vco_0/S_N"
merge "cc_inv_4/main_inv_vco_0/S_N" "cc_inv_4/VGND"
merge "cc_inv_4/VGND" "li_14960_n1260#"
merge "li_14960_n1260#" "a_13360_n1520#"
merge "a_13360_n1520#" "cc_inv_3/main_inv_vco_0/S_N"
merge "cc_inv_3/main_inv_vco_0/S_N" "cc_inv_4/main_inv_vco_1/S_N"
merge "cc_inv_4/main_inv_vco_1/S_N" "cc_inv_3/VGND"
merge "cc_inv_3/VGND" "cc_inv_4/main_inv_vco_1/nmos_vco_0/S"
merge "cc_inv_4/main_inv_vco_1/nmos_vco_0/S" "li_9170_n1200#"
merge "li_9170_n1200#" "a_9410_n1520#"
merge "a_9410_n1520#" "a_7630_n1600#"
merge "a_7630_n1600#" "cc_inv_3/main_inv_vco_1/S_N"
merge "cc_inv_3/main_inv_vco_1/S_N" "cc_inv_3/main_inv_vco_1/nmos_vco_0/S"
merge "cc_inv_3/main_inv_vco_1/nmos_vco_0/S" "li_3660_n1270#"
merge "li_3660_n1270#" "a_3680_n1520#"
merge "cc_inv_3/main_inv_vco_0/G" "cc_inv_4/OUT_P" -150.534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -200 0 0 0 0 0 0 0 0 0 0
merge "cc_inv_0/OUT_N" "cc_inv_1/m1_n120_480#" -191.25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -200 0 0 0 0 0 0 0 0 0 0
merge "cc_inv_0/OUT_P" "cc_inv_1/main_inv_vco_0/G" -150.534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -200 0 0 0 0 0 0 0 0 0 0
merge "cc_inv_1/main_inv_vco_0/G" "cc_inv_1/m1_n120_1530#"
merge "cc_inv_0/m1_n120_480#" "cc_inv_3/OUT_N" -217.633 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -400 0 0 0 0 0 0 0 0 0 0
merge "cc_inv_3/OUT_N" "OUT_n_0"
merge "cc_inv_1/OUT_N" "cc_inv_2/m1_n120_480#" -186.442 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -200 0 0 0 0 0 0 0 0 0 0
merge "cc_inv_2/OUT_P" "cc_inv_4/main_inv_vco_0/G" -1287.27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -331000 -7020 0 0 0 0 0 0 0 0 0 0
merge "cc_inv_4/main_inv_vco_0/G" "OUT_P_3"
merge "cc_inv_3/m1_n120_480#" "cc_inv_4/OUT_N" -215.206 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -200 0 0 0 0 0 0 0 0 0 0
merge "cc_inv_0/main_inv_vco_0/G" "cc_inv_3/OUT_P" -461.599 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -93610 -2212 0 0 0 0 0 0 0 0 0 0
merge "cc_inv_3/OUT_P" "OUT_P_0"
merge "cc_inv_1/OUT_P" "cc_inv_2/main_inv_vco_0/G" -150.534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -200 0 0 0 0 0 0 0 0 0 0
merge "cc_inv_2/OUT_N" "cc_inv_4/m1_n120_480#" -200.172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -400 0 0 0 0 0 0 0 0 0 0
merge "cc_inv_4/m1_n120_480#" "OUT_N_3"
