/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [28:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [18:0] celloutsig_1_12z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(in_data[129] & celloutsig_1_4z);
  assign celloutsig_1_11z = ~(celloutsig_1_0z & celloutsig_1_8z);
  assign celloutsig_0_9z = ~(celloutsig_0_6z & celloutsig_0_1z[0]);
  assign celloutsig_0_11z = !(celloutsig_0_6z ? celloutsig_0_3z : celloutsig_0_6z);
  assign celloutsig_1_8z = ~(in_data[123] ^ celloutsig_1_5z[0]);
  assign celloutsig_0_8z = ~(celloutsig_0_5z[0] ^ celloutsig_0_3z);
  assign celloutsig_1_0z = ~(in_data[117] ^ in_data[99]);
  reg [2:0] _07_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _07_ <= 3'h0;
    else _07_ <= celloutsig_0_27z[5:3];
  assign out_data[34:32] = _07_;
  assign celloutsig_1_14z = { celloutsig_1_12z[5:3], celloutsig_1_8z, celloutsig_1_2z } / { 1'h1, celloutsig_1_6z[9:1], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[27:23] / { 1'h1, in_data[28:25] };
  assign celloutsig_0_14z = celloutsig_0_1z[3:0] / { 1'h1, celloutsig_0_7z[7:5] };
  assign celloutsig_0_21z = { celloutsig_0_20z[2:0], celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, celloutsig_0_17z[5:0], celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_4z = { in_data[75:74], celloutsig_0_1z } === { in_data[76:71], celloutsig_0_3z };
  assign celloutsig_1_9z = celloutsig_1_2z[4:1] === { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_17z = { celloutsig_1_2z[5:3], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_14z } === { celloutsig_1_12z[7:2], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_14z[8:2], celloutsig_1_8z } === { celloutsig_1_5z[2:0], celloutsig_1_17z, celloutsig_1_10z };
  assign celloutsig_0_6z = { celloutsig_0_5z[5:3], celloutsig_0_5z } === { celloutsig_0_0z[6:2], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[76:69] === { in_data[42:40], celloutsig_0_1z };
  assign celloutsig_1_4z = in_data[118:107] && { in_data[147:143], celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_7z[2], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z } && celloutsig_0_5z[8:1];
  assign celloutsig_0_13z = { celloutsig_0_0z[3:1], celloutsig_0_9z } && { celloutsig_0_5z[5:3], celloutsig_0_9z };
  assign celloutsig_0_3z = { in_data[71:68], celloutsig_0_1z, celloutsig_0_1z } && { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[107:106], celloutsig_1_0z } && { in_data[124], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = in_data[161:158] * in_data[155:152];
  assign celloutsig_1_6z = { celloutsig_1_3z[10:4], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z } * { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_3z[4:2] * celloutsig_1_12z[18:16];
  assign celloutsig_0_16z = celloutsig_0_5z * { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_13z, celloutsig_0_0z } * { celloutsig_0_7z[5:0], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_0z = - in_data[61:55];
  assign celloutsig_0_19z = - { celloutsig_0_5z[5:2], celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_6z[9], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_10z } >> { in_data[133:116], celloutsig_1_7z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } >> { in_data[4:0], celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_19z, celloutsig_0_9z } >> { celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_2z = { in_data[165:160], celloutsig_1_1z } >>> { in_data[187:182], celloutsig_1_1z };
  assign celloutsig_1_3z = { in_data[149:134], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >>> in_data[114:96];
  assign celloutsig_1_10z = { celloutsig_1_2z[6:5], celloutsig_1_1z, celloutsig_1_9z } >>> { in_data[147:145], celloutsig_1_8z };
  assign celloutsig_0_5z = in_data[66:58] >>> { celloutsig_0_0z[3:2], celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_14z[3:1], celloutsig_0_13z } >>> celloutsig_0_16z[3:0];
  assign celloutsig_0_22z = { celloutsig_0_21z[9:6], celloutsig_0_3z } >>> celloutsig_0_21z[20:16];
  assign celloutsig_0_30z = { celloutsig_0_22z[4:2], celloutsig_0_22z } >>> { celloutsig_0_21z[21:15], celloutsig_0_2z };
  assign { out_data[130:128], out_data[96], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z };
endmodule
