 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SME
Version: Q-2019.12
Date   : Mon Feb 21 13:16:56 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: ispattern (input port clocked by clk)
  Endpoint: str_temp_reg[26][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SME                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  input external delay                     0.00      10.50 f
  ispattern (in)                           0.00      10.50 f
  U1555/Y (CLKINVX1)                       0.16      10.66 r
  U1245/Y (AOI221XL)                       0.25      10.91 f
  U893/Y (OAI221XL)                        0.54      11.45 r
  U1068/Y (CLKINVX1)                       0.64      12.08 f
  U1066/Y (NOR3X1)                         0.61      12.69 r
  U1046/Y (NAND2X2)                        0.59      13.28 f
  U1048/Y (NAND2X1)                        0.57      13.86 r
  U1049/Y (NAND2X1)                        0.49      14.35 f
  U847/Y (AND4X2)                          0.61      14.96 f
  U1112/Y (NAND2X1)                        0.26      15.23 r
  U1111/Y (CLKBUFX3)                       0.42      15.65 r
  U1041/Y (INVX3)                          0.30      15.95 f
  U1485/Y (OAI22XL)                        0.50      16.45 r
  str_temp_reg[26][0]/D (DFFRX1)           0.00      16.45 r
  data arrival time                                  16.45

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.50      20.50
  clock uncertainty                       -0.10      20.40
  str_temp_reg[26][0]/CK (DFFRX1)          0.00      20.40 r
  library setup time                      -0.30      20.10
  data required time                                 20.10
  -----------------------------------------------------------
  data required time                                 20.10
  data arrival time                                 -16.45
  -----------------------------------------------------------
  slack (MET)                                         3.65


1
