// Seed: 788518087
module module_0 ();
  logic id_1;
  ;
  assign id_1 = id_1;
  module_2 modCall_1 ();
  wire  id_2;
  logic id_3;
endmodule
module module_1 #(
    parameter id_7 = 32'd46
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  input logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  logic id_5;
  tri1  id_6;
  final @* id_5 = id_5;
  logic _id_7;
  assign id_6 = -1;
  wire [1 : id_7] id_8;
endmodule
module module_2 ();
  integer [-1 : 1] id_1;
  ;
endmodule
