# vsim -c -do "run -all; quit;" sample_7.1 
# Start time: 22:33:16 on Jan 05,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'sample_7' at "sample_7".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 22:33:16 on Jan 05,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
pwd
# /home/abhishek/System Verilog/From Book System Verilog A guide to learning Testbench/Chapter 7
ls
# sample_7.1.sv
# transcript
# work
vlog sample_7.1.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:34:24 on Jan 05,2025
# vlog -reportprogress 300 sample_7.1.sv 
# -- Compiling module sample_7_1
# 
# Top level modules:
# 	sample_7_1
# End time: 22:34:24 on Jan 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work sample_7.1
# vsim work sample_7.1 
# Start time: 22:34:44 on Jan 05,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'sample_7' at "sample_7".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 22:34:44 on Jan 05,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Loading project sample
# Compile of sample_7.1.sv was successful.
vsim work.sample_7_1
# vsim work.sample_7_1 
# Start time: 22:35:39 on Jan 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.sample_7_1(fast)
run -all
# @0: start fork....join example
# @10: sequential after #10
# @10: parallel start
# @20: parallel after #10
# @40: sequential after #30
# @50: sequential after #10
# @60: parallel after #50
# @60: after join
# @140: finish after #80
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
project open {/home/abhishek/System Verilog/From Book System Verilog A guide to learning Testbench/Chapter 7/sample}
# Loading project sample
vlog sample_7.2.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:42:41 on Jan 06,2025
# vlog -reportprogress 300 sample_7.2.sv 
# -- Compiling module sample_7_2
# 
# Top level modules:
# 	sample_7_2
# End time: 01:42:41 on Jan 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work sample_7.2
# vsim work sample_7.2 
# Start time: 01:42:53 on Jan 06,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'sample_7' at "sample_7".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 01:42:54 on Jan 06,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vsim -work sample_7.2
# No design specified
vsim work.sample_7.2
# vsim work.sample_7.2 
# Start time: 01:43:08 on Jan 06,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'work.sample_7' at "work.sample_7".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 01:43:08 on Jan 06,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vlog work.sample_7.2
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:43:18 on Jan 06,2025
# vlog -reportprogress 300 work.sample_7.2 
# ** Error: (vlog-7) Failed to open design unit file "work.sample_7.2" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 01:43:18 on Jan 06,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/abhishek/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
pwd
# /home/abhishek/System Verilog/From Book System Verilog A guide to learning Testbench/Chapter 7
# Compile of sample_7.1.sv was successful.
vsim work.sample_7_1
# vsim work.sample_7_1 
# Start time: 01:44:59 on Jan 06,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.sample_7_1(fast)
quit -sim
# End time: 01:45:41 on Jan 06,2025, Elapsed time: 0:00:42
# Errors: 0, Warnings: 2
vlog sample_7.2.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:45:51 on Jan 06,2025
# vlog -reportprogress 300 sample_7.2.sv 
# -- Compiling module sample_7_2
# 
# Top level modules:
# 	sample_7_2
# End time: 01:45:51 on Jan 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.sample_7_2
# vsim work.sample_7_2 
# Start time: 01:46:08 on Jan 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.sample_7_2(fast)
run -all
# @0: start  fork.....join_none example
# @10: sequential after #10
# @10: after join_none
# @10: parallel start
# @20: paralle after #10
# @40: sequential after #30
# @50: sequential after #10
# @60: parallel after #50
# @90: finish after #80
quit -sim
# End time: 01:54:29 on Jan 06,2025, Elapsed time: 0:08:21
# Errors: 0, Warnings: 1
vlog sample_7.3.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:54:40 on Jan 06,2025
# vlog -reportprogress 300 sample_7.3.sv 
# -- Compiling module sample_7_3
# 
# Top level modules:
# 	sample_7_3
# End time: 01:54:40 on Jan 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.sample_7_3
# vsim work.sample_7_3 
# Start time: 01:54:44 on Jan 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.sample_7_3(fast)
run -all
# @0: start fork....join_any example
# @10: sequential after #10
# @10: parallel start
# @10: after join_any
# @20: paralle after #10
# @40: sequential after #30
# @50: sequential after #10
# @60: paralle after #50
# @90: finish after #80
# Project file /home/abhishek/System Verilog/From Book System Verilog A guide to learning Testbench/Chapter 7/sample.mpf is write protected, data cannot be saved.
# Unable to save project.
# End time: 02:20:41 on Jan 06,2025, Elapsed time: 0:25:57
# Errors: 0, Warnings: 0
