{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606226894141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606226894141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 22:08:14 2020 " "Processing started: Tue Nov 24 22:08:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606226894141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606226894141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off My74HC595 -c My74HC595 " "Command: quartus_map --read_settings_files=on --write_settings_files=off My74HC595 -c My74HC595" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606226894141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606226895180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606226895181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "20200928debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file 20200928debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "20200928Debounce.v" "" { Text "D:/QuartusProjects/20201122My74HC595/20200928Debounce.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606226905281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606226905281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my74hc595.v 1 1 " "Found 1 design units, including 1 entities, in source file my74hc595.v" { { "Info" "ISGN_ENTITY_NAME" "1 My74HC595 " "Found entity 1: My74HC595" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606226905283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606226905283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "My74HC595 " "Elaborating entity \"My74HC595\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606226905327 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LEDState My74HC595.v(28) " "Verilog HDL Always Construct warning at My74HC595.v(28): variable \"LEDState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606226905361 "|My74HC595"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LEDState My74HC595.v(32) " "Verilog HDL Always Construct warning at My74HC595.v(32): variable \"LEDState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606226905361 "|My74HC595"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDState My74HC595.v(26) " "Verilog HDL Always Construct warning at My74HC595.v(26): inferring latch(es) for variable \"LEDState\", which holds its previous value in one or more paths through the always construct" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606226905361 "|My74HC595"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDState\[0\] My74HC595.v(31) " "Inferred latch for \"LEDState\[0\]\" at My74HC595.v(31)" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606226905361 "|My74HC595"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDState\[1\] My74HC595.v(31) " "Inferred latch for \"LEDState\[1\]\" at My74HC595.v(31)" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606226905361 "|My74HC595"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDState\[2\] My74HC595.v(31) " "Inferred latch for \"LEDState\[2\]\" at My74HC595.v(31)" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606226905361 "|My74HC595"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDState\[3\] My74HC595.v(31) " "Inferred latch for \"LEDState\[3\]\" at My74HC595.v(31)" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606226905361 "|My74HC595"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDState\[4\] My74HC595.v(31) " "Inferred latch for \"LEDState\[4\]\" at My74HC595.v(31)" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606226905361 "|My74HC595"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDState\[5\] My74HC595.v(31) " "Inferred latch for \"LEDState\[5\]\" at My74HC595.v(31)" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606226905361 "|My74HC595"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDState\[6\] My74HC595.v(31) " "Inferred latch for \"LEDState\[6\]\" at My74HC595.v(31)" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606226905361 "|My74HC595"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDState\[7\] My74HC595.v(31) " "Inferred latch for \"LEDState\[7\]\" at My74HC595.v(31)" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606226905361 "|My74HC595"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:m1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:m1\"" {  } { { "My74HC595.v" "m1" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606226905362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "LEDState\[1\] " "LATCH primitive \"LEDState\[1\]\" is permanently disabled" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 31 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1606226905476 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606226905775 "|My74HC595|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606226905775 "|My74HC595|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606226905775 "|My74HC595|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606226905775 "|My74HC595|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606226905775 "|My74HC595|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606226905775 "|My74HC595|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606226905775 "|My74HC595|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606226905775 "|My74HC595|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606226905775 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606226905781 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606226905893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606226905893 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606226905931 "|My74HC595|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key\[0\] " "No output dependent on input pin \"Key\[0\]\"" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606226905931 "|My74HC595|Key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key\[1\] " "No output dependent on input pin \"Key\[1\]\"" {  } { { "My74HC595.v" "" { Text "D:/QuartusProjects/20201122My74HC595/My74HC595.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606226905931 "|My74HC595|Key[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606226905931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606226905931 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606226905931 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606226905931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606226905950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 22:08:25 2020 " "Processing ended: Tue Nov 24 22:08:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606226905950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606226905950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606226905950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606226905950 ""}
