<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln15_fu_166_p2" SOURCE="codes/crc.cpp:15" VARIABLE="icmp_ln15" MODULE="crc24a_Pipeline_VITIS_LOOP_15_1" LOOP="VITIS_LOOP_15_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_172_p2" SOURCE="codes/crc.cpp:15" VARIABLE="j_2" MODULE="crc24a_Pipeline_VITIS_LOOP_15_1" LOOP="VITIS_LOOP_15_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln20_fu_396_p2" SOURCE="codes/crc.cpp:20" VARIABLE="icmp_ln20" MODULE="crc24a_Pipeline_VITIS_LOOP_20_2" LOOP="VITIS_LOOP_20_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_526_p2" SOURCE="codes/crc.cpp:20" VARIABLE="add_ln20" MODULE="crc24a_Pipeline_VITIS_LOOP_20_2" LOOP="VITIS_LOOP_20_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln27_fu_960_p2" SOURCE="codes/crc.cpp:27" VARIABLE="icmp_ln27" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_966_p2" SOURCE="codes/crc.cpp:27" VARIABLE="add_ln27" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_83_1_1_1_U34" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="lhs_V" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln29_fu_998_p2" SOURCE="codes/crc.cpp:29" VARIABLE="and_ln29" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1499_fu_1004_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="xor_ln1499" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1499_1_fu_1010_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="xor_ln1499_1" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="ret_V_fu_1016_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="ret_V" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1499_3_fu_1022_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="xor_ln1499_3" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1499_4_fu_1028_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="xor_ln1499_4" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="ret_V_3_fu_1034_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="ret_V_3" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="ret_V_4_fu_1040_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="ret_V_4" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1499_7_fu_1046_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="xor_ln1499_7" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1499_8_fu_1052_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="xor_ln1499_8" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1499_9_fu_1058_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="xor_ln1499_9" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1499_10_fu_1064_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="xor_ln1499_10" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1499_11_fu_1070_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="xor_ln1499_11" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1499_12_fu_1076_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="xor_ln1499_12" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="ret_V_1_fu_1082_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="ret_V_1" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="ret_V_2_fu_1088_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="ret_V_2" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1499_15_fu_1094_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="xor_ln1499_15" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1499_16_fu_1100_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="xor_ln1499_16" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="ret_V_5_fu_1106_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="ret_V_5" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_fu_1112_p2" SOURCE="codes/crc.cpp:32" VARIABLE="icmp_ln32" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_1_fu_1118_p2" SOURCE="codes/crc.cpp:32" VARIABLE="icmp_ln32_1" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_2_fu_1124_p2" SOURCE="codes/crc.cpp:32" VARIABLE="icmp_ln32_2" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_3_fu_1130_p2" SOURCE="codes/crc.cpp:32" VARIABLE="icmp_ln32_3" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_4_fu_1136_p2" SOURCE="codes/crc.cpp:32" VARIABLE="icmp_ln32_4" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_5_fu_1142_p2" SOURCE="codes/crc.cpp:32" VARIABLE="icmp_ln32_5" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_6_fu_1148_p2" SOURCE="codes/crc.cpp:32" VARIABLE="icmp_ln32_6" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln29_fu_1154_p2" SOURCE="codes/crc.cpp:29" VARIABLE="xor_ln29" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_fu_1160_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_1_fu_1166_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_1" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_2_fu_1172_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_2" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_3_fu_1178_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_3" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_4_fu_1184_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_4" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_5_fu_1190_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_5" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_6_fu_1196_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_6" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_fu_1202_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="crc_V_69_fu_1208_p2" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_69" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_2_fu_1214_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_2" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_fu_1220_p2" SOURCE="codes/crc.cpp:32" VARIABLE="and_ln32" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_7_fu_1226_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_7" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="crc_V_38_fu_1232_p2" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_38" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_1_fu_1238_p2" SOURCE="codes/crc.cpp:32" VARIABLE="and_ln32_1" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_fu_1244_p3" SOURCE="codes/crc.cpp:32" VARIABLE="select_ln32" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_68_fu_1252_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_68" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_8_fu_1260_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_8" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_4_fu_1266_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_4" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="crc_V_67_fu_1272_p2" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_67" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_9_fu_1278_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_9" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_6_fu_1284_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_6" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_2_fu_1290_p2" SOURCE="codes/crc.cpp:32" VARIABLE="and_ln32_2" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_3_fu_1296_p2" SOURCE="codes/crc.cpp:32" VARIABLE="and_ln32_3" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_10_fu_1302_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_10" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_11_fu_1308_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_11" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_12_fu_1314_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_12" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="crc_V_66_fu_1320_p2" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_66" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_13_fu_1326_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_13" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_8_fu_1332_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_8" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_4_fu_1338_p2" SOURCE="codes/crc.cpp:32" VARIABLE="and_ln32_4" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_14_fu_1344_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_14" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_15_fu_1350_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_15" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_16_fu_1356_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_16" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="crc_V_65_fu_1362_p2" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_65" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_17_fu_1368_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_17" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_10_fu_1374_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_10" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_5_fu_1380_p2" SOURCE="codes/crc.cpp:32" VARIABLE="and_ln32_5" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_18_fu_1386_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_18" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_19_fu_1392_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_19" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_20_fu_1398_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_20" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="crc_V_64_fu_1404_p2" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_64" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_7_fu_1410_p2" SOURCE="codes/crc.cpp:32" VARIABLE="icmp_ln32_7" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_6_fu_1416_p2" SOURCE="codes/crc.cpp:32" VARIABLE="and_ln32_6" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="crc_V_63_fu_1422_p2" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_63" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_7_fu_1428_p2" SOURCE="codes/crc.cpp:32" VARIABLE="and_ln32_7" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_21_fu_1434_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_21" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_22_fu_1440_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_22" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_23_fu_1446_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_23" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_24_fu_1452_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_24" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_2_fu_1458_p3" SOURCE="codes/crc.cpp:32" VARIABLE="select_ln32_2" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_62_fu_1466_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_62" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_25_fu_1474_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_25" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_26_fu_1480_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_26" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_4_fu_1486_p3" SOURCE="codes/crc.cpp:32" VARIABLE="select_ln32_4" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_27_fu_1494_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_27" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_61_fu_1500_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_61" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_28_fu_1508_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_28" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_29_fu_1514_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_29" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_13_fu_1520_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_13" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_30_fu_1526_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_30" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_31_fu_1532_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_31" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_32_fu_1538_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_32" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_33_fu_1544_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_33" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_34_fu_1550_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_34" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="crc_V_60_fu_1556_p2" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_60" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_35_fu_1562_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_35" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_36_fu_1568_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_36" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_15_fu_1574_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_15" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_37_fu_1580_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_37" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_38_fu_1586_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_38" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_39_fu_1592_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_39" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_40_fu_1598_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_40" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="crc_V_59_fu_1604_p2" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_59" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_6_fu_1610_p3" SOURCE="codes/crc.cpp:32" VARIABLE="select_ln32_6" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_41_fu_1618_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_41" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_58_fu_1624_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_58" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_42_fu_1632_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_42" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_57_fu_1638_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_57" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_43_fu_1646_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_43" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_44_fu_1652_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_44" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_45_fu_1658_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_45" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_46_fu_1664_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_46" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_17_fu_1670_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_17" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_47_fu_1676_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_47" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_48_fu_1682_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_48" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_49_fu_1688_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_49" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="crc_V_56_fu_1694_p2" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_56" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_9_fu_1700_p3" SOURCE="codes/crc.cpp:32" VARIABLE="select_ln32_9" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_55_fu_1708_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_55" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_11_fu_1716_p3" SOURCE="codes/crc.cpp:32" VARIABLE="select_ln32_11" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_54_fu_1724_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_54" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_50_fu_1732_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_50" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_51_fu_1738_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_51" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_52_fu_1744_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_52" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_19_fu_1750_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_19" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_53_fu_1756_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_53" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_54_fu_1762_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_54" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="crc_V_53_fu_1768_p2" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_53" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_55_fu_1774_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_55" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_21_fu_1780_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_21" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_56_fu_1786_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_56" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_57_fu_1792_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_57" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="crc_V_52_fu_1798_p2" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_52" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_13_fu_1804_p3" SOURCE="codes/crc.cpp:32" VARIABLE="select_ln32_13" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_51_fu_1812_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_51" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_58_fu_1820_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_58" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_15_fu_1826_p3" SOURCE="codes/crc.cpp:32" VARIABLE="select_ln32_15" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_50_fu_1834_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_50" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_17_fu_1842_p3" SOURCE="codes/crc.cpp:32" VARIABLE="select_ln32_17" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_49_fu_1850_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_49" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_19_fu_1858_p3" SOURCE="codes/crc.cpp:32" VARIABLE="select_ln32_19" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_48_fu_1866_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_48" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_59_fu_1874_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_59" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_60_fu_1880_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_60" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_23_fu_1886_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_23" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_61_fu_1892_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_61" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_62_fu_1898_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_62" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="crc_V_47_fu_1904_p2" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_47" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_63_fu_1910_p2" SOURCE="codes/crc.cpp:32" VARIABLE="or_ln32_63" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_8_fu_1916_p2" SOURCE="codes/crc.cpp:32" VARIABLE="and_ln32_8" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_21_fu_1922_p3" SOURCE="codes/crc.cpp:32" VARIABLE="select_ln32_21" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_46_fu_1930_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_46" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_23_fu_1938_p3" SOURCE="codes/crc.cpp:32" VARIABLE="select_ln32_23" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_24_fu_1946_p3" SOURCE="codes/crc.cpp:32" VARIABLE="select_ln32_24" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_25_fu_1954_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_25" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="crc_V_45_fu_1960_p2" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_45" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_26_fu_1966_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_26" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_10_fu_1972_p2" SOURCE="codes/crc.cpp:32" VARIABLE="and_ln32_10" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_44_fu_1978_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_44" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_27_fu_1986_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_27" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_11_fu_1992_p2" SOURCE="codes/crc.cpp:32" VARIABLE="and_ln32_11" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_43_fu_1998_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_43" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_28_fu_2006_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_28" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_12_fu_2012_p2" SOURCE="codes/crc.cpp:32" VARIABLE="and_ln32_12" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_42_fu_2018_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_42" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_29_fu_2026_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_29" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_13_fu_2032_p2" SOURCE="codes/crc.cpp:32" VARIABLE="and_ln32_13" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_41_fu_2038_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_41" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_30_fu_2046_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_30" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_14_fu_2052_p2" SOURCE="codes/crc.cpp:32" VARIABLE="and_ln32_14" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="crc_V_40_fu_2058_p3" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_40" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_31_fu_2066_p2" SOURCE="codes/crc.cpp:32" VARIABLE="xor_ln32_31" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="crc_V_39_fu_2072_p2" SOURCE="codes/crc.cpp:32" VARIABLE="crc_V_39" MODULE="crc24a_Pipeline_VITIS_LOOP_27_3" LOOP="VITIS_LOOP_27_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln39_fu_344_p2" SOURCE="codes/crc.cpp:39" VARIABLE="icmp_ln39" MODULE="crc24a_Pipeline_VITIS_LOOP_39_5" LOOP="VITIS_LOOP_39_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_350_p2" SOURCE="codes/crc.cpp:40" VARIABLE="add_ln40" MODULE="crc24a_Pipeline_VITIS_LOOP_39_5" LOOP="VITIS_LOOP_39_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_325_1_1_1_U101" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="tmp" MODULE="crc24a_Pipeline_VITIS_LOOP_39_5" LOOP="VITIS_LOOP_39_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln46_fu_329_p2" SOURCE="codes/crc.cpp:46" VARIABLE="icmp_ln46" MODULE="crc24a_Pipeline_VITIS_LOOP_46_6" LOOP="VITIS_LOOP_46_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_335_p2" SOURCE="codes/crc.cpp:46" VARIABLE="add_ln46" MODULE="crc24a_Pipeline_VITIS_LOOP_46_6" LOOP="VITIS_LOOP_46_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_346_p2" SOURCE="codes/crc.cpp:48" VARIABLE="add_ln48" MODULE="crc24a_Pipeline_VITIS_LOOP_46_6" LOOP="VITIS_LOOP_46_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_1_fu_360_p33" SOURCE="codes/crc.cpp:48" VARIABLE="select_ln48" MODULE="crc24a_Pipeline_VITIS_LOOP_46_6" LOOP="VITIS_LOOP_46_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_325_1_1_1_U137" SOURCE="codes/crc.cpp:48" VARIABLE="tmp_1" MODULE="crc24a_Pipeline_VITIS_LOOP_46_6" LOOP="VITIS_LOOP_46_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_fu_129_p2" SOURCE="codes/crc.cpp:54" VARIABLE="icmp_ln54" MODULE="crc24a_Pipeline_VITIS_LOOP_54_7" LOOP="VITIS_LOOP_54_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_135_p2" SOURCE="codes/crc.cpp:54" VARIABLE="add_ln54" MODULE="crc24a_Pipeline_VITIS_LOOP_54_7" LOOP="VITIS_LOOP_54_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln56_fu_172_p2" SOURCE="codes/crc.cpp:56" VARIABLE="icmp_ln56" MODULE="crc24a_Pipeline_VITIS_LOOP_54_7" LOOP="VITIS_LOOP_54_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="o1_V_1_fu_242_p3" SOURCE="codes/crc.cpp:56" VARIABLE="o1_V_1" MODULE="crc24a_Pipeline_VITIS_LOOP_54_7" LOOP="VITIS_LOOP_54_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="o2_V_1_fu_250_p3" SOURCE="codes/crc.cpp:56" VARIABLE="o2_V_1" MODULE="crc24a_Pipeline_VITIS_LOOP_54_7" LOOP="VITIS_LOOP_54_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_fu_258_p2" SOURCE="codes/crc.cpp:59" VARIABLE="or_ln59" MODULE="crc24a_Pipeline_VITIS_LOOP_54_7" LOOP="VITIS_LOOP_54_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="o3_V_1_fu_264_p3" SOURCE="codes/crc.cpp:59" VARIABLE="o3_V_1" MODULE="crc24a_Pipeline_VITIS_LOOP_54_7" LOOP="VITIS_LOOP_54_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="o4_V_1_fu_272_p3" SOURCE="codes/crc.cpp:59" VARIABLE="o4_V_1" MODULE="crc24a_Pipeline_VITIS_LOOP_54_7" LOOP="VITIS_LOOP_54_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp_V_U" SOURCE="codes/crc.cpp:44" VARIABLE="temp_V" MODULE="crc24a" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln39_fu_813_p2" SOURCE="codes/crc.cpp:39" VARIABLE="and_ln39" MODULE="crc24a" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
