C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/HW3/add1.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:\Users\andy-\OneDrive\School\EELE468\Github\SoC-FPGA\HW3\add1.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity add1
-- Compiling architecture add1_arch of add1

} {} {}}
