Warning: Design 'dti_riscv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 1000
        -max_paths 1000
        -sort_by slack
Design : dti_riscv
Version: Q-2019.12-SP4
Date   : Tue Dec 24 16:56:02 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slowg   Library: dti_stdcell_ssg_0p81v_neg40c
Wire Load Model Mode: top

  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[97][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[97][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[97][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[92][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[92][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[92][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[87][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[87][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[87][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[82][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[82][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[82][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[77][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[77][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[77][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[72][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[72][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[72][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[67][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[67][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[67][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[62][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[62][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[62][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[57][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[57][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[57][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[52][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[52][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[52][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[47][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[47][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[47][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[42][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[42][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[42][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[37][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[37][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[37][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[32][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[32][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[32][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[27][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[27][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[27][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[22][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[22][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[22][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[17][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[17][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[17][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[12][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[12][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[12][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[7][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[7][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[7][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[2][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[2][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[2][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[95][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[95][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[95][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[80][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[80][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[80][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[65][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[65][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[65][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[50][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[50][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[50][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[35][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[35][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[35][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[20][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[20][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[20][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[5][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[5][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[5][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[91][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[91][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[91][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[40][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[40][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[40][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[38][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[38][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[38][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[36][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[36][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[36][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[35][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[35][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[35][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[34][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[34][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[34][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[33][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[33][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[33][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[31][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[31][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[31][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[30][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[30][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[30][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[29][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[29][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[29][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[28][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[28][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[28][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[26][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[26][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[26][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[25][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[25][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[25][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[24][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[24][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[24][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[23][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[23][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[23][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[21][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[21][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[21][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[20][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[20][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[20][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[19][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[19][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[19][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[18][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[18][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[18][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[16][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[16][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[16][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[15][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[15][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[15][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[11][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[11][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[11][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[10][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[10][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[10][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[8][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[8][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[8][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[92][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[92][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[92][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[91][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[91][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[91][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[40][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[40][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[40][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[38][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[38][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[38][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[37][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[37][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[37][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[36][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[36][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[36][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[34][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[34][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[34][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[33][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[33][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[33][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[32][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[32][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[32][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[31][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[31][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[31][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[30][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[30][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[30][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[29][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[29][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[29][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[28][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[28][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[28][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[27][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[27][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[27][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[26][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[26][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[26][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[25][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[25][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[25][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[24][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[24][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[24][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[23][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[23][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[23][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[22][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[22][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[22][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[21][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[21][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[21][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[19][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[19][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[19][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[18][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[18][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[18][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[17][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[17][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[17][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[16][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[16][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[16][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[15][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[15][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[15][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[12][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[12][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[12][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[11][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[11][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[11][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[10][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[10][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[10][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[8][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[8][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[8][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[7][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[7][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[7][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[93][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[93][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[93][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[90][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[90][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[90][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[89][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[89][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[89][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[88][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[88][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[88][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[86][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[86][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[86][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[85][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[85][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[85][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[84][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[84][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[84][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[83][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[83][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[83][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[81][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[81][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[81][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[80][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[80][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[80][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[79][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[79][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[79][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[78][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[78][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[78][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[76][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[76][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[76][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[73][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[73][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[73][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[71][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[71][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[71][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[70][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[70][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[70][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[69][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[69][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[69][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[46][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[46][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[46][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[45][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[45][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[45][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[44][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[44][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[44][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[41][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[41][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[41][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[39][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[39][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[39][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[9][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[9][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[9][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[93][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[93][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[93][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[90][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[90][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[90][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[89][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[89][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[89][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[88][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[88][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[88][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[87][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[87][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[87][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[86][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[86][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[86][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[85][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[85][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[85][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[84][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[84][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[84][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[83][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[83][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[83][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[82][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[82][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[82][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[81][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[81][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[81][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[79][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[79][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[79][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[78][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[78][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[78][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[77][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[77][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[77][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[76][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[76][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[76][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[73][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[73][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[73][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[72][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[72][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[72][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[71][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[71][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[71][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[70][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[70][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[70][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[69][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[69][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[69][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[47][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[47][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[47][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[46][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[46][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[46][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[45][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[45][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[45][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[44][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[44][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[44][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[41][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[41][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[41][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[39][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[39][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[39][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[9][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[9][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[9][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[43][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[43][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[43][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[75][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[75][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[75][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[75][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[75][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[75][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[43][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[43][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[43][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[74][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[74][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[74][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[74][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[74][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[74][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[42][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[42][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[42][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[99][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[99][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[99][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[98][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[98][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[98][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[96][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[96][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[96][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[95][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[95][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[95][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[94][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[94][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[94][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[65][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[65][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[65][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[64][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[64][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[64][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[61][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[61][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[61][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[60][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[60][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[60][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[59][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[59][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[59][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[58][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[58][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[58][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[56][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[56][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[56][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[55][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[55][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[55][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[54][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[54][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[54][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[53][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[53][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[53][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[51][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[51][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[51][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[50][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[50][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[50][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[49][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[49][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[49][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[48][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[48][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[48][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[14][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[14][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[14][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[13][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[13][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[13][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[1][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[1][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[1][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[0][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[0][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[0][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[99][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[99][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[99][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[98][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[98][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[98][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[97][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[97][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[97][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[96][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[96][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[96][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[94][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[94][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[94][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[64][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[64][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[64][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[61][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[61][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[61][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[60][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[60][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[60][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[59][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[59][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[59][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[58][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[58][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[58][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[57][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[57][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[57][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[56][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[56][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[56][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[55][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[55][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[55][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[54][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[54][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[54][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[53][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[53][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[53][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[52][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[52][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[52][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[51][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[51][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[51][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[49][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[49][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[49][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[48][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[48][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[48][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[14][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[14][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[14][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[13][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[13][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[13][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[1][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[1][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[0][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[0][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[63][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[63][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[63][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[63][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[63][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[63][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[62][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[62][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[62][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[66][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2339/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[66][31]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[66][31]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[66][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[66][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[66][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1582/Z (dti_28hc_7t_30_nor2i1x1)                    0.43194    0.61677 r
  imem/instruction_memory_reg[2][6]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61677 r
  data arrival time                                               0.61677

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[2][6]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15315    0.64685
  data required time                                              0.64685
  --------------------------------------------------------------------------
  data required time                                              0.64685
  data arrival time                                              -0.61677
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03008
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03008


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[98][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[98][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[98][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[97][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[97][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[97][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[96][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[96][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[96][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[96][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[96][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[96][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[93][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[93][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[93][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[92][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[92][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[92][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[91][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[91][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[91][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[91][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[91][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[91][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[88][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[88][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[88][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[87][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[87][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[87][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[86][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[86][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[86][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[86][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[86][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[86][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[83][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[83][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[83][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[82][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[82][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[82][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[81][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[81][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[81][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[81][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[81][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[81][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[78][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[78][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[78][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[77][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[77][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[77][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[76][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[76][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[76][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[76][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[76][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[76][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[73][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[73][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[73][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[72][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[72][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[72][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[71][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[71][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[71][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[71][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[71][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[71][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[68][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[68][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[68][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[67][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[67][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[67][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[66][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[66][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[66][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[66][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[66][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[66][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[63][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[63][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[63][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[62][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[62][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[62][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[61][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[61][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[61][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[61][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[61][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[61][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[58][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[58][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[58][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[57][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[57][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[57][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[56][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[56][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[56][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[56][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[56][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[56][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[53][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[53][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[53][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[52][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[52][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[52][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[51][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[51][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[51][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[51][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[51][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[51][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[48][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[48][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[48][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[47][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[47][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[47][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[46][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[46][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[46][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[46][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[46][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[46][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[43][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[43][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[43][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[42][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[42][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[42][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[41][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[41][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[41][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[41][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[41][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[41][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[38][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[38][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[38][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[37][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[37][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[37][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[36][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[36][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[36][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[36][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[36][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[36][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[33][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[33][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[33][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[32][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[32][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[32][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[31][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[31][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[31][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[31][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[31][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[31][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[28][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[28][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[28][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[27][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[27][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[27][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[26][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[26][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[26][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[26][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[26][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[26][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[23][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[23][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[23][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[22][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[22][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[22][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[21][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[21][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[21][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[21][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[21][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[21][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[18][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[18][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[18][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[17][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[17][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[17][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[16][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[16][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[16][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[16][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[16][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[16][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[13][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[13][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[13][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[12][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[12][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[12][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[11][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[11][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[11][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[11][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[11][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[11][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[8][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[8][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[8][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[7][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[7][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[7][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[6][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[6][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[6][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[6][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[6][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[6][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[3][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[3][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[3][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[2][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[2][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[2][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[1][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[1][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[1][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[1][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[1][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[1][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[40][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[40][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[40][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[40][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[40][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[40][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[40][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[40][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[40][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[40][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[40][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[40][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[35][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[35][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[35][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[35][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[35][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[35][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[35][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[35][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[35][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[35][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[35][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[35][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[34][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[34][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[34][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[34][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[34][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[34][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[34][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[34][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[34][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[34][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[34][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[34][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[33][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[33][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[33][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[33][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[33][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[33][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[33][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[33][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[33][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[30][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[30][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[30][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[30][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[30][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[30][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[30][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[30][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[30][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[30][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[30][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[30][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[29][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[29][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[29][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[29][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[29][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[29][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[29][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[29][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[29][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[29][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[29][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[29][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[28][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[28][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[28][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[28][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[28][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[28][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[28][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[28][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[28][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[27][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[27][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[27][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[27][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[27][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[27][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[27][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[27][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[27][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[26][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[26][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[26][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[26][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[26][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[26][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[25][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[25][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[25][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[25][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[25][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[25][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[25][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[25][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[25][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[25][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[25][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[25][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[24][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[24][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[24][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[24][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[24][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[24][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[24][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[24][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[24][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[24][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[24][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[24][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[23][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[23][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[23][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[23][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[23][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[23][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[23][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[23][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[23][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[18][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[18][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[18][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[18][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[18][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[18][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[12][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[12][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[12][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[12][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[12][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[12][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[12][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[12][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[12][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[92][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[92][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[92][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[91][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[91][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[91][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[40][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[40][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[40][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[38][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[38][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[38][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[37][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[37][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[37][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[36][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[36][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[36][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[35][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[35][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[35][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[34][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[34][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[34][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[33][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[33][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[33][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[32][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[32][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[32][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[31][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[31][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[31][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[30][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[30][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[30][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[29][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[29][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[29][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[28][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[28][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[28][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[27][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[27][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[27][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[26][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[26][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[26][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[25][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[25][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[25][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[24][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[24][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[24][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[23][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[23][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[23][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[22][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[22][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[22][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[21][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[21][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[21][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[20][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[20][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[20][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[19][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[19][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[19][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[18][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[18][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[18][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[17][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[17][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[17][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[16][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[16][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[16][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[15][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[15][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[15][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[12][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[12][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[12][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[11][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[11][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[11][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[10][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[10][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[10][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[8][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[8][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[8][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[7][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[7][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[7][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[93][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[93][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[93][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[93][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[93][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[93][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[93][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[93][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[93][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[93][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[93][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[93][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[90][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[90][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[90][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[89][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[89][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[89][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[88][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[88][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[88][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[88][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[88][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[88][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[88][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[88][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[88][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[87][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[87][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[87][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[86][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[86][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[86][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[85][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[85][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[85][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[84][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[84][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[84][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[83][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[83][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[83][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[82][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[82][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[82][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[82][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[82][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[82][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[82][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[82][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[82][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[82][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[82][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[82][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[81][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[81][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[81][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[81][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[81][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[81][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[81][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[81][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[81][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[80][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[80][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[80][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[80][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[80][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[80][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[80][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[80][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[80][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[80][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[80][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[80][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[80][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[80][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[80][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[79][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[79][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[79][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[79][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[79][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[79][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[79][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[79][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[79][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[79][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[79][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[79][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[79][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[79][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[79][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[78][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[78][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[78][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[78][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[78][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[78][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[78][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[78][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[78][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[78][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[78][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[78][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[77][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[77][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[77][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[77][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[77][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[77][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[77][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[77][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[77][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[77][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[77][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[77][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[76][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[76][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[76][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[76][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[76][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[76][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[76][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[76][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[76][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[73][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[73][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[73][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[72][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[72][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[72][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[72][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[72][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[72][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[72][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[72][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[72][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[72][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[72][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[72][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[71][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[71][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[71][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[71][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[71][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[71][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[71][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[71][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[71][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[70][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[70][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[70][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[69][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[69][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[69][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[69][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[69][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[69][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[69][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[69][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[69][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[69][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[69][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[69][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[69][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[69][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[69][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[47][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[47][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[47][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[46][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[46][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[46][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[45][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[45][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[45][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[44][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[44][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[44][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[41][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[41][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[41][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[39][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[39][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[39][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[9][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[9][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[9][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[75][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[75][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[75][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[43][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[43][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[43][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[42][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[42][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[42][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[74][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[74][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[74][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[74][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[74][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[74][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[74][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[74][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[74][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[74][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[74][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[74][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[74][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[74][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[74][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[42][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[42][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[42][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[42][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[42][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[42][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[42][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[42][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[42][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[97][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[97][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[97][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[97][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[97][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[97][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[97][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[97][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[97][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[96][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[96][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[96][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[96][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[96][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[96][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[95][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[95][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[95][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[95][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[95][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[95][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[95][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[95][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[95][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[95][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[95][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[95][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[94][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[94][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[94][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[94][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[94][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[94][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[61][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[61][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[61][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[61][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[61][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[61][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[59][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[59][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[59][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[59][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[59][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[59][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[59][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[59][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[59][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[59][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[59][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[59][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[58][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[58][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[58][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[58][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[58][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[58][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[58][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[58][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[58][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[57][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[57][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[57][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[57][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[57][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[57][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[57][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[57][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[57][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[56][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[56][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[56][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[56][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[56][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[56][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[55][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[55][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[55][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[55][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[55][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[55][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[55][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[55][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[55][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[55][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[55][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[55][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[49][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[49][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[49][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[49][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[49][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[49][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[49][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[49][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[49][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[49][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[49][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[49][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[48][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[48][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[48][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[48][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[48][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[48][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[48][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[48][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[48][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[14][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[14][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[14][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[14][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[14][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[14][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[14][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[14][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[14][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[14][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[14][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[14][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[13][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[13][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[13][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[13][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[13][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[13][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[13][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[13][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[13][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[1][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[1][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[1][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[1][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[1][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[1][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[99][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[99][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[99][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[98][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[98][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[98][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[97][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[97][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[97][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[96][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[96][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[96][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[95][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[95][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[95][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[94][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[94][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[94][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[65][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[65][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[65][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[64][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[64][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[64][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[61][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[61][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[61][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[60][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[60][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[60][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[59][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[59][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[59][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[58][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[58][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[58][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[57][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[57][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[57][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[56][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[56][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[56][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[55][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[55][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[55][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[54][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[54][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[54][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[53][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[53][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[53][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[52][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[52][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[52][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[51][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[51][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[51][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[50][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[50][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[50][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[49][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[49][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[49][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[48][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[48][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[48][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[14][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[14][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[14][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[13][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[13][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[13][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[1][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[1][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[1][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[0][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[0][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[0][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[63][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[63][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[63][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[62][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[62][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[62][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[62][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[62][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[62][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[62][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[62][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[62][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[62][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[62][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[62][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[92][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[92][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[92][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[92][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[92][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[92][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[92][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[92][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[92][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[91][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[91][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[91][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[91][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[91][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[91][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[38][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[38][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[38][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[38][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[38][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[38][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[38][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[38][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[38][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[37][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[37][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[37][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[37][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[37][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[37][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[37][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[37][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[37][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[36][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[36][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[36][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[36][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[36][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[36][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[32][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[32][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[32][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[32][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[32][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[32][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[32][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[32][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[32][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[31][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[31][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[31][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[31][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[31][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[31][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[22][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[22][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[22][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[22][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[22][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[22][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[22][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[22][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[22][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[21][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[21][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[21][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[21][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[21][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[21][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[20][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[20][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[20][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[20][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[20][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[20][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[20][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[20][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[20][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[20][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[20][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[20][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[19][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[19][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[19][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[19][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[19][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[19][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[19][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[19][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[19][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[19][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[19][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[19][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[18][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[18][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[18][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[17][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[17][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[17][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[17][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[17][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[17][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[17][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[17][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[17][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[16][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[16][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[16][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[16][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[16][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[16][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[15][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[15][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[15][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[15][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[15][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[15][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[15][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[15][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[15][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[15][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[15][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[15][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[11][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[11][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[11][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[11][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[11][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[11][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[10][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[10][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[10][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[10][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[10][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[10][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[10][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[10][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[10][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[10][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[10][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[10][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[8][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[8][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[8][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[8][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[8][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[8][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[8][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[8][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[8][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[7][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[7][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[7][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[7][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[7][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[7][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[7][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[7][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[7][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[90][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[90][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[90][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[90][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[90][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[90][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[90][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[90][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[90][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[90][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[90][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[90][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[89][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[89][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[89][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[89][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[89][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[89][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[89][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[89][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[89][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[89][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[89][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[89][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[88][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[88][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[88][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[87][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[87][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[87][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[87][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[87][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[87][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[87][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[87][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[87][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[86][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[86][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[86][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[86][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[86][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[86][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[85][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[85][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[85][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[85][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[85][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[85][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[85][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[85][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[85][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[85][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[85][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[85][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[84][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[84][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[84][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[84][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[84][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[84][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[84][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[84][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[84][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[84][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[84][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[84][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[83][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[83][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[83][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[83][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[83][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[83][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[83][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[83][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[83][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[75][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[75][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[75][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[75][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[75][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[75][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[75][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[75][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[75][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[75][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[75][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[75][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[73][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[73][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[73][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[73][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[73][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[73][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[73][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[73][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[73][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[70][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[70][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[70][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[70][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[70][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[70][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[70][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[70][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[70][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[70][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[70][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[70][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[66][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[66][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[66][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[47][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[47][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[47][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[47][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[47][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[47][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[47][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[47][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[47][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[46][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[46][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[46][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[46][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[46][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[46][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[45][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[45][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[45][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[45][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[45][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[45][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[45][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[45][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[45][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[45][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[45][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[45][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[44][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[44][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[44][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[44][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[44][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[44][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[44][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[44][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[44][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[44][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[44][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[44][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[43][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[43][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[43][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[41][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[41][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[41][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[41][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[41][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[41][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[39][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[39][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[39][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[39][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[39][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[39][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[39][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[39][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[39][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[39][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[39][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[39][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[9][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[9][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[9][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[9][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[9][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[9][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[9][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[9][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[9][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[9][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[9][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[9][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[2][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1567/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[2][21]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[2][21]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[43][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[43][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[43][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[43][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[43][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[43][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[99][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[99][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[99][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[99][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[99][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[99][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[99][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[99][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[99][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[99][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[99][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[99][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[98][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[98][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[98][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[98][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[98][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[98][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[98][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[98][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[98][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[94][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[94][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[94][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[94][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[94][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[94][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[65][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[65][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[65][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[65][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[65][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[65][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[65][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[65][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[65][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[65][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[65][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[65][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[64][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[64][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[64][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[64][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[64][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[64][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[64][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[64][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[64][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[64][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[64][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[64][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[60][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[60][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[60][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[60][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[60][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[60][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[60][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[60][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[60][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[60][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[60][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[60][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[54][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[54][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[54][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[54][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[54][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[54][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[54][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[54][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[54][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[54][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[54][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[54][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[53][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[53][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[53][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[53][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[53][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[53][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[53][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[53][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[53][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[52][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[52][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[52][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[52][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[52][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[52][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[52][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[52][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[52][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[51][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[51][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[51][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[51][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[51][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[51][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[50][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[50][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[50][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[50][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[50][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[50][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[50][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[50][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[50][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[50][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[50][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[50][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[0][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[0][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[0][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[0][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1566/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[0][22]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[0][22]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[0][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[0][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[0][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[0][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[0][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[63][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2345/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[63][25]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[63][25]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[63][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1572/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[63][16]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[63][16]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[63][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1578/Z (dti_28hc_7t_30_nor2i1x1)                    0.43152    0.61635 r
  imem/instruction_memory_reg[63][10]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61635 r
  data arrival time                                               0.61635

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[63][10]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15311    0.64689
  data required time                                              0.64689
  --------------------------------------------------------------------------
  data required time                                              0.64689
  data arrival time                                              -0.61635
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03054
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03054


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[60][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[60][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[60][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[59][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[59][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[59][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[59][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[59][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[59][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[55][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[55][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[55][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[54][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[54][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[54][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[54][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[54][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[54][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[50][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[50][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[50][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[49][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[49][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[49][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[49][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[49][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[49][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[45][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[45][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[45][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[44][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[44][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[44][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[44][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[44][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[44][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[40][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[40][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[40][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[39][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[39][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[39][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[39][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[39][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[39][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[35][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[35][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[35][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[34][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[34][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[34][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[34][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[34][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[34][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[30][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[30][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[30][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[29][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[29][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[29][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[29][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[29][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[29][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[25][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[25][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[25][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[24][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[24][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[24][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[24][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[24][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[24][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[20][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[20][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[20][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[19][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[19][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[19][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[19][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[19][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[19][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[15][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[15][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[15][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[14][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[14][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[14][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[14][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[14][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[14][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[10][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[10][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[10][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[9][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[9][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[9][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[9][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[9][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[9][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[5][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[5][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[5][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[4][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[4][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[4][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[4][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[4][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[4][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[0][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[0][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[0][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[52][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[52][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[52][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[48][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[48][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[48][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[47][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[47][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[47][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[37][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[37][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[37][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[33][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[33][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[33][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[32][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[32][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[32][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[22][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[22][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[22][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[18][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[18][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[18][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[17][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[17][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[17][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[7][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[7][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[7][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[3][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[3][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[2][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[0][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[40][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[40][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[40][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[40][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[40][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[40][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[35][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[35][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[35][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[35][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[35][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[35][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[34][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[34][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[34][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[33][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[33][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[33][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[33][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[33][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[33][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[33][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[33][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[33][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[30][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[30][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[30][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[30][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[30][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[30][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[29][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[29][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[29][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[28][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[28][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[28][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[28][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[28][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[28][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[28][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[28][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[28][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[27][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[27][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[27][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[27][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[27][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[27][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[27][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[27][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[27][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[26][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[26][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[26][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[26][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[26][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[26][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[26][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[26][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[26][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[25][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[25][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[25][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[25][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[25][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[25][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[24][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[24][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[24][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[23][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[23][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[23][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[23][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[23][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[23][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[23][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[23][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[23][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[18][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[18][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[18][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[18][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[18][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[18][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[18][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[18][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[18][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[12][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[12][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[12][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[12][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[12][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[12][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[12][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[12][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[12][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[40][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[40][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[40][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[40][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[40][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[40][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[40][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[40][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[40][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[35][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[35][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[35][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[35][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[35][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[35][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[35][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[35][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[35][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[34][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[34][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[34][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[34][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[34][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[34][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[34][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[34][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[34][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[33][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[33][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[33][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[33][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[33][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[33][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[30][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[30][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[30][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[30][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[30][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[30][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[30][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[30][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[30][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[29][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[29][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[29][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[29][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[29][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[29][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[29][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[29][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[29][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[28][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[28][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[28][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[28][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[28][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[28][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[28][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[28][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[28][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[27][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[27][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[27][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[27][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[27][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[27][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[27][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[27][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[27][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[26][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[26][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[26][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[26][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[26][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[26][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[26][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[26][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[26][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[25][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[25][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[25][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[25][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[25][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[25][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[25][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[25][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[25][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[24][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[24][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[24][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[24][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[24][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[24][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[24][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[24][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[24][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[23][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[23][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[23][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[23][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[23][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[23][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[23][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[23][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[23][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[12][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[12][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[12][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[12][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[12][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[12][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[12][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[12][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[12][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[42][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[42][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[42][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[42][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[42][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[42][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[42][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[42][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[42][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[42][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[42][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[42][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[42][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[42][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[42][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[42][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[42][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[42][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[59][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[59][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[59][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[58][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[58][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[58][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[58][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[58][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[58][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[58][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[58][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[58][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[57][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[57][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[57][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[57][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[57][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[57][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[57][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[57][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[57][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[56][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[56][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[56][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[56][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[56][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[56][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[56][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[56][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[56][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[55][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[55][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[55][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[55][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[55][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[55][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[49][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[49][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[49][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[48][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[48][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[48][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[48][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[48][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[48][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[48][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[48][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[48][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[14][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[14][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[14][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[13][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[13][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[13][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[13][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[13][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[13][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[13][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[13][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[13][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[1][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[1][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[1][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[1][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[1][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[1][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[1][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[1][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[1][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[59][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[59][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[59][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[59][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[59][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[59][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[59][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[59][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[59][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[58][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[58][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[58][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[58][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[58][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[58][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[58][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[58][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[58][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[57][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[57][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[57][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[57][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[57][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[57][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[56][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[56][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[56][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[56][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[56][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[56][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[56][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[56][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[56][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[55][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[55][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[55][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[55][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[55][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[55][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[55][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[55][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[55][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[49][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[49][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[49][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[49][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[49][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[49][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[49][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[49][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[49][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[48][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[48][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[48][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[48][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[48][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[48][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[14][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[14][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[14][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[14][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[14][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[14][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[14][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[14][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[14][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[13][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[13][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[13][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[13][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[13][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[13][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[13][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[13][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[13][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[1][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[1][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[1][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[1][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[1][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[1][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[57][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[57][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[57][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[38][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[38][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[38][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[38][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[38][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[38][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[38][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[38][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[38][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[37][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[37][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[37][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[37][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[37][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[37][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[37][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[37][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[37][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[36][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[36][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[36][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[36][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[36][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[36][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[36][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[36][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[36][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[32][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[32][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[32][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[32][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[32][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[32][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[32][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[32][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[32][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[31][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[31][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[31][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[31][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[31][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[31][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[31][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[31][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[31][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[22][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[22][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[22][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[22][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[22][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[22][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[22][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[22][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[22][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[21][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[21][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[21][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[21][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[21][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[21][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[21][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[21][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[21][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[20][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[20][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[20][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[20][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[20][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[20][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[19][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[19][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[19][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[17][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[17][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[17][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[17][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[17][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[17][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[17][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[17][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[17][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[16][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[16][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[16][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[16][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[16][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[16][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[16][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[16][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[16][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[15][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[15][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[15][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[15][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[15][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[15][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[11][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[11][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[11][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[11][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[11][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[11][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[11][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[11][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[11][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[10][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[10][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[10][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[10][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[10][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[10][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[8][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[8][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[8][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[8][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[8][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[8][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[8][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[8][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[8][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[7][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[7][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[7][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[7][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[7][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[7][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[7][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[7][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[7][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[38][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[38][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[38][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[38][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[38][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[38][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[38][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[38][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[38][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[37][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[37][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[37][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[37][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[37][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[37][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[36][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[36][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[36][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[36][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[36][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[36][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[36][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[36][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[36][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[32][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[32][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[32][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[32][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[32][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[32][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[31][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[31][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[31][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[31][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[31][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[31][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[31][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[31][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[31][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[22][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[22][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[22][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[22][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[22][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[22][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[21][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[21][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[21][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[21][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[21][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[21][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[21][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[21][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[21][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[20][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[20][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[20][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[20][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[20][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[20][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[20][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[20][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[20][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[19][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[19][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[19][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[19][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[19][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[19][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[19][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[19][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[19][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[18][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[18][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[18][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[18][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[18][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[18][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[17][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[17][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[17][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[17][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[17][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[17][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[16][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[16][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[16][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[16][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[16][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[16][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[16][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[16][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[16][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[15][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[15][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[15][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[15][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[15][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[15][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[15][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[15][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[15][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[11][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[11][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[11][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[11][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[11][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[11][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[11][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[11][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[11][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[10][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[10][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[10][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[10][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[10][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[10][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[10][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[10][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[10][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[8][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[8][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[8][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[8][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[8][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[8][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[8][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[8][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[8][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[7][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[7][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[7][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[7][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[7][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[7][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[47][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[47][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[47][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[47][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[47][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[47][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[47][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[47][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[47][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[46][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[46][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[46][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[46][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[46][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[46][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[46][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[46][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[46][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[45][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[45][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[45][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[45][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[45][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[45][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[44][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[44][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[44][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[43][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[43][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[43][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[43][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[43][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[43][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[43][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[43][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[43][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[41][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[41][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[41][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[41][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[41][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[41][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[41][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[41][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[41][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[39][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[39][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[39][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[9][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[9][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[9][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[47][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[47][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[47][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[47][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[47][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[47][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[46][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[46][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[46][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[46][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[46][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[46][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[46][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[46][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[46][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[45][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[45][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[45][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[45][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[45][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[45][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[45][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[45][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[45][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[44][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[44][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[44][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[44][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[44][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[44][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[44][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[44][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[44][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[41][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[41][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[41][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[41][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[41][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[41][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[41][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[41][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[41][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[39][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[39][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[39][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[39][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[39][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[39][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[39][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[39][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[39][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[9][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[9][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[9][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[9][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[9][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[9][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[9][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[9][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[9][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[43][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[43][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[43][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[43][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[43][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[43][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[43][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[43][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[43][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[60][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[60][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[60][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[54][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[54][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[54][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[53][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[53][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[53][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[53][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[53][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[53][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[53][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[53][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[53][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[52][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[52][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[52][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[52][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[52][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[52][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[52][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[52][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[52][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[51][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[51][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[51][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[51][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1569/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[51][19]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[51][19]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[51][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[51][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[51][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[50][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[50][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[50][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[50][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[50][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[50][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[0][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U2342/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[0][28]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[0][28]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1575/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[0][13]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[0][13]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[60][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[60][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[60][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[60][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[60][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[60][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[60][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[60][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[60][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[54][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[54][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[54][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[54][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[54][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[54][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[54][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[54][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[54][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[53][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[53][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[53][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[53][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[53][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[53][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[53][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[53][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[53][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[52][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[52][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[52][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[52][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[52][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[52][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[51][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[51][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[51][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[51][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[51][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[51][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[51][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[51][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[51][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[50][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[50][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[50][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[50][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[50][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[50][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[50][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1588/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[50][0]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[50][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1581/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[0][7]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[0][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


  Startpoint: dti_boost_inst/rx_boost_inst_wr_req_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imem/instruction_memory_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  dti_boost_inst/rx_boost_inst_wr_req_reg/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000 #  0.00000 r
  dti_boost_inst/rx_boost_inst_wr_req_reg/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.09136    0.09136 r
  U2400/Z (dti_28hc_7t_30_nand2px1)                    0.09347    0.18482 f
  U1583/Z (dti_28hc_7t_30_nor2i1x1)                    0.43111    0.61593 r
  imem/instruction_memory_reg[0][5]/D (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.61593 r
  data arrival time                                               0.61593

  clock clk (rise edge)                                1.00000    1.00000
  clock network delay (ideal)                          0.00000    1.00000
  clock uncertainty                                   -0.20000    0.80000
  imem/instruction_memory_reg[0][5]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.80000 r
  library setup time                                  -0.15306    0.64694
  data required time                                              0.64694
  --------------------------------------------------------------------------
  data required time                                              0.64694
  data arrival time                                              -0.61593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.03101
  --------------------------------------------------------------------------
  normalization delay                                             1.00000
  normalized slack                                                0.03101


1
