

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Wed Oct  5 22:50:35 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.140 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    22878|    23444|  0.412 ms|  0.422 ms|  22879|  23445|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_690_1   |    22656|    22656|       354|          -|          -|    64|        no|
        | + VITIS_LOOP_692_2  |      352|      352|        22|          -|          -|    16|        no|
        |- VITIS_LOOP_698_3   |      128|      128|         2|          -|          -|    64|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 27 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 25 
22 --> 23 
23 --> 24 
24 --> 3 
25 --> 26 
26 --> 24 
27 --> 28 29 
28 --> 27 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 31 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln643 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [detector_solid/abs_solid_detector.cpp:643]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln643 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0" [detector_solid/abs_solid_detector.cpp:643]   --->   Operation 33 'specinterface' 'specinterface_ln643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_18, i32 0, i32 0, void @empty_17, i32 64, i32 0, void @empty_16, void @empty_15, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_1, i32 0, i32 0, void @empty_17, i32 1, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %errorInTask"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_1, i32 0, i32 0, void @empty_17, i32 1, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i288 %outcomeInRam"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputAOV, void @empty, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_2, void @empty_19, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_20, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputAOV, void @empty_10, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_20, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %readyForData"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %readyForData, void @empty, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %readyForData, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %copyInputAOV"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %copyInputAOV, void @empty, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_2, void @empty_22, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %copyInputAOV, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trainedRegions, void @empty, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_2, void @empty_11, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trainedRegions, void @empty_1, i32 0, i32 0, void @empty_17, i32 1, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %trainedRegions, i64 666, i64 207, i64 1"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %trainedRegions"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_1, i32 0, i32 0, void @empty_17, i32 1, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %n_regions_in, i64 666, i64 207, i64 1"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n_regions_in"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_2, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 61 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%inputAOV_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %inputAOV" [detector_solid/abs_solid_detector.cpp:643]   --->   Operation 62 'read' 'inputAOV_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln690 = store i7 0, i7 %i" [detector_solid/abs_solid_detector.cpp:690]   --->   Operation 63 'store' 'store_ln690' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln690 = br void %VITIS_LOOP_692_2" [detector_solid/abs_solid_detector.cpp:690]   --->   Operation 64 'br' 'br_ln690' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i" [detector_solid/abs_solid_detector.cpp:690]   --->   Operation 65 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln690 = trunc i7 %i_3" [detector_solid/abs_solid_detector.cpp:690]   --->   Operation 66 'trunc' 'trunc_ln690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.48ns)   --->   "%icmp_ln690 = icmp_eq  i7 %i_3, i7 64" [detector_solid/abs_solid_detector.cpp:690]   --->   Operation 67 'icmp' 'icmp_ln690' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.87ns)   --->   "%add_ln690 = add i7 %i_3, i7 1" [detector_solid/abs_solid_detector.cpp:690]   --->   Operation 69 'add' 'add_ln690' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln690 = br i1 %icmp_ln690, void %VITIS_LOOP_692_2.split, void %for.inc23.preheader" [detector_solid/abs_solid_detector.cpp:690]   --->   Operation 70 'br' 'br_ln690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln690 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [detector_solid/abs_solid_detector.cpp:690]   --->   Operation 71 'specloopname' 'specloopname_ln690' <Predicate = (!icmp_ln690)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i6.i11, i6 %trunc_ln690, i11 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 72 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln690)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln694 = zext i17 %shl_ln" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 73 'zext' 'zext_ln694' <Predicate = (!icmp_ln690)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln694_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %trunc_ln690, i9 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 74 'bitconcatenate' 'shl_ln694_1' <Predicate = (!icmp_ln690)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln694_1 = zext i15 %shl_ln694_1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 75 'zext' 'zext_ln694_1' <Predicate = (!icmp_ln690)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.10ns)   --->   "%sub_ln694 = sub i18 %zext_ln694, i18 %zext_ln694_1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 76 'sub' 'sub_ln694' <Predicate = (!icmp_ln690)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.58ns)   --->   "%br_ln692 = br void %for.inc" [detector_solid/abs_solid_detector.cpp:692]   --->   Operation 77 'br' 'br_ln692' <Predicate = (!icmp_ln690)> <Delay = 1.58>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 78 'alloca' 'i_2' <Predicate = (icmp_ln690)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln698 = store i7 0, i7 %i_2" [detector_solid/abs_solid_detector.cpp:698]   --->   Operation 79 'store' 'store_ln698' <Predicate = (icmp_ln690)> <Delay = 1.58>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln698 = br void %for.inc23" [detector_solid/abs_solid_detector.cpp:698]   --->   Operation 80 'br' 'br_ln698' <Predicate = (icmp_ln690)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%j = phi i5 %add_ln692, void %arrayidx102.2.755.exit, i5 0, void %VITIS_LOOP_692_2.split" [detector_solid/abs_solid_detector.cpp:692]   --->   Operation 81 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln692 = trunc i5 %j" [detector_solid/abs_solid_detector.cpp:692]   --->   Operation 82 'trunc' 'trunc_ln692' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.36ns)   --->   "%icmp_ln692 = icmp_eq  i5 %j, i5 16" [detector_solid/abs_solid_detector.cpp:692]   --->   Operation 83 'icmp' 'icmp_ln692' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln692 = add i5 %j, i5 1" [detector_solid/abs_solid_detector.cpp:692]   --->   Operation 85 'add' 'add_ln692' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln692 = br i1 %icmp_ln692, void %for.inc.split, void %for.inc11" [detector_solid/abs_solid_detector.cpp:692]   --->   Operation 86 'br' 'br_ln692' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln694_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %trunc_ln692, i7 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 87 'bitconcatenate' 'shl_ln694_2' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln694_2 = zext i11 %shl_ln694_2" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 88 'zext' 'zext_ln694_2' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln694_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 89 'bitconcatenate' 'shl_ln694_3' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln694_3 = zext i9 %shl_ln694_3" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 90 'zext' 'zext_ln694_3' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.63ns)   --->   "%sub_ln694_1 = sub i12 %zext_ln694_2, i12 %zext_ln694_3" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 91 'sub' 'sub_ln694_1' <Predicate = (!icmp_ln692)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %j, i32 1, i32 3" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 92 'partselect' 'lshr_ln' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln694 = trunc i5 %j" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 93 'trunc' 'trunc_ln694' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln690 = store i7 %add_ln690, i7 %i" [detector_solid/abs_solid_detector.cpp:690]   --->   Operation 94 'store' 'store_ln690' <Predicate = (icmp_ln692)> <Delay = 1.58>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln690 = br void %VITIS_LOOP_692_2" [detector_solid/abs_solid_detector.cpp:690]   --->   Operation 95 'br' 'br_ln690' <Predicate = (icmp_ln692)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 12.5>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln694 = sext i12 %sub_ln694_1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 96 'sext' 'sext_ln694' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (2.13ns)   --->   "%add_ln694 = add i18 %sub_ln694, i18 %sext_ln694" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 97 'add' 'add_ln694' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln694_1 = sext i12 %sub_ln694_1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 98 'sext' 'sext_ln694_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln694_4 = zext i64 %sext_ln694_1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 99 'zext' 'zext_ln694_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (12.5ns)   --->   "%mul_ln694 = mul i81 %zext_ln694_4, i81 24595658764946068822" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 100 'mul' 'mul_ln694' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln694_1 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln694, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 101 'partselect' 'trunc_ln694_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 12.5>
ST_5 : Operation 102 [1/1] (1.82ns)   --->   "%add_ln694_1 = add i6 %trunc_ln694_1, i6 %trunc_ln690" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 102 'add' 'add_ln694_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %add_ln694_1, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 103 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %add_ln694_1, i4 %trunc_ln692, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 104 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln694_5 = zext i13 %tmp_19" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 105 'zext' 'zext_ln694_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.94ns)   --->   "%sub_ln694_2 = sub i15 %tmp_18, i15 %zext_ln694_5" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 106 'sub' 'sub_ln694_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln694_6 = zext i15 %sub_ln694_2" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 107 'zext' 'zext_ln694_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trainedRegions_addr = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln694_6" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 108 'getelementptr' 'trainedRegions_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [2/2] (3.25ns)   --->   "%trainedRegions_load = load i15 %trainedRegions_addr" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 109 'load' 'trainedRegions_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln694 = or i18 %add_ln694, i18 4" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 110 'or' 'or_ln694' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln694_2 = sext i18 %or_ln694" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 111 'sext' 'sext_ln694_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln694_7 = zext i64 %sext_ln694_2" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 112 'zext' 'zext_ln694_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (12.5ns)   --->   "%mul_ln694_1 = mul i129 %zext_ln694_7, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 113 'mul' 'mul_ln694_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_20_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln694_1, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 114 'partselect' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_21_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln694_1, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 115 'partselect' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 12.5>
ST_6 : Operation 116 [1/2] (3.25ns)   --->   "%trainedRegions_load = load i15 %trainedRegions_addr" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 116 'load' 'trainedRegions_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_20_cast, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 117 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_21_cast, i4 %trunc_ln692, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 118 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.94ns)   --->   "%sub_ln694_3 = sub i15 %p_shl4, i15 %p_shl5" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 119 'sub' 'sub_ln694_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln694_7 = or i15 %sub_ln694_3, i15 1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 120 'or' 'or_ln694_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln694_8 = zext i15 %or_ln694_7" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 121 'zext' 'zext_ln694_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%trainedRegions_addr_1 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln694_8" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 122 'getelementptr' 'trainedRegions_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [2/2] (3.25ns)   --->   "%trainedRegions_load_1 = load i15 %trainedRegions_addr_1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 123 'load' 'trainedRegions_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%or_ln694_1 = or i18 %add_ln694, i18 8" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 124 'or' 'or_ln694_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln694_3 = sext i18 %or_ln694_1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 125 'sext' 'sext_ln694_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln694_9 = zext i64 %sext_ln694_3" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 126 'zext' 'zext_ln694_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (12.5ns)   --->   "%mul_ln694_2 = mul i129 %zext_ln694_9, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 127 'mul' 'mul_ln694_2' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_22_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln694_2, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 128 'partselect' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_23_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln694_2, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 129 'partselect' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 12.5>
ST_7 : Operation 130 [1/2] (3.25ns)   --->   "%trainedRegions_load_1 = load i15 %trainedRegions_addr_1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 130 'load' 'trainedRegions_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_22_cast, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 131 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_23_cast, i4 %trunc_ln692, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 132 'bitconcatenate' 'p_shl9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (1.94ns)   --->   "%sub_ln694_4 = sub i15 %p_shl6, i15 %p_shl9" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 133 'sub' 'sub_ln694_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln694_8 = or i15 %sub_ln694_4, i15 2" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 134 'or' 'or_ln694_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln694_10 = zext i15 %or_ln694_8" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 135 'zext' 'zext_ln694_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%trainedRegions_addr_2 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln694_10" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 136 'getelementptr' 'trainedRegions_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [2/2] (3.25ns)   --->   "%trainedRegions_load_2 = load i15 %trainedRegions_addr_2" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 137 'load' 'trainedRegions_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln694_2 = or i18 %add_ln694, i18 12" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 138 'or' 'or_ln694_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln694_4 = sext i18 %or_ln694_2" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 139 'sext' 'sext_ln694_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln694_11 = zext i64 %sext_ln694_4" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 140 'zext' 'zext_ln694_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (12.5ns)   --->   "%mul_ln694_3 = mul i129 %zext_ln694_11, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 141 'mul' 'mul_ln694_3' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_24_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln694_3, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 142 'partselect' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_25_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln694_3, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 143 'partselect' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 144 [1/2] (3.25ns)   --->   "%trainedRegions_load_2 = load i15 %trainedRegions_addr_2" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 144 'load' 'trainedRegions_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_24_cast, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 145 'bitconcatenate' 'p_shl10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%p_shl11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_25_cast, i4 %trunc_ln692, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 146 'bitconcatenate' 'p_shl11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (1.94ns)   --->   "%sub_ln694_5 = sub i15 %p_shl10, i15 %p_shl11" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 147 'sub' 'sub_ln694_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%or_ln694_9 = or i15 %sub_ln694_5, i15 3" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 148 'or' 'or_ln694_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln694_12 = zext i15 %or_ln694_9" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 149 'zext' 'zext_ln694_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%trainedRegions_addr_3 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln694_12" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 150 'getelementptr' 'trainedRegions_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [2/2] (3.25ns)   --->   "%trainedRegions_load_3 = load i15 %trainedRegions_addr_3" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 151 'load' 'trainedRegions_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln694_3 = or i18 %add_ln694, i18 16" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 152 'or' 'or_ln694_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln694_5 = sext i18 %or_ln694_3" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 153 'sext' 'sext_ln694_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln694_13 = zext i64 %sext_ln694_5" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 154 'zext' 'zext_ln694_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (12.5ns)   --->   "%mul_ln694_4 = mul i129 %zext_ln694_13, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 155 'mul' 'mul_ln694_4' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_26_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln694_4, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 156 'partselect' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_27_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln694_4, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 157 'partselect' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 158 [1/2] (3.25ns)   --->   "%trainedRegions_load_3 = load i15 %trainedRegions_addr_3" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 158 'load' 'trainedRegions_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%p_shl14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_26_cast, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 159 'bitconcatenate' 'p_shl14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%p_shl15 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_27_cast, i4 %trunc_ln692, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 160 'bitconcatenate' 'p_shl15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (1.94ns)   --->   "%sub_ln694_6 = sub i15 %p_shl14, i15 %p_shl15" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 161 'sub' 'sub_ln694_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%or_ln694_10 = or i15 %sub_ln694_6, i15 4" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 162 'or' 'or_ln694_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln694_14 = zext i15 %or_ln694_10" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 163 'zext' 'zext_ln694_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%trainedRegions_addr_4 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln694_14" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 164 'getelementptr' 'trainedRegions_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [2/2] (3.25ns)   --->   "%trainedRegions_load_4 = load i15 %trainedRegions_addr_4" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 165 'load' 'trainedRegions_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln694_4 = or i18 %add_ln694, i18 20" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 166 'or' 'or_ln694_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln694_6 = sext i18 %or_ln694_4" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 167 'sext' 'sext_ln694_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln694_15 = zext i64 %sext_ln694_6" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 168 'zext' 'zext_ln694_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (12.5ns)   --->   "%mul_ln694_5 = mul i129 %zext_ln694_15, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 169 'mul' 'mul_ln694_5' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_28_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln694_5, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 170 'partselect' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_29_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln694_5, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 171 'partselect' 'tmp_29_cast' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 172 [1/2] (3.25ns)   --->   "%trainedRegions_load_4 = load i15 %trainedRegions_addr_4" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 172 'load' 'trainedRegions_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%p_shl16 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_28_cast, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 173 'bitconcatenate' 'p_shl16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%p_shl19 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_29_cast, i4 %trunc_ln692, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 174 'bitconcatenate' 'p_shl19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (1.94ns)   --->   "%sub_ln694_7 = sub i15 %p_shl16, i15 %p_shl19" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 175 'sub' 'sub_ln694_7' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%or_ln694_11 = or i15 %sub_ln694_7, i15 5" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 176 'or' 'or_ln694_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln694_16 = zext i15 %or_ln694_11" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 177 'zext' 'zext_ln694_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%trainedRegions_addr_5 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln694_16" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 178 'getelementptr' 'trainedRegions_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [2/2] (3.25ns)   --->   "%trainedRegions_load_5 = load i15 %trainedRegions_addr_5" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 179 'load' 'trainedRegions_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%or_ln694_5 = or i18 %add_ln694, i18 24" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 180 'or' 'or_ln694_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln694_7 = sext i18 %or_ln694_5" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 181 'sext' 'sext_ln694_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln694_17 = zext i64 %sext_ln694_7" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 182 'zext' 'zext_ln694_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (12.5ns)   --->   "%mul_ln694_6 = mul i129 %zext_ln694_17, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 183 'mul' 'mul_ln694_6' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_30_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln694_6, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 184 'partselect' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_31_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln694_6, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 185 'partselect' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 12.5>
ST_11 : Operation 186 [1/2] (3.25ns)   --->   "%trainedRegions_load_5 = load i15 %trainedRegions_addr_5" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 186 'load' 'trainedRegions_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%p_shl20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_30_cast, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 187 'bitconcatenate' 'p_shl20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%p_shl21 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_31_cast, i4 %trunc_ln692, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 188 'bitconcatenate' 'p_shl21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (1.94ns)   --->   "%sub_ln694_8 = sub i15 %p_shl20, i15 %p_shl21" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 189 'sub' 'sub_ln694_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln694_12 = or i15 %sub_ln694_8, i15 6" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 190 'or' 'or_ln694_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln694_18 = zext i15 %or_ln694_12" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 191 'zext' 'zext_ln694_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%trainedRegions_addr_6 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln694_18" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 192 'getelementptr' 'trainedRegions_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [2/2] (3.25ns)   --->   "%trainedRegions_load_6 = load i15 %trainedRegions_addr_6" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 193 'load' 'trainedRegions_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%or_ln694_6 = or i18 %add_ln694, i18 28" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 194 'or' 'or_ln694_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln694_8 = sext i18 %or_ln694_6" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 195 'sext' 'sext_ln694_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln694_19 = zext i64 %sext_ln694_8" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 196 'zext' 'zext_ln694_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (12.5ns)   --->   "%mul_ln694_7 = mul i129 %zext_ln694_19, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 197 'mul' 'mul_ln694_7' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_32_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln694_7, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 198 'partselect' 'tmp_32_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_33_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln694_7, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 199 'partselect' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (2.13ns)   --->   "%add_ln694_2 = add i18 %add_ln694, i18 32" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 200 'add' 'add_ln694_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.5>
ST_12 : Operation 201 [1/2] (3.25ns)   --->   "%trainedRegions_load_6 = load i15 %trainedRegions_addr_6" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 201 'load' 'trainedRegions_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%p_shl24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_32_cast, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 202 'bitconcatenate' 'p_shl24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%p_shl25 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_33_cast, i4 %trunc_ln692, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 203 'bitconcatenate' 'p_shl25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (1.94ns)   --->   "%sub_ln694_9 = sub i15 %p_shl24, i15 %p_shl25" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 204 'sub' 'sub_ln694_9' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%or_ln694_13 = or i15 %sub_ln694_9, i15 7" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 205 'or' 'or_ln694_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln694_20 = zext i15 %or_ln694_13" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 206 'zext' 'zext_ln694_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%trainedRegions_addr_7 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln694_20" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 207 'getelementptr' 'trainedRegions_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [2/2] (3.25ns)   --->   "%trainedRegions_load_7 = load i15 %trainedRegions_addr_7" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 208 'load' 'trainedRegions_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln694_9 = sext i18 %add_ln694_2" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 209 'sext' 'sext_ln694_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln694_21 = zext i64 %sext_ln694_9" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 210 'zext' 'zext_ln694_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (12.5ns)   --->   "%mul_ln694_8 = mul i129 %zext_ln694_21, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 211 'mul' 'mul_ln694_8' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_34_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln694_8, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 212 'partselect' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_35_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln694_8, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 213 'partselect' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (2.13ns)   --->   "%add_ln694_3 = add i18 %add_ln694, i18 36" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 214 'add' 'add_ln694_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.5>
ST_13 : Operation 215 [1/2] (3.25ns)   --->   "%trainedRegions_load_7 = load i15 %trainedRegions_addr_7" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 215 'load' 'trainedRegions_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%p_shl26 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_34_cast, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 216 'bitconcatenate' 'p_shl26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%p_shl29 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_35_cast, i4 %trunc_ln692, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 217 'bitconcatenate' 'p_shl29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln694_10 = sub i15 %p_shl26, i15 %p_shl29" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 218 'sub' 'sub_ln694_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 219 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln694_10 = add i15 %sub_ln694_10, i15 8" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 219 'add' 'add_ln694_10' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln694_23 = zext i15 %add_ln694_10" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 220 'zext' 'zext_ln694_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%trainedRegions_addr_8 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln694_23" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 221 'getelementptr' 'trainedRegions_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 222 [2/2] (3.25ns)   --->   "%trainedRegions_load_8 = load i15 %trainedRegions_addr_8" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 222 'load' 'trainedRegions_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln694_10 = sext i18 %add_ln694_3" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 223 'sext' 'sext_ln694_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln694_24 = zext i64 %sext_ln694_10" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 224 'zext' 'zext_ln694_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (12.5ns)   --->   "%mul_ln694_9 = mul i129 %zext_ln694_24, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 225 'mul' 'mul_ln694_9' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_36_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln694_9, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 226 'partselect' 'tmp_36_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_37_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln694_9, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 227 'partselect' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (2.13ns)   --->   "%add_ln694_4 = add i18 %add_ln694, i18 40" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 228 'add' 'add_ln694_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.5>
ST_14 : Operation 229 [1/2] (3.25ns)   --->   "%trainedRegions_load_8 = load i15 %trainedRegions_addr_8" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 229 'load' 'trainedRegions_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%p_shl27 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_36_cast, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 230 'bitconcatenate' 'p_shl27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%p_shl28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_37_cast, i4 %trunc_ln692, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 231 'bitconcatenate' 'p_shl28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln694_11 = sub i15 %p_shl27, i15 %p_shl28" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 232 'sub' 'sub_ln694_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 233 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln694_11 = add i15 %sub_ln694_11, i15 9" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 233 'add' 'add_ln694_11' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln694_25 = zext i15 %add_ln694_11" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 234 'zext' 'zext_ln694_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%trainedRegions_addr_9 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln694_25" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 235 'getelementptr' 'trainedRegions_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [2/2] (3.25ns)   --->   "%trainedRegions_load_9 = load i15 %trainedRegions_addr_9" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 236 'load' 'trainedRegions_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln694_11 = sext i18 %add_ln694_4" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 237 'sext' 'sext_ln694_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln694_26 = zext i64 %sext_ln694_11" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 238 'zext' 'zext_ln694_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (12.5ns)   --->   "%mul_ln694_10 = mul i129 %zext_ln694_26, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 239 'mul' 'mul_ln694_10' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_38_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln694_10, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 240 'partselect' 'tmp_38_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_39_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln694_10, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 241 'partselect' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (2.13ns)   --->   "%add_ln694_5 = add i18 %add_ln694, i18 44" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 242 'add' 'add_ln694_5' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.5>
ST_15 : Operation 243 [1/2] (3.25ns)   --->   "%trainedRegions_load_9 = load i15 %trainedRegions_addr_9" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 243 'load' 'trainedRegions_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%p_shl22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_38_cast, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 244 'bitconcatenate' 'p_shl22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%p_shl23 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_39_cast, i4 %trunc_ln692, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 245 'bitconcatenate' 'p_shl23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln694_12 = sub i15 %p_shl22, i15 %p_shl23" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 246 'sub' 'sub_ln694_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 247 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln694_12 = add i15 %sub_ln694_12, i15 10" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 247 'add' 'add_ln694_12' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln694_27 = zext i15 %add_ln694_12" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 248 'zext' 'zext_ln694_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%trainedRegions_addr_10 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln694_27" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 249 'getelementptr' 'trainedRegions_addr_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [2/2] (3.25ns)   --->   "%trainedRegions_load_10 = load i15 %trainedRegions_addr_10" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 250 'load' 'trainedRegions_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln694_12 = sext i18 %add_ln694_5" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 251 'sext' 'sext_ln694_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln694_28 = zext i64 %sext_ln694_12" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 252 'zext' 'zext_ln694_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (12.5ns)   --->   "%mul_ln694_11 = mul i129 %zext_ln694_28, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 253 'mul' 'mul_ln694_11' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_40_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln694_11, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 254 'partselect' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_41_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln694_11, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 255 'partselect' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (2.13ns)   --->   "%add_ln694_6 = add i18 %add_ln694, i18 48" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 256 'add' 'add_ln694_6' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.5>
ST_16 : Operation 257 [1/2] (3.25ns)   --->   "%trainedRegions_load_10 = load i15 %trainedRegions_addr_10" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 257 'load' 'trainedRegions_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "%p_shl17 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_40_cast, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 258 'bitconcatenate' 'p_shl17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%p_shl18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_41_cast, i4 %trunc_ln692, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 259 'bitconcatenate' 'p_shl18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln694_13 = sub i15 %p_shl17, i15 %p_shl18" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 260 'sub' 'sub_ln694_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 261 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln694_13 = add i15 %sub_ln694_13, i15 11" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 261 'add' 'add_ln694_13' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln694_29 = zext i15 %add_ln694_13" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 262 'zext' 'zext_ln694_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%trainedRegions_addr_11 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln694_29" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 263 'getelementptr' 'trainedRegions_addr_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 264 [2/2] (3.25ns)   --->   "%trainedRegions_load_11 = load i15 %trainedRegions_addr_11" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 264 'load' 'trainedRegions_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln694_13 = sext i18 %add_ln694_6" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 265 'sext' 'sext_ln694_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln694_30 = zext i64 %sext_ln694_13" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 266 'zext' 'zext_ln694_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (12.5ns)   --->   "%mul_ln694_12 = mul i129 %zext_ln694_30, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 267 'mul' 'mul_ln694_12' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_42_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln694_12, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 268 'partselect' 'tmp_42_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_43_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln694_12, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 269 'partselect' 'tmp_43_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (2.13ns)   --->   "%add_ln694_7 = add i18 %add_ln694, i18 52" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 270 'add' 'add_ln694_7' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.5>
ST_17 : Operation 271 [1/2] (3.25ns)   --->   "%trainedRegions_load_11 = load i15 %trainedRegions_addr_11" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 271 'load' 'trainedRegions_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%p_shl12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_42_cast, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 272 'bitconcatenate' 'p_shl12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%p_shl13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_43_cast, i4 %trunc_ln692, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 273 'bitconcatenate' 'p_shl13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln694_14 = sub i15 %p_shl12, i15 %p_shl13" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 274 'sub' 'sub_ln694_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 275 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln694_14 = add i15 %sub_ln694_14, i15 12" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 275 'add' 'add_ln694_14' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln694_31 = zext i15 %add_ln694_14" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 276 'zext' 'zext_ln694_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%trainedRegions_addr_12 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln694_31" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 277 'getelementptr' 'trainedRegions_addr_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [2/2] (3.25ns)   --->   "%trainedRegions_load_12 = load i15 %trainedRegions_addr_12" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 278 'load' 'trainedRegions_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln694_14 = sext i18 %add_ln694_7" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 279 'sext' 'sext_ln694_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln694_32 = zext i64 %sext_ln694_14" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 280 'zext' 'zext_ln694_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (12.5ns)   --->   "%mul_ln694_13 = mul i129 %zext_ln694_32, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 281 'mul' 'mul_ln694_13' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_44_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln694_13, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 282 'partselect' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_45_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln694_13, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 283 'partselect' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 284 [1/1] (2.13ns)   --->   "%add_ln694_8 = add i18 %add_ln694, i18 56" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 284 'add' 'add_ln694_8' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 285 [1/1] (2.13ns)   --->   "%add_ln694_9 = add i18 %add_ln694, i18 60" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 285 'add' 'add_ln694_9' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 12.5>
ST_18 : Operation 286 [1/2] (3.25ns)   --->   "%trainedRegions_load_12 = load i15 %trainedRegions_addr_12" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 286 'load' 'trainedRegions_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_44_cast, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 287 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_45_cast, i4 %trunc_ln692, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 288 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln694_15 = sub i15 %p_shl7, i15 %p_shl8" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 289 'sub' 'sub_ln694_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 290 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln694_15 = add i15 %sub_ln694_15, i15 13" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 290 'add' 'add_ln694_15' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln694_33 = zext i15 %add_ln694_15" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 291 'zext' 'zext_ln694_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 292 [1/1] (0.00ns)   --->   "%trainedRegions_addr_13 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln694_33" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 292 'getelementptr' 'trainedRegions_addr_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 293 [2/2] (3.25ns)   --->   "%trainedRegions_load_13 = load i15 %trainedRegions_addr_13" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 293 'load' 'trainedRegions_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln694_15 = sext i18 %add_ln694_8" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 294 'sext' 'sext_ln694_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln694_34 = zext i64 %sext_ln694_15" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 295 'zext' 'zext_ln694_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (12.5ns)   --->   "%mul_ln694_14 = mul i129 %zext_ln694_34, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 296 'mul' 'mul_ln694_14' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_46_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln694_14, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 297 'partselect' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_47_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln694_14, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 298 'partselect' 'tmp_47_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln694_16 = sext i18 %add_ln694_9" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 299 'sext' 'sext_ln694_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln694_36 = zext i64 %sext_ln694_16" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 300 'zext' 'zext_ln694_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (12.5ns)   --->   "%mul_ln694_15 = mul i129 %zext_ln694_36, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 301 'mul' 'mul_ln694_15' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_48_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln694_15, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 302 'partselect' 'tmp_48_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_49_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln694_15, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 303 'partselect' 'tmp_49_cast' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.12>
ST_19 : Operation 304 [1/2] (3.25ns)   --->   "%trainedRegions_load_13 = load i15 %trainedRegions_addr_13" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 304 'load' 'trainedRegions_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_46_cast, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 305 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_47_cast, i4 %trunc_ln692, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 306 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln694_16 = sub i15 %p_shl2, i15 %p_shl3" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 307 'sub' 'sub_ln694_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 308 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln694_16 = add i15 %sub_ln694_16, i15 14" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 308 'add' 'add_ln694_16' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln694_35 = zext i15 %add_ln694_16" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 309 'zext' 'zext_ln694_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "%trainedRegions_addr_14 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln694_35" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 310 'getelementptr' 'trainedRegions_addr_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 311 [2/2] (3.25ns)   --->   "%trainedRegions_load_14 = load i15 %trainedRegions_addr_14" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 311 'load' 'trainedRegions_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_48_cast, i4 %trunc_ln692, i5 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 312 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_49_cast, i4 %trunc_ln692, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 313 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln694_17 = sub i15 %p_shl, i15 %p_shl1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 314 'sub' 'sub_ln694_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 315 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln694_17 = add i15 %sub_ln694_17, i15 15" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 315 'add' 'add_ln694_17' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 316 [1/2] (3.25ns)   --->   "%trainedRegions_load_14 = load i15 %trainedRegions_addr_14" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 316 'load' 'trainedRegions_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_20 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln694_37 = zext i15 %add_ln694_17" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 317 'zext' 'zext_ln694_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "%trainedRegions_addr_15 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln694_37" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 318 'getelementptr' 'trainedRegions_addr_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 319 [2/2] (3.25ns)   --->   "%trainedRegions_load_15 = load i15 %trainedRegions_addr_15" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 319 'load' 'trainedRegions_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%specloopname_ln692 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [detector_solid/abs_solid_detector.cpp:692]   --->   Operation 320 'specloopname' 'specloopname_ln692' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%bitcast_ln694 = bitcast i32 %trainedRegions_load" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 321 'bitcast' 'bitcast_ln694' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%bitcast_ln694_1 = bitcast i32 %trainedRegions_load_1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 322 'bitcast' 'bitcast_ln694_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "%bitcast_ln694_2 = bitcast i32 %trainedRegions_load_2" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 323 'bitcast' 'bitcast_ln694_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%bitcast_ln694_3 = bitcast i32 %trainedRegions_load_3" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 324 'bitcast' 'bitcast_ln694_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln694_4 = bitcast i32 %trainedRegions_load_4" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 325 'bitcast' 'bitcast_ln694_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln694_5 = bitcast i32 %trainedRegions_load_5" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 326 'bitcast' 'bitcast_ln694_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "%bitcast_ln694_6 = bitcast i32 %trainedRegions_load_6" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 327 'bitcast' 'bitcast_ln694_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "%bitcast_ln694_7 = bitcast i32 %trainedRegions_load_7" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 328 'bitcast' 'bitcast_ln694_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln694_8 = bitcast i32 %trainedRegions_load_8" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 329 'bitcast' 'bitcast_ln694_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln694_9 = bitcast i32 %trainedRegions_load_9" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 330 'bitcast' 'bitcast_ln694_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "%bitcast_ln694_10 = bitcast i32 %trainedRegions_load_10" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 331 'bitcast' 'bitcast_ln694_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 332 [1/1] (0.00ns)   --->   "%bitcast_ln694_11 = bitcast i32 %trainedRegions_load_11" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 332 'bitcast' 'bitcast_ln694_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln694_12 = bitcast i32 %trainedRegions_load_12" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 333 'bitcast' 'bitcast_ln694_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 334 [1/1] (0.00ns)   --->   "%bitcast_ln694_13 = bitcast i32 %trainedRegions_load_13" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 334 'bitcast' 'bitcast_ln694_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln694_14 = bitcast i32 %trainedRegions_load_14" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 335 'bitcast' 'bitcast_ln694_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 336 [1/2] (3.25ns)   --->   "%trainedRegions_load_15 = load i15 %trainedRegions_addr_15" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 336 'load' 'trainedRegions_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_21 : Operation 337 [1/1] (0.00ns)   --->   "%bitcast_ln694_15 = bitcast i32 %trainedRegions_load_15" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 337 'bitcast' 'bitcast_ln694_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i3.i3, i6 %trunc_ln690, i3 %lshr_ln, i3 0" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 338 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln694_22 = zext i12 %tmp_s" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 339 'zext' 'zext_ln694_22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 340 [1/1] (0.00ns)   --->   "%regions_addr = getelementptr i32 %regions, i64 0, i64 %zext_ln694_22" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 340 'getelementptr' 'regions_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 341 [1/1] (0.00ns)   --->   "%or_ln694_14 = or i12 %tmp_s, i12 1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 341 'or' 'or_ln694_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln694_38 = zext i12 %or_ln694_14" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 342 'zext' 'zext_ln694_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 343 [1/1] (0.00ns)   --->   "%regions_addr_1 = getelementptr i32 %regions, i64 0, i64 %zext_ln694_38" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 343 'getelementptr' 'regions_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 344 [1/1] (0.00ns)   --->   "%or_ln694_15 = or i12 %tmp_s, i12 2" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 344 'or' 'or_ln694_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln694_39 = zext i12 %or_ln694_15" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 345 'zext' 'zext_ln694_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 346 [1/1] (0.00ns)   --->   "%regions_addr_2 = getelementptr i32 %regions, i64 0, i64 %zext_ln694_39" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 346 'getelementptr' 'regions_addr_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 347 [1/1] (0.00ns)   --->   "%or_ln694_16 = or i12 %tmp_s, i12 3" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 347 'or' 'or_ln694_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln694_40 = zext i12 %or_ln694_16" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 348 'zext' 'zext_ln694_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 349 [1/1] (0.00ns)   --->   "%regions_addr_3 = getelementptr i32 %regions, i64 0, i64 %zext_ln694_40" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 349 'getelementptr' 'regions_addr_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 350 [1/1] (0.00ns)   --->   "%or_ln694_17 = or i12 %tmp_s, i12 4" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 350 'or' 'or_ln694_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln694_41 = zext i12 %or_ln694_17" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 351 'zext' 'zext_ln694_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 352 [1/1] (0.00ns)   --->   "%regions_addr_4 = getelementptr i32 %regions, i64 0, i64 %zext_ln694_41" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 352 'getelementptr' 'regions_addr_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 353 [1/1] (0.00ns)   --->   "%or_ln694_18 = or i12 %tmp_s, i12 5" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 353 'or' 'or_ln694_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln694_42 = zext i12 %or_ln694_18" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 354 'zext' 'zext_ln694_42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 355 [1/1] (0.00ns)   --->   "%regions_addr_5 = getelementptr i32 %regions, i64 0, i64 %zext_ln694_42" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 355 'getelementptr' 'regions_addr_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 356 [1/1] (0.00ns)   --->   "%or_ln694_19 = or i12 %tmp_s, i12 6" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 356 'or' 'or_ln694_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln694_43 = zext i12 %or_ln694_19" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 357 'zext' 'zext_ln694_43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 358 [1/1] (0.00ns)   --->   "%regions_addr_6 = getelementptr i32 %regions, i64 0, i64 %zext_ln694_43" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 358 'getelementptr' 'regions_addr_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 359 [1/1] (0.00ns)   --->   "%or_ln694_20 = or i12 %tmp_s, i12 7" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 359 'or' 'or_ln694_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln694_44 = zext i12 %or_ln694_20" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 360 'zext' 'zext_ln694_44' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 361 [1/1] (0.00ns)   --->   "%regions_addr_7 = getelementptr i32 %regions, i64 0, i64 %zext_ln694_44" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 361 'getelementptr' 'regions_addr_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 362 [1/1] (0.00ns)   --->   "%regions_1_addr = getelementptr i32 %regions_1, i64 0, i64 %zext_ln694_22" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 362 'getelementptr' 'regions_1_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 363 [1/1] (0.00ns)   --->   "%regions_1_addr_1 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln694_38" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 363 'getelementptr' 'regions_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 364 [1/1] (0.00ns)   --->   "%regions_1_addr_2 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln694_39" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 364 'getelementptr' 'regions_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 365 [1/1] (0.00ns)   --->   "%regions_1_addr_3 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln694_40" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 365 'getelementptr' 'regions_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 366 [1/1] (0.00ns)   --->   "%regions_1_addr_4 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln694_41" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 366 'getelementptr' 'regions_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 367 [1/1] (0.00ns)   --->   "%regions_1_addr_5 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln694_42" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 367 'getelementptr' 'regions_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 368 [1/1] (0.00ns)   --->   "%regions_1_addr_6 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln694_43" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 368 'getelementptr' 'regions_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 369 [1/1] (0.00ns)   --->   "%regions_1_addr_7 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln694_44" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 369 'getelementptr' 'regions_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 370 [1/1] (0.00ns)   --->   "%regions_2_addr = getelementptr i32 %regions_2, i64 0, i64 %zext_ln694_22" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 370 'getelementptr' 'regions_2_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 371 [1/1] (0.00ns)   --->   "%regions_2_addr_1 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln694_38" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 371 'getelementptr' 'regions_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 372 [1/1] (0.00ns)   --->   "%regions_2_addr_2 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln694_39" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 372 'getelementptr' 'regions_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 373 [1/1] (0.00ns)   --->   "%regions_2_addr_3 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln694_40" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 373 'getelementptr' 'regions_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 374 [1/1] (0.00ns)   --->   "%regions_2_addr_4 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln694_41" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 374 'getelementptr' 'regions_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 375 [1/1] (0.00ns)   --->   "%regions_2_addr_5 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln694_42" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 375 'getelementptr' 'regions_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 376 [1/1] (0.00ns)   --->   "%regions_2_addr_6 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln694_43" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 376 'getelementptr' 'regions_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 377 [1/1] (0.00ns)   --->   "%regions_2_addr_7 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln694_44" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 377 'getelementptr' 'regions_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 378 [1/1] (0.00ns)   --->   "%regions_3_addr = getelementptr i32 %regions_3, i64 0, i64 %zext_ln694_22" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 378 'getelementptr' 'regions_3_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 379 [1/1] (0.00ns)   --->   "%regions_3_addr_1 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln694_38" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 379 'getelementptr' 'regions_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 380 [1/1] (0.00ns)   --->   "%regions_3_addr_2 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln694_39" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 380 'getelementptr' 'regions_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 381 [1/1] (0.00ns)   --->   "%regions_3_addr_3 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln694_40" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 381 'getelementptr' 'regions_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 382 [1/1] (0.00ns)   --->   "%regions_3_addr_4 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln694_41" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 382 'getelementptr' 'regions_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 383 [1/1] (0.00ns)   --->   "%regions_3_addr_5 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln694_42" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 383 'getelementptr' 'regions_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 384 [1/1] (0.00ns)   --->   "%regions_3_addr_6 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln694_43" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 384 'getelementptr' 'regions_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 385 [1/1] (0.00ns)   --->   "%regions_3_addr_7 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln694_44" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 385 'getelementptr' 'regions_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln694 = br i1 %trunc_ln694, void %arrayidx102.2.755.case.0, void %arrayidx102.2.755.case.1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 386 'br' 'br_ln694' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 387 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694, i12 %regions_addr" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 387 'store' 'store_ln694' <Predicate = (!trunc_ln694)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 388 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_1, i12 %regions_addr_1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 388 'store' 'store_ln694' <Predicate = (!trunc_ln694)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 389 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_8, i12 %regions_2_addr" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 389 'store' 'store_ln694' <Predicate = (!trunc_ln694)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 390 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_9, i12 %regions_2_addr_1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 390 'store' 'store_ln694' <Predicate = (!trunc_ln694)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 391 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694, i12 %regions_1_addr" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 391 'store' 'store_ln694' <Predicate = (trunc_ln694)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 392 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_1, i12 %regions_1_addr_1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 392 'store' 'store_ln694' <Predicate = (trunc_ln694)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 393 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_8, i12 %regions_3_addr" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 393 'store' 'store_ln694' <Predicate = (trunc_ln694)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 394 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_9, i12 %regions_3_addr_1" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 394 'store' 'store_ln694' <Predicate = (trunc_ln694)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 395 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_2, i12 %regions_addr_2" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 395 'store' 'store_ln694' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 396 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_3, i12 %regions_addr_3" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 396 'store' 'store_ln694' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 397 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_10, i12 %regions_2_addr_2" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 397 'store' 'store_ln694' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 398 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_11, i12 %regions_2_addr_3" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 398 'store' 'store_ln694' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 399 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_4, i12 %regions_addr_4" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 399 'store' 'store_ln694' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 400 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_5, i12 %regions_addr_5" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 400 'store' 'store_ln694' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 401 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_12, i12 %regions_2_addr_4" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 401 'store' 'store_ln694' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 402 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_13, i12 %regions_2_addr_5" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 402 'store' 'store_ln694' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 403 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_6, i12 %regions_addr_6" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 403 'store' 'store_ln694' <Predicate = (!trunc_ln694)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 404 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_7, i12 %regions_addr_7" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 404 'store' 'store_ln694' <Predicate = (!trunc_ln694)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 405 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_14, i12 %regions_2_addr_6" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 405 'store' 'store_ln694' <Predicate = (!trunc_ln694)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 406 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_15, i12 %regions_2_addr_7" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 406 'store' 'store_ln694' <Predicate = (!trunc_ln694)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln694 = br void %arrayidx102.2.755.exit" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 407 'br' 'br_ln694' <Predicate = (!trunc_ln694)> <Delay = 0.00>
ST_24 : Operation 408 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_6, i12 %regions_1_addr_6" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 408 'store' 'store_ln694' <Predicate = (trunc_ln694)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 409 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_7, i12 %regions_1_addr_7" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 409 'store' 'store_ln694' <Predicate = (trunc_ln694)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 410 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_14, i12 %regions_3_addr_6" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 410 'store' 'store_ln694' <Predicate = (trunc_ln694)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 411 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_15, i12 %regions_3_addr_7" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 411 'store' 'store_ln694' <Predicate = (trunc_ln694)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln694 = br void %arrayidx102.2.755.exit" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 412 'br' 'br_ln694' <Predicate = (trunc_ln694)> <Delay = 0.00>
ST_24 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln692 = br void %for.inc" [detector_solid/abs_solid_detector.cpp:692]   --->   Operation 413 'br' 'br_ln692' <Predicate = true> <Delay = 0.00>

State 25 <SV = 21> <Delay = 3.25>
ST_25 : Operation 414 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_2, i12 %regions_1_addr_2" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 414 'store' 'store_ln694' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 415 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_3, i12 %regions_1_addr_3" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 415 'store' 'store_ln694' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 416 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_10, i12 %regions_3_addr_2" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 416 'store' 'store_ln694' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 417 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_11, i12 %regions_3_addr_3" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 417 'store' 'store_ln694' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 26 <SV = 22> <Delay = 3.25>
ST_26 : Operation 418 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_4, i12 %regions_1_addr_4" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 418 'store' 'store_ln694' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 419 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_5, i12 %regions_1_addr_5" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 419 'store' 'store_ln694' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 420 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_12, i12 %regions_3_addr_4" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 420 'store' 'store_ln694' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 421 [1/1] (3.25ns)   --->   "%store_ln694 = store i32 %bitcast_ln694_13, i12 %regions_3_addr_5" [detector_solid/abs_solid_detector.cpp:694]   --->   Operation 421 'store' 'store_ln694' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 27 <SV = 2> <Delay = 3.45>
ST_27 : Operation 422 [1/1] (0.00ns)   --->   "%i_4 = load i7 %i_2" [detector_solid/abs_solid_detector.cpp:698]   --->   Operation 422 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln698 = zext i7 %i_4" [detector_solid/abs_solid_detector.cpp:698]   --->   Operation 423 'zext' 'zext_ln698' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 424 [1/1] (1.48ns)   --->   "%icmp_ln698 = icmp_eq  i7 %i_4, i7 64" [detector_solid/abs_solid_detector.cpp:698]   --->   Operation 424 'icmp' 'icmp_ln698' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 425 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 425 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 426 [1/1] (1.87ns)   --->   "%add_ln698 = add i7 %i_4, i7 1" [detector_solid/abs_solid_detector.cpp:698]   --->   Operation 426 'add' 'add_ln698' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln698 = br i1 %icmp_ln698, void %for.inc23.split, void %for.end25" [detector_solid/abs_solid_detector.cpp:698]   --->   Operation 427 'br' 'br_ln698' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 428 [1/1] (0.00ns)   --->   "%n_regions_in_addr = getelementptr i8 %n_regions_in, i64 0, i64 %zext_ln698" [detector_solid/abs_solid_detector.cpp:700]   --->   Operation 428 'getelementptr' 'n_regions_in_addr' <Predicate = (!icmp_ln698)> <Delay = 0.00>
ST_27 : Operation 429 [2/2] (2.32ns)   --->   "%n_regions_in_load = load i6 %n_regions_in_addr" [detector_solid/abs_solid_detector.cpp:700]   --->   Operation 429 'load' 'n_regions_in_load' <Predicate = (!icmp_ln698)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_27 : Operation 430 [1/1] (1.58ns)   --->   "%store_ln698 = store i7 %add_ln698, i7 %i_2" [detector_solid/abs_solid_detector.cpp:698]   --->   Operation 430 'store' 'store_ln698' <Predicate = (!icmp_ln698)> <Delay = 1.58>

State 28 <SV = 3> <Delay = 4.64>
ST_28 : Operation 431 [1/1] (0.00ns)   --->   "%specloopname_ln698 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [detector_solid/abs_solid_detector.cpp:698]   --->   Operation 431 'specloopname' 'specloopname_ln698' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 432 [1/2] (2.32ns)   --->   "%n_regions_in_load = load i6 %n_regions_in_addr" [detector_solid/abs_solid_detector.cpp:700]   --->   Operation 432 'load' 'n_regions_in_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_28 : Operation 433 [1/1] (0.00ns)   --->   "%n_regions_V_addr = getelementptr i8 %n_regions_V, i64 0, i64 %zext_ln698" [detector_solid/abs_solid_detector.cpp:700]   --->   Operation 433 'getelementptr' 'n_regions_V_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 434 [1/1] (2.32ns)   --->   "%store_ln700 = store i8 %n_regions_in_load, i6 %n_regions_V_addr" [detector_solid/abs_solid_detector.cpp:700]   --->   Operation 434 'store' 'store_ln700' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_28 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln698 = br void %for.inc23" [detector_solid/abs_solid_detector.cpp:698]   --->   Operation 435 'br' 'br_ln698' <Predicate = true> <Delay = 0.00>

State 29 <SV = 3> <Delay = 13.1>
ST_29 : Operation 436 [2/2] (13.1ns)   --->   "%call_ln712 = call void @runTestAfterInit, i512 %gmem, i64 %inputAOV_read, i288 %outcomeInRam, i1 %errorInTask, i8 %n_regions_V, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3" [detector_solid/abs_solid_detector.cpp:712]   --->   Operation 436 'call' 'call_ln712' <Predicate = true> <Delay = 13.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 4> <Delay = 0.00>
ST_30 : Operation 437 [1/2] (0.00ns)   --->   "%call_ln712 = call void @runTestAfterInit, i512 %gmem, i64 %inputAOV_read, i288 %outcomeInRam, i1 %errorInTask, i8 %n_regions_V, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3" [detector_solid/abs_solid_detector.cpp:712]   --->   Operation 437 'call' 'call_ln712' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 438 [1/1] (0.00ns)   --->   "%ret_ln717 = ret" [detector_solid/abs_solid_detector.cpp:717]   --->   Operation 438 'ret' 'ret_ln717' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [14]  (0 ns)
	'store' operation ('store_ln690', detector_solid/abs_solid_detector.cpp:690) of constant 0 on local variable 'i' [46]  (1.59 ns)

 <State 2>: 3.08ns
The critical path consists of the following:
	'load' operation ('i', detector_solid/abs_solid_detector.cpp:690) on local variable 'i' [49]  (0 ns)
	'sub' operation ('sub_ln694', detector_solid/abs_solid_detector.cpp:694) [61]  (2.11 ns)
	blocking operation 0.97 ns on control path)

 <State 3>: 2.95ns
The critical path consists of the following:
	'phi' operation ('j', detector_solid/abs_solid_detector.cpp:692) with incoming values : ('add_ln692', detector_solid/abs_solid_detector.cpp:692) [64]  (0 ns)
	'add' operation ('add_ln692', detector_solid/abs_solid_detector.cpp:692) [68]  (1.78 ns)
	blocking operation 1.17 ns on control path)

 <State 4>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln694', detector_solid/abs_solid_detector.cpp:694) [81]  (12.6 ns)

 <State 5>: 12.6ns
The critical path consists of the following:
	'or' operation ('or_ln694', detector_solid/abs_solid_detector.cpp:694) [92]  (0 ns)
	'mul' operation ('mul_ln694_1', detector_solid/abs_solid_detector.cpp:694) [95]  (12.6 ns)

 <State 6>: 12.6ns
The critical path consists of the following:
	'or' operation ('or_ln694_1', detector_solid/abs_solid_detector.cpp:694) [106]  (0 ns)
	'mul' operation ('mul_ln694_2', detector_solid/abs_solid_detector.cpp:694) [109]  (12.6 ns)

 <State 7>: 12.6ns
The critical path consists of the following:
	'or' operation ('or_ln694_2', detector_solid/abs_solid_detector.cpp:694) [120]  (0 ns)
	'mul' operation ('mul_ln694_3', detector_solid/abs_solid_detector.cpp:694) [123]  (12.6 ns)

 <State 8>: 12.6ns
The critical path consists of the following:
	'or' operation ('or_ln694_3', detector_solid/abs_solid_detector.cpp:694) [134]  (0 ns)
	'mul' operation ('mul_ln694_4', detector_solid/abs_solid_detector.cpp:694) [137]  (12.6 ns)

 <State 9>: 12.6ns
The critical path consists of the following:
	'or' operation ('or_ln694_4', detector_solid/abs_solid_detector.cpp:694) [148]  (0 ns)
	'mul' operation ('mul_ln694_5', detector_solid/abs_solid_detector.cpp:694) [151]  (12.6 ns)

 <State 10>: 12.6ns
The critical path consists of the following:
	'or' operation ('or_ln694_5', detector_solid/abs_solid_detector.cpp:694) [162]  (0 ns)
	'mul' operation ('mul_ln694_6', detector_solid/abs_solid_detector.cpp:694) [165]  (12.6 ns)

 <State 11>: 12.6ns
The critical path consists of the following:
	'or' operation ('or_ln694_6', detector_solid/abs_solid_detector.cpp:694) [176]  (0 ns)
	'mul' operation ('mul_ln694_7', detector_solid/abs_solid_detector.cpp:694) [179]  (12.6 ns)

 <State 12>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln694_8', detector_solid/abs_solid_detector.cpp:694) [193]  (12.6 ns)

 <State 13>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln694_9', detector_solid/abs_solid_detector.cpp:694) [207]  (12.6 ns)

 <State 14>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln694_10', detector_solid/abs_solid_detector.cpp:694) [221]  (12.6 ns)

 <State 15>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln694_11', detector_solid/abs_solid_detector.cpp:694) [235]  (12.6 ns)

 <State 16>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln694_12', detector_solid/abs_solid_detector.cpp:694) [249]  (12.6 ns)

 <State 17>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln694_13', detector_solid/abs_solid_detector.cpp:694) [263]  (12.6 ns)

 <State 18>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln694_14', detector_solid/abs_solid_detector.cpp:694) [277]  (12.6 ns)

 <State 19>: 7.13ns
The critical path consists of the following:
	'sub' operation ('sub_ln694_16', detector_solid/abs_solid_detector.cpp:694) [282]  (0 ns)
	'add' operation ('add_ln694_16', detector_solid/abs_solid_detector.cpp:694) [283]  (3.87 ns)
	'getelementptr' operation ('trainedRegions_addr_14', detector_solid/abs_solid_detector.cpp:694) [285]  (0 ns)
	'load' operation ('trainedRegions_load_14', detector_solid/abs_solid_detector.cpp:694) on array 'trainedRegions' [286]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'load' operation ('trainedRegions_load_14', detector_solid/abs_solid_detector.cpp:694) on array 'trainedRegions' [286]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln694', detector_solid/abs_solid_detector.cpp:694) of variable 'bitcast_ln694', detector_solid/abs_solid_detector.cpp:694 on array 'regions' [354]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln694', detector_solid/abs_solid_detector.cpp:694) of variable 'bitcast_ln694_2', detector_solid/abs_solid_detector.cpp:694 on array 'regions' [356]  (3.25 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln694', detector_solid/abs_solid_detector.cpp:694) of variable 'bitcast_ln694_4', detector_solid/abs_solid_detector.cpp:694 on array 'regions' [358]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln694', detector_solid/abs_solid_detector.cpp:694) of variable 'bitcast_ln694_6', detector_solid/abs_solid_detector.cpp:694 on array 'regions' [360]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln694', detector_solid/abs_solid_detector.cpp:694) of variable 'bitcast_ln694_2', detector_solid/abs_solid_detector.cpp:694 on array 'regions_1' [374]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln694', detector_solid/abs_solid_detector.cpp:694) of variable 'bitcast_ln694_4', detector_solid/abs_solid_detector.cpp:694 on array 'regions_1' [376]  (3.25 ns)

 <State 27>: 3.46ns
The critical path consists of the following:
	'load' operation ('i', detector_solid/abs_solid_detector.cpp:698) on local variable 'i' [399]  (0 ns)
	'add' operation ('add_ln698', detector_solid/abs_solid_detector.cpp:698) [403]  (1.87 ns)
	'store' operation ('store_ln698', detector_solid/abs_solid_detector.cpp:698) of variable 'add_ln698', detector_solid/abs_solid_detector.cpp:698 on local variable 'i' [411]  (1.59 ns)

 <State 28>: 4.64ns
The critical path consists of the following:
	'load' operation ('n_regions_in_load', detector_solid/abs_solid_detector.cpp:700) on array 'n_regions_in' [408]  (2.32 ns)
	'store' operation ('store_ln700', detector_solid/abs_solid_detector.cpp:700) of variable 'n_regions_in_load', detector_solid/abs_solid_detector.cpp:700 on array 'n_regions_V' [410]  (2.32 ns)

 <State 29>: 13.1ns
The critical path consists of the following:
	'call' operation ('call_ln712', detector_solid/abs_solid_detector.cpp:712) to 'runTestAfterInit' [414]  (13.1 ns)

 <State 30>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
