

================================================================
== Vivado HLS Report for 'unpack_sk'
================================================================
* Date:           Tue Mar 19 14:02:55 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       encryption_unroll
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.050|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4162|  4162|  4162|  4162|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    64|    64|         2|          -|          -|    32|    no    |
        |- Loop 2     |    64|    64|         2|          -|          -|    32|    no    |
        |- Loop 3     |    96|    96|         2|          -|          -|    48|    no    |
        |- Loop 4     |  1032|  1032|       258|          -|          -|     4|    no    |
        | + Loop 4.1  |   256|   256|         2|          -|          -|   128|    no    |
        |- Loop 5     |  1290|  1290|       258|          -|          -|     5|    no    |
        | + Loop 5.1  |   256|   256|         2|          -|          -|   128|    no    |
        |- Loop 6     |  1610|  1610|       322|          -|          -|     5|    no    |
        | + Loop 6.1  |   320|   320|         5|          -|          -|    64|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	5  / (!tmp_3)
	6  / (tmp_3)
5 --> 
	4  / true
6 --> 
	7  / (!tmp_6)
	8  / (tmp_6)
7 --> 
	6  / true
8 --> 
	9  / (!tmp_9)
	11  / (tmp_9)
9 --> 
	10  / (!tmp_i)
	8  / (tmp_i)
10 --> 
	9  / true
11 --> 
	12  / (!tmp_8)
	14  / (tmp_8)
12 --> 
	13  / (!tmp_i2)
	11  / (tmp_i2)
13 --> 
	12  / true
14 --> 
	15  / (!tmp_7)
15 --> 
	16  / (!tmp_i3)
	14  / (tmp_i3)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	15  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 20 [1/1] (1.35ns)   --->   "br label %1" [packing.c:122]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %i_6, %2 ]"   --->   Operation 21 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.22ns)   --->   "%tmp = icmp eq i6 %i, -32" [packing.c:122]   --->   Operation 22 'icmp' 'tmp' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.60ns)   --->   "%i_6 = add i6 %i, 1" [packing.c:122]   --->   Operation 24 'add' 'i_6' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader9.preheader, label %2" [packing.c:122]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = zext i6 %i to i64" [packing.c:123]   --->   Operation 26 'zext' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sk_addr = getelementptr [3504 x i8]* %sk, i64 0, i64 %tmp_1" [packing.c:123]   --->   Operation 27 'getelementptr' 'sk_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.77ns)   --->   "%sk_load = load i8* %sk_addr, align 1" [packing.c:123]   --->   Operation 28 'load' 'sk_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_2 : Operation 29 [1/1] (1.35ns)   --->   "br label %.preheader9" [packing.c:126]   --->   Operation 29 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.60>
ST_3 : Operation 30 [1/2] (2.77ns)   --->   "%sk_load = load i8* %sk_addr, align 1" [packing.c:123]   --->   Operation 30 'load' 'sk_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%key_addr = getelementptr [112 x i8]* %rho, i64 0, i64 %tmp_1" [packing.c:123]   --->   Operation 31 'getelementptr' 'key_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.83ns)   --->   "store i8 %sk_load, i8* %key_addr, align 1" [packing.c:123]   --->   Operation 32 'store' <Predicate = true> <Delay = 1.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %1" [packing.c:122]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.56>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%i_1 = phi i6 [ %i_7, %3 ], [ 0, %.preheader9.preheader ]"   --->   Operation 34 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.22ns)   --->   "%tmp_3 = icmp eq i6 %i_1, -32" [packing.c:126]   --->   Operation 35 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 36 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.60ns)   --->   "%i_7 = add i6 %i_1, 1" [packing.c:126]   --->   Operation 37 'add' 'i_7' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader8.preheader, label %3" [packing.c:126]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.78ns)   --->   "%sum2 = xor i6 %i_1, -32" [packing.c:126]   --->   Operation 39 'xor' 'sum2' <Predicate = (!tmp_3)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sum2_cast = zext i6 %sum2 to i64" [packing.c:126]   --->   Operation 40 'zext' 'sum2_cast' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sk_addr_1 = getelementptr [3504 x i8]* %sk, i64 0, i64 %sum2_cast" [packing.c:127]   --->   Operation 41 'getelementptr' 'sk_addr_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (2.77ns)   --->   "%sk_load_1 = load i8* %sk_addr_1, align 1" [packing.c:127]   --->   Operation 42 'load' 'sk_load_1' <Predicate = (!tmp_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_4 : Operation 43 [1/1] (1.35ns)   --->   "br label %.preheader8" [packing.c:130]   --->   Operation 43 'br' <Predicate = (tmp_3)> <Delay = 1.35>

State 5 <SV = 3> <Delay = 4.60>
ST_5 : Operation 44 [1/2] (2.77ns)   --->   "%sk_load_1 = load i8* %sk_addr_1, align 1" [packing.c:127]   --->   Operation 44 'load' 'sk_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%key_addr_1 = getelementptr [112 x i8]* %rho, i64 0, i64 %sum2_cast" [packing.c:127]   --->   Operation 45 'getelementptr' 'key_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.83ns)   --->   "store i8 %sk_load_1, i8* %key_addr_1, align 1" [packing.c:127]   --->   Operation 46 'store' <Predicate = true> <Delay = 1.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader9" [packing.c:126]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.77>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%i_2 = phi i6 [ %i_8, %4 ], [ 0, %.preheader8.preheader ]"   --->   Operation 48 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (1.22ns)   --->   "%tmp_6 = icmp eq i6 %i_2, -16" [packing.c:130]   --->   Operation 49 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 50 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.60ns)   --->   "%i_8 = add i6 %i_2, 1" [packing.c:130]   --->   Operation 51 'add' 'i_8' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %.preheader7.preheader, label %4" [packing.c:130]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%sum = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 true, i6 %i_2)" [packing.c:130]   --->   Operation 53 'bitconcatenate' 'sum' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%sum4_cast = zext i7 %sum to i64" [packing.c:130]   --->   Operation 54 'zext' 'sum4_cast' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%sk_addr_2 = getelementptr [3504 x i8]* %sk, i64 0, i64 %sum4_cast" [packing.c:131]   --->   Operation 55 'getelementptr' 'sk_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_6 : Operation 56 [2/2] (2.77ns)   --->   "%sk_load_2 = load i8* %sk_addr_2, align 1" [packing.c:131]   --->   Operation 56 'load' 'sk_load_2' <Predicate = (!tmp_6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_6 : Operation 57 [1/1] (1.35ns)   --->   "br label %.preheader7" [packing.c:134]   --->   Operation 57 'br' <Predicate = (tmp_6)> <Delay = 1.35>

State 7 <SV = 4> <Delay = 5.54>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_7_cast1 = zext i6 %i_2 to i12" [packing.c:130]   --->   Operation 58 'zext' 'tmp_7_cast1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/2] (2.77ns)   --->   "%sk_load_2 = load i8* %sk_addr_2, align 1" [packing.c:131]   --->   Operation 59 'load' 'sk_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_7 : Operation 60 [1/1] (1.77ns)   --->   "%sum6 = add i12 %tmp_7_cast1, -1443" [packing.c:130]   --->   Operation 60 'add' 'sum6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%sum6_cast = zext i12 %sum6 to i64" [packing.c:130]   --->   Operation 61 'zext' 'sum6_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tr_addr = getelementptr [2760 x i8]* %tr, i64 0, i64 %sum6_cast" [packing.c:131]   --->   Operation 62 'getelementptr' 'tr_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (2.77ns)   --->   "store i8 %sk_load_2, i8* %tr_addr, align 1" [packing.c:131]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader8" [packing.c:130]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.35>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%i_3 = phi i3 [ %i_9, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]"   --->   Operation 65 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (1.00ns)   --->   "%tmp_9 = icmp eq i3 %i_3, -4" [packing.c:134]   --->   Operation 66 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 67 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (1.34ns)   --->   "%i_9 = add i3 %i_3, 1" [packing.c:134]   --->   Operation 68 'add' 'i_9' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %.preheader6.preheader, label %5" [packing.c:134]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i3 %i_3 to i2" [packing.c:134]   --->   Operation 70 'trunc' 'tmp_4' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %tmp_4, i7 0)" [packing.c:135]   --->   Operation 71 'bitconcatenate' 'tmp_2' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%p_sum2 = or i9 %tmp_2, 112" [packing.c:135]   --->   Operation 72 'or' 'p_sum2' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%p_sum2_cast = zext i9 %p_sum2 to i10" [packing.c:135]   --->   Operation 73 'zext' 'p_sum2_cast' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (1.35ns)   --->   "br label %6" [poly.c:440->packing.c:135]   --->   Operation 74 'br' <Predicate = (!tmp_9)> <Delay = 1.35>
ST_8 : Operation 75 [1/1] (1.35ns)   --->   "br label %.preheader6" [packing.c:138]   --->   Operation 75 'br' <Predicate = (tmp_9)> <Delay = 1.35>

State 9 <SV = 5> <Delay = 4.50>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%i_i = phi i8 [ 0, %5 ], [ %i_15, %7 ]"   --->   Operation 76 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (1.24ns)   --->   "%tmp_i = icmp eq i8 %i_i, -128" [poly.c:440->packing.c:135]   --->   Operation 77 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 78 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (1.71ns)   --->   "%i_15 = add i8 %i_i, 1" [poly.c:440->packing.c:135]   --->   Operation 79 'add' 'i_15' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader7.loopexit, label %7" [poly.c:440->packing.c:135]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i8 %i_i to i10" [poly.c:440->packing.c:135]   --->   Operation 81 'zext' 'tmp_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (1.73ns)   --->   "%sum5_i = add i10 %p_sum2_cast, %tmp_i_cast" [packing.c:135]   --->   Operation 82 'add' 'sum5_i' <Predicate = (!tmp_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%sum5_i_cast = zext i10 %sum5_i to i64" [packing.c:135]   --->   Operation 83 'zext' 'sum5_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%sk_addr_3 = getelementptr [3504 x i8]* %sk, i64 0, i64 %sum5_i_cast" [poly.c:441->packing.c:135]   --->   Operation 84 'getelementptr' 'sk_addr_3' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_9 : Operation 85 [2/2] (2.77ns)   --->   "%sk_load_3 = load i8* %sk_addr_3, align 1" [poly.c:441->packing.c:135]   --->   Operation 85 'load' 'sk_load_3' <Predicate = (!tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 86 'br' <Predicate = (tmp_i)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 7.35>
ST_10 : Operation 87 [1/2] (2.77ns)   --->   "%sk_load_3 = load i8* %sk_addr_3, align 1" [poly.c:441->packing.c:135]   --->   Operation 87 'load' 'sk_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i8 %sk_load_3 to i4" [poly.c:441->packing.c:135]   --->   Operation 88 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_134_i_cast_cast = zext i4 %tmp_10 to i15" [poly.c:441->packing.c:135]   --->   Operation 89 'zext' 'tmp_134_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i8 %i_i to i7" [poly.c:440->packing.c:135]   --->   Operation 90 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_14 = shl i8 %i_i, 1" [poly.c:441->packing.c:135]   --->   Operation 91 'shl' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i7.i1(i3 %i_3, i7 %tmp_11, i1 false)" [packing.c:134]   --->   Operation 92 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_18 = zext i11 %tmp_17 to i64" [poly.c:441->packing.c:135]   --->   Operation 93 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%s1_vec_coeffs_addr = getelementptr [1024 x i32]* %s1_vec_coeffs, i64 0, i64 %tmp_18" [poly.c:441->packing.c:135]   --->   Operation 94 'getelementptr' 's1_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_137_i = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %sk_load_3, i32 4, i32 7)" [poly.c:442->packing.c:135]   --->   Operation 95 'partselect' 'tmp_137_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_137_i_cast_cast = zext i4 %tmp_137_i to i15" [poly.c:442->packing.c:135]   --->   Operation 96 'zext' 'tmp_137_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_138_i = or i8 %tmp_14, 1" [poly.c:442->packing.c:135]   --->   Operation 97 'or' 'tmp_138_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_3, i8 %tmp_138_i)" [packing.c:134]   --->   Operation 98 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_20 = zext i11 %tmp_19 to i64" [poly.c:442->packing.c:135]   --->   Operation 99 'zext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%s1_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %s1_vec_coeffs, i64 0, i64 %tmp_20" [poly.c:442->packing.c:135]   --->   Operation 100 'getelementptr' 's1_vec_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.80ns)   --->   "%tmp_140_i = sub i15 -8186, %tmp_134_i_cast_cast" [poly.c:443->packing.c:135]   --->   Operation 101 'sub' 'tmp_140_i' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_140_i_cast1 = sext i15 %tmp_140_i to i23" [poly.c:443->packing.c:135]   --->   Operation 102 'sext' 'tmp_140_i_cast1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_140_i_cast = zext i23 %tmp_140_i_cast1 to i32" [poly.c:443->packing.c:135]   --->   Operation 103 'zext' 'tmp_140_i_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (2.77ns)   --->   "store i32 %tmp_140_i_cast, i32* %s1_vec_coeffs_addr, align 4" [poly.c:443->packing.c:135]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_10 : Operation 105 [1/1] (1.80ns)   --->   "%tmp_141_i = sub i15 -8186, %tmp_137_i_cast_cast" [poly.c:444->packing.c:135]   --->   Operation 105 'sub' 'tmp_141_i' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_141_i_cast1 = sext i15 %tmp_141_i to i23" [poly.c:444->packing.c:135]   --->   Operation 106 'sext' 'tmp_141_i_cast1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_141_i_cast = zext i23 %tmp_141_i_cast1 to i32" [poly.c:444->packing.c:135]   --->   Operation 107 'zext' 'tmp_141_i_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (2.77ns)   --->   "store i32 %tmp_141_i_cast, i32* %s1_vec_coeffs_addr_1, align 4" [poly.c:444->packing.c:135]   --->   Operation 108 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "br label %6" [poly.c:440->packing.c:135]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 1.35>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%i_4 = phi i3 [ %i_11, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 110 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (1.00ns)   --->   "%tmp_8 = icmp eq i3 %i_4, -3" [packing.c:138]   --->   Operation 111 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 112 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (1.34ns)   --->   "%i_11 = add i3 %i_4, 1" [packing.c:138]   --->   Operation 113 'add' 'i_11' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.preheader.preheader, label %8" [packing.c:138]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %i_4, i7 0)" [packing.c:139]   --->   Operation 115 'bitconcatenate' 'tmp_5' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i10 %tmp_5 to i11" [poly.c:416->packing.c:139]   --->   Operation 116 'zext' 'tmp_12_cast' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (1.35ns)   --->   "br label %9" [poly.c:440->packing.c:139]   --->   Operation 117 'br' <Predicate = (!tmp_8)> <Delay = 1.35>
ST_11 : Operation 118 [1/1] (1.35ns)   --->   "br label %.preheader" [packing.c:142]   --->   Operation 118 'br' <Predicate = (tmp_8)> <Delay = 1.35>

State 12 <SV = 6> <Delay = 6.27>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%i_i1 = phi i8 [ 0, %8 ], [ %i_17, %10 ]"   --->   Operation 119 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (1.24ns)   --->   "%tmp_i2 = icmp eq i8 %i_i1, -128" [poly.c:440->packing.c:139]   --->   Operation 120 'icmp' 'tmp_i2' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 121 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (1.71ns)   --->   "%i_17 = add i8 %i_i1, 1" [poly.c:440->packing.c:139]   --->   Operation 122 'add' 'i_17' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %tmp_i2, label %.preheader6.loopexit, label %10" [poly.c:440->packing.c:139]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_i3_cast = zext i8 %i_i1 to i10" [poly.c:440->packing.c:139]   --->   Operation 124 'zext' 'tmp_i3_cast' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (1.74ns)   --->   "%tmp6 = add i10 -400, %tmp_i3_cast" [poly.c:440->packing.c:139]   --->   Operation 125 'add' 'tmp6' <Predicate = (!tmp_i2)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%tmp6_cast = zext i10 %tmp6 to i11" [poly.c:440->packing.c:139]   --->   Operation 126 'zext' 'tmp6_cast' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (1.74ns)   --->   "%sum5_i4 = add i11 %tmp6_cast, %tmp_12_cast" [poly.c:440->packing.c:139]   --->   Operation 127 'add' 'sum5_i4' <Predicate = (!tmp_i2)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%sum5_i4_cast = zext i11 %sum5_i4 to i64" [poly.c:440->packing.c:139]   --->   Operation 128 'zext' 'sum5_i4_cast' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%sk_addr_4 = getelementptr [3504 x i8]* %sk, i64 0, i64 %sum5_i4_cast" [poly.c:441->packing.c:139]   --->   Operation 129 'getelementptr' 'sk_addr_4' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_12 : Operation 130 [2/2] (2.77ns)   --->   "%sk_load_4 = load i8* %sk_addr_4, align 1" [poly.c:441->packing.c:139]   --->   Operation 130 'load' 'sk_load_4' <Predicate = (!tmp_i2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 131 'br' <Predicate = (tmp_i2)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 7.35>
ST_13 : Operation 132 [1/2] (2.77ns)   --->   "%sk_load_4 = load i8* %sk_addr_4, align 1" [poly.c:441->packing.c:139]   --->   Operation 132 'load' 'sk_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i8 %sk_load_4 to i4" [poly.c:441->packing.c:139]   --->   Operation 133 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_143_i_cast_cast = zext i4 %tmp_21 to i15" [poly.c:441->packing.c:139]   --->   Operation 134 'zext' 'tmp_143_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i8 %i_i1 to i7" [poly.c:440->packing.c:139]   --->   Operation 135 'trunc' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_27 = shl i8 %i_i1, 1" [poly.c:441->packing.c:139]   --->   Operation 136 'shl' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_23 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i7.i1(i3 %i_4, i7 %tmp_22, i1 false)" [packing.c:138]   --->   Operation 137 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_24 = zext i11 %tmp_23 to i64" [poly.c:441->packing.c:139]   --->   Operation 138 'zext' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%s2_vec_coeffs_addr = getelementptr [1280 x i32]* %s2_vec_coeffs, i64 0, i64 %tmp_24" [poly.c:441->packing.c:139]   --->   Operation 139 'getelementptr' 's2_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_146_i = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %sk_load_4, i32 4, i32 7)" [poly.c:442->packing.c:139]   --->   Operation 140 'partselect' 'tmp_146_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_146_i_cast_cast = zext i4 %tmp_146_i to i15" [poly.c:442->packing.c:139]   --->   Operation 141 'zext' 'tmp_146_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_147_i = or i8 %tmp_27, 1" [poly.c:442->packing.c:139]   --->   Operation 142 'or' 'tmp_147_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_25 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_4, i8 %tmp_147_i)" [packing.c:138]   --->   Operation 143 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_26 = zext i11 %tmp_25 to i64" [poly.c:442->packing.c:139]   --->   Operation 144 'zext' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%s2_vec_coeffs_addr_1 = getelementptr [1280 x i32]* %s2_vec_coeffs, i64 0, i64 %tmp_26" [poly.c:442->packing.c:139]   --->   Operation 145 'getelementptr' 's2_vec_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (1.80ns)   --->   "%tmp_149_i = sub i15 -8186, %tmp_143_i_cast_cast" [poly.c:443->packing.c:139]   --->   Operation 146 'sub' 'tmp_149_i' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_149_i_cast1 = sext i15 %tmp_149_i to i23" [poly.c:443->packing.c:139]   --->   Operation 147 'sext' 'tmp_149_i_cast1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_149_i_cast = zext i23 %tmp_149_i_cast1 to i32" [poly.c:443->packing.c:139]   --->   Operation 148 'zext' 'tmp_149_i_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (2.77ns)   --->   "store i32 %tmp_149_i_cast, i32* %s2_vec_coeffs_addr, align 4" [poly.c:443->packing.c:139]   --->   Operation 149 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_13 : Operation 150 [1/1] (1.80ns)   --->   "%tmp_150_i = sub i15 -8186, %tmp_146_i_cast_cast" [poly.c:444->packing.c:139]   --->   Operation 150 'sub' 'tmp_150_i' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_150_i_cast1 = sext i15 %tmp_150_i to i23" [poly.c:444->packing.c:139]   --->   Operation 151 'sext' 'tmp_150_i_cast1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_150_i_cast = zext i23 %tmp_150_i_cast1 to i32" [poly.c:444->packing.c:139]   --->   Operation 152 'zext' 'tmp_150_i_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (2.77ns)   --->   "store i32 %tmp_150_i_cast, i32* %s2_vec_coeffs_addr_1, align 4" [poly.c:444->packing.c:139]   --->   Operation 153 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "br label %9" [poly.c:440->packing.c:139]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 6> <Delay = 3.20>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%i_5 = phi i3 [ %i_16, %.preheader.loopexit ], [ 0, %.preheader.preheader ]"   --->   Operation 155 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (1.00ns)   --->   "%tmp_7 = icmp eq i3 %i_5, -3" [packing.c:142]   --->   Operation 156 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 157 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (1.34ns)   --->   "%i_16 = add i3 %i_5, 1" [packing.c:142]   --->   Operation 158 'add' 'i_16' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %14, label %11" [packing.c:142]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %i_5, i9 0)" [packing.c:143]   --->   Operation 160 'bitconcatenate' 'p_shl' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i12 %p_shl to i13" [packing.c:143]   --->   Operation 161 'zext' 'p_shl_cast' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%p_shl8 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %i_5, i6 0)" [packing.c:143]   --->   Operation 162 'bitconcatenate' 'p_shl8' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i9 %p_shl8 to i13" [packing.c:143]   --->   Operation 163 'zext' 'p_shl8_cast' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_s = sub i13 %p_shl_cast, %p_shl8_cast" [packing.c:143]   --->   Operation 164 'sub' 'tmp_s' <Predicate = (!tmp_7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 165 [1/1] (3.20ns) (root node of TernaryAdder)   --->   "%sum_cast = add i13 %tmp_s, 1264" [packing.c:143]   --->   Operation 165 'add' 'sum_cast' <Predicate = (!tmp_7)> <Delay = 3.20> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 166 [1/1] (1.35ns)   --->   "br label %12" [poly.c:548->packing.c:143]   --->   Operation 166 'br' <Predicate = (!tmp_7)> <Delay = 1.35>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "ret void" [packing.c:144]   --->   Operation 167 'ret' <Predicate = (tmp_7)> <Delay = 0.00>

State 15 <SV = 7> <Delay = 8.05>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%i_i2 = phi i7 [ 0, %11 ], [ %i_18, %13 ]"   --->   Operation 168 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%i_i2_cast1 = zext i7 %i_i2 to i10" [poly.c:548->packing.c:143]   --->   Operation 169 'zext' 'i_i2_cast1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (1.23ns)   --->   "%tmp_i3 = icmp eq i7 %i_i2, -64" [poly.c:548->packing.c:143]   --->   Operation 170 'icmp' 'tmp_i3' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 171 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (1.66ns)   --->   "%i_18 = add i7 %i_i2, 1" [poly.c:548->packing.c:143]   --->   Operation 172 'add' 'i_18' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %tmp_i3, label %.preheader.loopexit, label %13" [poly.c:548->packing.c:143]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i7 %i_i2 to i6" [poly.c:548->packing.c:143]   --->   Operation 174 'trunc' 'tmp_28' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%p_shl_i = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_28, i3 0)" [poly.c:549->packing.c:143]   --->   Operation 175 'bitconcatenate' 'p_shl_i' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i9 %p_shl_i to i10" [poly.c:549->packing.c:143]   --->   Operation 176 'zext' 'p_shl_i_cast' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (1.73ns)   --->   "%tmp_i4 = sub i10 %p_shl_i_cast, %i_i2_cast1" [poly.c:549->packing.c:143]   --->   Operation 177 'sub' 'tmp_i4' <Predicate = (!tmp_i3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_40_i_cast = sext i10 %tmp_i4 to i13" [poly.c:549->packing.c:143]   --->   Operation 178 'sext' 'tmp_40_i_cast' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (1.79ns)   --->   "%sum9_i = add i13 %sum_cast, %tmp_40_i_cast" [packing.c:143]   --->   Operation 179 'add' 'sum9_i' <Predicate = (!tmp_i3)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%sum9_i_cast = sext i13 %sum9_i to i64" [packing.c:143]   --->   Operation 180 'sext' 'sum9_i_cast' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%sk_addr_5 = getelementptr [3504 x i8]* %sk, i64 0, i64 %sum9_i_cast" [poly.c:549->packing.c:143]   --->   Operation 181 'getelementptr' 'sk_addr_5' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_15 : Operation 182 [2/2] (2.77ns)   --->   "%sk_load_5 = load i8* %sk_addr_5, align 1" [poly.c:549->packing.c:143]   --->   Operation 182 'load' 'sk_load_5' <Predicate = (!tmp_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_15 : Operation 183 [1/1] (1.74ns)   --->   "%tmp_43_i = add i10 1, %tmp_i4" [poly.c:550->packing.c:143]   --->   Operation 183 'add' 'tmp_43_i' <Predicate = (!tmp_i3)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_44_i_cast = sext i10 %tmp_43_i to i13" [poly.c:550->packing.c:143]   --->   Operation 184 'sext' 'tmp_44_i_cast' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (1.79ns)   --->   "%sum_i = add i13 %sum_cast, %tmp_44_i_cast" [packing.c:143]   --->   Operation 185 'add' 'sum_i' <Predicate = (!tmp_i3)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%sum_i_cast = sext i13 %sum_i to i64" [packing.c:143]   --->   Operation 186 'sext' 'sum_i_cast' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%sk_addr_6 = getelementptr [3504 x i8]* %sk, i64 0, i64 %sum_i_cast" [poly.c:550->packing.c:143]   --->   Operation 187 'getelementptr' 'sk_addr_6' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_15 : Operation 188 [2/2] (2.77ns)   --->   "%sk_load_6 = load i8* %sk_addr_6, align 1" [poly.c:550->packing.c:143]   --->   Operation 188 'load' 'sk_load_6' <Predicate = (!tmp_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 189 'br' <Predicate = (tmp_i3)> <Delay = 0.00>

State 16 <SV = 8> <Delay = 7.55>
ST_16 : Operation 190 [1/2] (2.77ns)   --->   "%sk_load_5 = load i8* %sk_addr_5, align 1" [poly.c:549->packing.c:143]   --->   Operation 190 'load' 'sk_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_29 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i6.i2(i3 %i_5, i6 %tmp_28, i2 0)" [packing.c:142]   --->   Operation 191 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_30 = zext i11 %tmp_29 to i64" [poly.c:549->packing.c:143]   --->   Operation 192 'zext' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%t0_vec_coeffs_addr = getelementptr [1280 x i32]* %t0_vec_coeffs, i64 0, i64 %tmp_30" [poly.c:549->packing.c:143]   --->   Operation 193 'getelementptr' 't0_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 194 [1/2] (2.77ns)   --->   "%sk_load_6 = load i8* %sk_addr_6, align 1" [poly.c:550->packing.c:143]   --->   Operation 194 'load' 'sk_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i8 %sk_load_6 to i6" [poly.c:550->packing.c:143]   --->   Operation 195 'trunc' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_15_i = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_39, i8 %sk_load_5)" [poly.c:550->packing.c:143]   --->   Operation 196 'bitconcatenate' 'tmp_15_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_46_i_cast = zext i14 %tmp_15_i to i24" [poly.c:552->packing.c:143]   --->   Operation 197 'zext' 'tmp_46_i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (1.74ns)   --->   "%tmp_50_i = add i10 2, %tmp_i4" [poly.c:553->packing.c:143]   --->   Operation 198 'add' 'tmp_50_i' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_51_i_cast = sext i10 %tmp_50_i to i13" [poly.c:553->packing.c:143]   --->   Operation 199 'sext' 'tmp_51_i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (1.79ns)   --->   "%sum1_i = add i13 %sum_cast, %tmp_51_i_cast" [packing.c:143]   --->   Operation 200 'add' 'sum1_i' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%sum1_i_cast = sext i13 %sum1_i to i64" [packing.c:143]   --->   Operation 201 'sext' 'sum1_i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%sk_addr_7 = getelementptr [3504 x i8]* %sk, i64 0, i64 %sum1_i_cast" [poly.c:553->packing.c:143]   --->   Operation 202 'getelementptr' 'sk_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [2/2] (2.77ns)   --->   "%sk_load_7 = load i8* %sk_addr_7, align 1" [poly.c:553->packing.c:143]   --->   Operation 203 'load' 'sk_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_16 : Operation 204 [1/1] (1.74ns)   --->   "%tmp_55_i = add i10 3, %tmp_i4" [poly.c:554->packing.c:143]   --->   Operation 204 'add' 'tmp_55_i' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_56_i_cast = sext i10 %tmp_55_i to i13" [poly.c:554->packing.c:143]   --->   Operation 205 'sext' 'tmp_56_i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (1.79ns)   --->   "%sum2_i = add i13 %sum_cast, %tmp_56_i_cast" [packing.c:143]   --->   Operation 206 'add' 'sum2_i' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%sum2_i_cast = sext i13 %sum2_i to i64" [packing.c:143]   --->   Operation 207 'sext' 'sum2_i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%sk_addr_8 = getelementptr [3504 x i8]* %sk, i64 0, i64 %sum2_i_cast" [poly.c:554->packing.c:143]   --->   Operation 208 'getelementptr' 'sk_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [2/2] (2.77ns)   --->   "%sk_load_8 = load i8* %sk_addr_8, align 1" [poly.c:554->packing.c:143]   --->   Operation 209 'load' 'sk_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_16 : Operation 210 [1/1] (2.01ns)   --->   "%tmp_83_i = sub i24 -8388607, %tmp_46_i_cast" [poly.c:563->packing.c:143]   --->   Operation 210 'sub' 'tmp_83_i' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_83_i_cast = zext i24 %tmp_83_i to i32" [poly.c:563->packing.c:143]   --->   Operation 211 'zext' 'tmp_83_i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (2.77ns)   --->   "store i32 %tmp_83_i_cast, i32* %t0_vec_coeffs_addr, align 4" [poly.c:563->packing.c:143]   --->   Operation 212 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 17 <SV = 9> <Delay = 7.55>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_41_i = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_28, i2 0)" [poly.c:549->packing.c:143]   --->   Operation 213 'bitconcatenate' 'tmp_41_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node tmp_84_i)   --->   "%tmp_47_i = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %sk_load_6, i32 6, i32 7)" [poly.c:552->packing.c:143]   --->   Operation 214 'partselect' 'tmp_47_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node tmp_84_i)   --->   "%tmp_31 = zext i2 %tmp_47_i to i8" [poly.c:552->packing.c:143]   --->   Operation 215 'zext' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_48_i = or i8 %tmp_41_i, 1" [poly.c:552->packing.c:143]   --->   Operation 216 'or' 'tmp_48_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_32 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_5, i8 %tmp_48_i)" [packing.c:142]   --->   Operation 217 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_33 = zext i11 %tmp_32 to i64" [poly.c:552->packing.c:143]   --->   Operation 218 'zext' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%t0_vec_coeffs_addr_1 = getelementptr [1280 x i32]* %t0_vec_coeffs, i64 0, i64 %tmp_33" [poly.c:552->packing.c:143]   --->   Operation 219 'getelementptr' 't0_vec_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/2] (2.77ns)   --->   "%sk_load_7 = load i8* %sk_addr_7, align 1" [poly.c:553->packing.c:143]   --->   Operation 220 'load' 'sk_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_17 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node tmp_84_i)   --->   "%tmp_53_i = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %sk_load_7, i2 0)" [poly.c:553->packing.c:143]   --->   Operation 221 'bitconcatenate' 'tmp_53_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 222 [1/2] (2.77ns)   --->   "%sk_load_8 = load i8* %sk_addr_8, align 1" [poly.c:554->packing.c:143]   --->   Operation 222 'load' 'sk_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_17 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node tmp_84_i)   --->   "%tmp_40 = trunc i8 %sk_load_8 to i4" [poly.c:554->packing.c:143]   --->   Operation 223 'trunc' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node tmp_84_i)   --->   "%tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_31)" [poly.c:552->packing.c:143]   --->   Operation 224 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node tmp_84_i)   --->   "%tmp_13 = or i10 %tmp_12, %tmp_53_i" [poly.c:552->packing.c:143]   --->   Operation 225 'or' 'tmp_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node tmp_84_i)   --->   "%tmp_60_i = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %tmp_40, i10 %tmp_13)" [poly.c:554->packing.c:143]   --->   Operation 226 'bitconcatenate' 'tmp_60_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node tmp_84_i)   --->   "%tmp_60_i_cast = zext i14 %tmp_60_i to i24" [poly.c:554->packing.c:143]   --->   Operation 227 'zext' 'tmp_60_i_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (1.74ns)   --->   "%tmp_64_i = add i10 4, %tmp_i4" [poly.c:557->packing.c:143]   --->   Operation 228 'add' 'tmp_64_i' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_65_i_cast = sext i10 %tmp_64_i to i13" [poly.c:557->packing.c:143]   --->   Operation 229 'sext' 'tmp_65_i_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (1.79ns)   --->   "%sum3_i = add i13 %sum_cast, %tmp_65_i_cast" [packing.c:143]   --->   Operation 230 'add' 'sum3_i' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%sum3_i_cast = sext i13 %sum3_i to i64" [packing.c:143]   --->   Operation 231 'sext' 'sum3_i_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%sk_addr_9 = getelementptr [3504 x i8]* %sk, i64 0, i64 %sum3_i_cast" [poly.c:557->packing.c:143]   --->   Operation 232 'getelementptr' 'sk_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [2/2] (2.77ns)   --->   "%sk_load_9 = load i8* %sk_addr_9, align 1" [poly.c:557->packing.c:143]   --->   Operation 233 'load' 'sk_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_17 : Operation 234 [1/1] (1.74ns)   --->   "%tmp_69_i = add i10 5, %tmp_i4" [poly.c:558->packing.c:143]   --->   Operation 234 'add' 'tmp_69_i' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_70_i_cast = sext i10 %tmp_69_i to i13" [poly.c:558->packing.c:143]   --->   Operation 235 'sext' 'tmp_70_i_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (1.79ns)   --->   "%sum4_i = add i13 %sum_cast, %tmp_70_i_cast" [packing.c:143]   --->   Operation 236 'add' 'sum4_i' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%sum4_i_cast = sext i13 %sum4_i to i64" [packing.c:143]   --->   Operation 237 'sext' 'sum4_i_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%sk_addr_10 = getelementptr [3504 x i8]* %sk, i64 0, i64 %sum4_i_cast" [poly.c:558->packing.c:143]   --->   Operation 238 'getelementptr' 'sk_addr_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 239 [2/2] (2.77ns)   --->   "%sk_load_10 = load i8* %sk_addr_10, align 1" [poly.c:558->packing.c:143]   --->   Operation 239 'load' 'sk_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_17 : Operation 240 [1/1] (1.74ns)   --->   "%tmp_78_i = add i10 6, %tmp_i4" [poly.c:561->packing.c:143]   --->   Operation 240 'add' 'tmp_78_i' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_79_i_cast = sext i10 %tmp_78_i to i13" [poly.c:561->packing.c:143]   --->   Operation 241 'sext' 'tmp_79_i_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (1.79ns)   --->   "%sum5_i5 = add i13 %sum_cast, %tmp_79_i_cast" [packing.c:143]   --->   Operation 242 'add' 'sum5_i5' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (2.01ns) (out node of the LUT)   --->   "%tmp_84_i = sub i24 -8388607, %tmp_60_i_cast" [poly.c:564->packing.c:143]   --->   Operation 243 'sub' 'tmp_84_i' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_84_i_cast = zext i24 %tmp_84_i to i32" [poly.c:564->packing.c:143]   --->   Operation 244 'zext' 'tmp_84_i_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (2.77ns)   --->   "store i32 %tmp_84_i_cast, i32* %t0_vec_coeffs_addr_1, align 4" [poly.c:564->packing.c:143]   --->   Operation 245 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 18 <SV = 10> <Delay = 7.55>
ST_18 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node tmp_85_i)   --->   "%tmp_61_i = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %sk_load_8, i32 4, i32 7)" [poly.c:556->packing.c:143]   --->   Operation 246 'partselect' 'tmp_61_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node tmp_85_i)   --->   "%tmp_34 = zext i4 %tmp_61_i to i8" [poly.c:556->packing.c:143]   --->   Operation 247 'zext' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_62_i = or i8 %tmp_41_i, 2" [poly.c:556->packing.c:143]   --->   Operation 248 'or' 'tmp_62_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_35 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_5, i8 %tmp_62_i)" [packing.c:142]   --->   Operation 249 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_36 = zext i11 %tmp_35 to i64" [poly.c:556->packing.c:143]   --->   Operation 250 'zext' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "%t0_vec_coeffs_addr_2 = getelementptr [1280 x i32]* %t0_vec_coeffs, i64 0, i64 %tmp_36" [poly.c:556->packing.c:143]   --->   Operation 251 'getelementptr' 't0_vec_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 252 [1/2] (2.77ns)   --->   "%sk_load_9 = load i8* %sk_addr_9, align 1" [poly.c:557->packing.c:143]   --->   Operation 252 'load' 'sk_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_18 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node tmp_85_i)   --->   "%tmp_67_i = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %sk_load_9, i4 0)" [poly.c:557->packing.c:143]   --->   Operation 253 'bitconcatenate' 'tmp_67_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 254 [1/2] (2.77ns)   --->   "%sk_load_10 = load i8* %sk_addr_10, align 1" [poly.c:558->packing.c:143]   --->   Operation 254 'load' 'sk_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_18 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node tmp_85_i)   --->   "%tmp_41 = trunc i8 %sk_load_10 to i2" [poly.c:558->packing.c:143]   --->   Operation 255 'trunc' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node tmp_85_i)   --->   "%tmp_15 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 0, i8 %tmp_34)" [poly.c:556->packing.c:143]   --->   Operation 256 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node tmp_85_i)   --->   "%tmp_16 = or i12 %tmp_15, %tmp_67_i" [poly.c:556->packing.c:143]   --->   Operation 257 'or' 'tmp_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node tmp_85_i)   --->   "%tmp_74_i = call i14 @_ssdm_op_BitConcatenate.i14.i2.i12(i2 %tmp_41, i12 %tmp_16)" [poly.c:558->packing.c:143]   --->   Operation 258 'bitconcatenate' 'tmp_74_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node tmp_85_i)   --->   "%tmp_74_i_cast = zext i14 %tmp_74_i to i24" [poly.c:558->packing.c:143]   --->   Operation 259 'zext' 'tmp_74_i_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_75_i = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %sk_load_10, i32 2, i32 7)" [poly.c:560->packing.c:143]   --->   Operation 260 'partselect' 'tmp_75_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%sum5_i5_cast = sext i13 %sum5_i5 to i64" [packing.c:143]   --->   Operation 261 'sext' 'sum5_i5_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%sk_addr_11 = getelementptr [3504 x i8]* %sk, i64 0, i64 %sum5_i5_cast" [poly.c:561->packing.c:143]   --->   Operation 262 'getelementptr' 'sk_addr_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 263 [2/2] (2.77ns)   --->   "%sk_load_11 = load i8* %sk_addr_11, align 1" [poly.c:561->packing.c:143]   --->   Operation 263 'load' 'sk_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_18 : Operation 264 [1/1] (2.01ns) (out node of the LUT)   --->   "%tmp_85_i = sub i24 -8388607, %tmp_74_i_cast" [poly.c:565->packing.c:143]   --->   Operation 264 'sub' 'tmp_85_i' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_85_i_cast = zext i24 %tmp_85_i to i32" [poly.c:565->packing.c:143]   --->   Operation 265 'zext' 'tmp_85_i_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (2.77ns)   --->   "store i32 %tmp_85_i_cast, i32* %t0_vec_coeffs_addr_2, align 4" [poly.c:565->packing.c:143]   --->   Operation 266 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 19 <SV = 11> <Delay = 7.55>
ST_19 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_76_i = or i8 %tmp_41_i, 3" [poly.c:560->packing.c:143]   --->   Operation 267 'or' 'tmp_76_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_37 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_5, i8 %tmp_76_i)" [packing.c:142]   --->   Operation 268 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_38 = zext i11 %tmp_37 to i64" [poly.c:560->packing.c:143]   --->   Operation 269 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "%t0_vec_coeffs_addr_3 = getelementptr [1280 x i32]* %t0_vec_coeffs, i64 0, i64 %tmp_38" [poly.c:560->packing.c:143]   --->   Operation 270 'getelementptr' 't0_vec_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 271 [1/2] (2.77ns)   --->   "%sk_load_11 = load i8* %sk_addr_11, align 1" [poly.c:561->packing.c:143]   --->   Operation 271 'load' 'sk_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_19 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_82_i = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %sk_load_11, i6 %tmp_75_i)" [poly.c:561->packing.c:143]   --->   Operation 272 'bitconcatenate' 'tmp_82_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_82_i_cast = zext i14 %tmp_82_i to i24" [poly.c:561->packing.c:143]   --->   Operation 273 'zext' 'tmp_82_i_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 274 [1/1] (2.01ns)   --->   "%tmp_86_i = sub i24 -8388607, %tmp_82_i_cast" [poly.c:566->packing.c:143]   --->   Operation 274 'sub' 'tmp_86_i' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_86_i_cast = zext i24 %tmp_86_i to i32" [poly.c:566->packing.c:143]   --->   Operation 275 'zext' 'tmp_86_i_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 276 [1/1] (2.77ns)   --->   "store i32 %tmp_86_i_cast, i32* %t0_vec_coeffs_addr_3, align 4" [poly.c:566->packing.c:143]   --->   Operation 276 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_19 : Operation 277 [1/1] (0.00ns)   --->   "br label %12" [poly.c:548->packing.c:143]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', packing.c:122) [9]  (1.35 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packing.c:122) [9]  (0 ns)
	'getelementptr' operation ('sk_addr', packing.c:123) [16]  (0 ns)
	'load' operation ('sk_load', packing.c:123) on array 'sk' [17]  (2.77 ns)

 <State 3>: 4.61ns
The critical path consists of the following:
	'load' operation ('sk_load', packing.c:123) on array 'sk' [17]  (2.77 ns)
	'store' operation (packing.c:123) of variable 'sk_load', packing.c:123 on array 'rho' [19]  (1.83 ns)

 <State 4>: 3.56ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packing.c:126) [24]  (0 ns)
	'xor' operation ('sum2', packing.c:126) [30]  (0.788 ns)
	'getelementptr' operation ('sk_addr_1', packing.c:127) [32]  (0 ns)
	'load' operation ('sk_load_1', packing.c:127) on array 'sk' [33]  (2.77 ns)

 <State 5>: 4.61ns
The critical path consists of the following:
	'load' operation ('sk_load_1', packing.c:127) on array 'sk' [33]  (2.77 ns)
	'store' operation (packing.c:127) of variable 'sk_load_1', packing.c:127 on array 'rho' [35]  (1.83 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packing.c:130) [40]  (0 ns)
	'getelementptr' operation ('sk_addr_2', packing.c:131) [49]  (0 ns)
	'load' operation ('sk_load_2', packing.c:131) on array 'sk' [50]  (2.77 ns)

 <State 7>: 5.54ns
The critical path consists of the following:
	'load' operation ('sk_load_2', packing.c:131) on array 'sk' [50]  (2.77 ns)
	'store' operation (packing.c:131) of variable 'sk_load_2', packing.c:131 on array 'tr' [54]  (2.77 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:440->packing.c:135) [71]  (1.35 ns)

 <State 9>: 4.51ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:440->packing.c:135) [71]  (0 ns)
	'add' operation ('sum5_i', packing.c:135) [78]  (1.73 ns)
	'getelementptr' operation ('sk_addr_3', poly.c:441->packing.c:135) [80]  (0 ns)
	'load' operation ('sk_load_3', poly.c:441->packing.c:135) on array 'sk' [81]  (2.77 ns)

 <State 10>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_3', poly.c:441->packing.c:135) on array 'sk' [81]  (2.77 ns)
	'sub' operation ('tmp_141_i', poly.c:444->packing.c:135) [99]  (1.81 ns)
	'store' operation (poly.c:444->packing.c:135) of variable 'tmp_141_i_cast', poly.c:444->packing.c:135 on array 's1_vec_coeffs' [102]  (2.77 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:440->packing.c:139) [119]  (1.35 ns)

 <State 12>: 6.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:440->packing.c:139) [119]  (0 ns)
	'add' operation ('tmp6', poly.c:440->packing.c:139) [126]  (1.75 ns)
	'add' operation ('sum5_i4', poly.c:440->packing.c:139) [128]  (1.75 ns)
	'getelementptr' operation ('sk_addr_4', poly.c:441->packing.c:139) [130]  (0 ns)
	'load' operation ('sk_load_4', poly.c:441->packing.c:139) on array 'sk' [131]  (2.77 ns)

 <State 13>: 7.35ns
The critical path consists of the following:
	'load' operation ('sk_load_4', poly.c:441->packing.c:139) on array 'sk' [131]  (2.77 ns)
	'sub' operation ('tmp_149_i', poly.c:443->packing.c:139) [145]  (1.81 ns)
	'store' operation (poly.c:443->packing.c:139) of variable 'tmp_149_i_cast', poly.c:443->packing.c:139 on array 's2_vec_coeffs' [148]  (2.77 ns)

 <State 14>: 3.21ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packing.c:142) [159]  (0 ns)
	'sub' operation ('tmp_s', packing.c:143) [169]  (0 ns)
	'add' operation ('sum_cast', packing.c:143) [170]  (3.21 ns)

 <State 15>: 8.05ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:548->packing.c:143) [173]  (0 ns)
	'sub' operation ('tmp_i4', poly.c:549->packing.c:143) [183]  (1.73 ns)
	'add' operation ('tmp_43_i', poly.c:550->packing.c:143) [193]  (1.75 ns)
	'add' operation ('sum_i', packing.c:143) [195]  (1.79 ns)
	'getelementptr' operation ('sk_addr_6', poly.c:550->packing.c:143) [197]  (0 ns)
	'load' operation ('sk_load_6', poly.c:550->packing.c:143) on array 'sk' [198]  (2.77 ns)

 <State 16>: 7.55ns
The critical path consists of the following:
	'load' operation ('sk_load_5', poly.c:549->packing.c:143) on array 'sk' [188]  (2.77 ns)
	'sub' operation ('tmp_83_i', poly.c:563->packing.c:143) [263]  (2.01 ns)
	'store' operation (poly.c:563->packing.c:143) of variable 'tmp_83_i_cast', poly.c:563->packing.c:143 on array 't0_vec_coeffs' [265]  (2.77 ns)

 <State 17>: 7.55ns
The critical path consists of the following:
	'load' operation ('sk_load_7', poly.c:553->packing.c:143) on array 'sk' [213]  (2.77 ns)
	'or' operation ('tmp_13', poly.c:552->packing.c:143) [223]  (0 ns)
	'sub' operation ('tmp_84_i', poly.c:564->packing.c:143) [266]  (2.01 ns)
	'store' operation (poly.c:564->packing.c:143) of variable 'tmp_84_i_cast', poly.c:564->packing.c:143 on array 't0_vec_coeffs' [268]  (2.77 ns)

 <State 18>: 7.55ns
The critical path consists of the following:
	'load' operation ('sk_load_9', poly.c:557->packing.c:143) on array 'sk' [237]  (2.77 ns)
	'or' operation ('tmp_16', poly.c:556->packing.c:143) [247]  (0 ns)
	'sub' operation ('tmp_85_i', poly.c:565->packing.c:143) [269]  (2.01 ns)
	'store' operation (poly.c:565->packing.c:143) of variable 'tmp_85_i_cast', poly.c:565->packing.c:143 on array 't0_vec_coeffs' [271]  (2.77 ns)

 <State 19>: 7.55ns
The critical path consists of the following:
	'load' operation ('sk_load_11', poly.c:561->packing.c:143) on array 'sk' [260]  (2.77 ns)
	'sub' operation ('tmp_86_i', poly.c:566->packing.c:143) [272]  (2.01 ns)
	'store' operation (poly.c:566->packing.c:143) of variable 'tmp_86_i_cast', poly.c:566->packing.c:143 on array 't0_vec_coeffs' [274]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
