set ::env(PROJECT_NAME) vhdl-hdmi-out
set ::env(DESIGN_TOP) hdmi_out
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/vhdl-hdmi-out/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/vhdl-hdmi-out/rtl/hdmi_out.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
