
# 1 Background
> CGRA

# related works

> memory conflict

If two data elements accessed in the same cycle reside in the same memory bgank with a single read port
# 2 memory partition


## solution 1 
 