{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"conv"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"conv.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"46"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"conv.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":6
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":59
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"68"
                  , "Latency":"151"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":7
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":61
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Stores to":"input"
                  , "Start Cycle":"220"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":8
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":40
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"68"
                  , "Latency":"151"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":9
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":40
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Stores to":"weight"
                  , "Start Cycle":"220"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":10
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":68
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"weight"
                  , "Start Cycle":"287"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":11
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":68
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"input"
                  , "Start Cycle":"287"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":13
              , "name":"loop"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"14"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":14
              , "name":"loop end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"487"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"487"
              , "II":"1511165403"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 1511165403. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"conv.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":12
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":75
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":15
              , "name":"begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"11"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":17
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":18
              , "name":"weight"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":20
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"256 bytes"
                  , "Implemented size":"768 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"8 words"
                  , "Total replication":"3"
                  , "Additional Information":"Replicated 3 times to efficiently support multiple simultaneous workgroups"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":22
              , "name":"input"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":21
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"256 bytes"
                  , "Implemented size":"768 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"8 words"
                  , "Total replication":"3"
                  , "Additional Information":"Replicated 3 times to efficiently support multiple simultaneous workgroups"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":27
      , "name":"batchnorm"
      , "children":
      [
        {
          "type":"bb"
          , "id":28
          , "name":"batchnorm.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":29
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":96
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"199"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":30
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":96
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Streaming"
                  , "Stall-free":"No"
                  , "Start Cycle":"208"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":31
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":96
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Streaming"
                  , "Stall-free":"No"
                  , "Start Cycle":"208"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":96
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Streaming"
                  , "Stall-free":"No"
                  , "Start Cycle":"208"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":33
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":96
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Streaming"
                  , "Stall-free":"No"
                  , "Start Cycle":"208"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":34
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":99
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"302"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":35
              , "name":"begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":36
              , "name":"end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"304"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"304"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":37
      , "name":"pool"
      , "children":
      [
        {
          "type":"bb"
          , "id":38
          , "name":"pool.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":39
          , "name":"pool.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"795766633"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"48"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":40
          , "name":"pool.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":43
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":130
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"46"
                  , "Latency":"135"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":45
              , "name":"loop"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"46"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":46
              , "name":"loop end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"204"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"204"
              , "II":"226304032"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 226304032. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":41
          , "name":"pool.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":44
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":140
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"3"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":47
              , "name":"begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":48
              , "name":"end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"5"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"795766633"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":42
          , "name":"pool.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":49
      , "name":"conv1x1"
      , "children":
      [
        {
          "type":"bb"
          , "id":50
          , "name":"conv1x1.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":51
          , "name":"conv1x1.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"37"
              , "II":"15797440"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"88"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":52
          , "name":"conv1x1.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":61
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"127"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":62
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"127"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":73
              , "name":"loop"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"74"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":74
              , "name":"loop end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"169"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"169"
              , "II":"577528622"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 577528622. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":53
          , "name":"conv1x1.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":63
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":179
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"44"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":75
              , "name":"begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":76
              , "name":"end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"54"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"54"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":54
          , "name":"conv1x1.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":64
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"127"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":65
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"127"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":77
              , "name":"loop"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"78"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":78
              , "name":"loop end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"169"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"169"
              , "II":"577528622"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 577528622. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":55
          , "name":"conv1x1.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":66
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":179
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"4"
                  , "Latency":"44"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":79
              , "name":"begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":80
              , "name":"end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"48"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"48"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":56
          , "name":"conv1x1.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":67
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"127"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":68
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"127"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":81
              , "name":"loop"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"82"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":82
              , "name":"loop end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"169"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"169"
              , "II":"577528622"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 577528622. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":57
          , "name":"conv1x1.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":69
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":179
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"4"
                  , "Latency":"44"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":83
              , "name":"begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":84
              , "name":"end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"48"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"48"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":58
          , "name":"conv1x1.B8"
          , "children":
          [
            {
              "type":"inst"
              , "id":70
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"127"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":71
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":174
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"127"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":85
              , "name":"loop"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"86"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":86
              , "name":"loop end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"169"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"169"
              , "II":"577528622"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 577528622. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":59
          , "name":"conv1x1.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":72
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"
                    , "line":179
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"44"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":87
              , "name":"begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":88
              , "name":"end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"49"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"49"
              , "II":"15797440"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":60
          , "name":"conv1x1.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":26
          , "name":"Unknown name"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"1"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":18
      , "to":10
    }
    , {
      "from":9
      , "to":18
    }
    , {
      "from":22
      , "to":11
    }
    , {
      "from":7
      , "to":22
    }
    , {
      "from":14
      , "to":13
    }
    , {
      "from":3
      , "to":13
    }
    , {
      "from":6
      , "to":14
    }
    , {
      "from":7
      , "to":14
    }
    , {
      "from":8
      , "to":14
    }
    , {
      "from":9
      , "to":14
    }
    , {
      "from":10
      , "to":14
    }
    , {
      "from":11
      , "to":14
    }
    , {
      "from":14
      , "to":15
    }
    , {
      "from":12
      , "to":16
    }
    , {
      "from":13
      , "to":6
    }
    , {
      "from":6
      , "to":7
    }
    , {
      "from":13
      , "to":8
    }
    , {
      "from":8
      , "to":9
    }
    , {
      "from":13
      , "to":10
    }
    , {
      "from":13
      , "to":11
    }
    , {
      "from":15
      , "to":12
    }
    , {
      "from":26
      , "to":8
    }
    , {
      "from":12
      , "to":26
    }
    , {
      "from":26
      , "to":6
    }
    , {
      "from":29
      , "to":36
    }
    , {
      "from":30
      , "to":36
    }
    , {
      "from":31
      , "to":36
    }
    , {
      "from":32
      , "to":36
    }
    , {
      "from":33
      , "to":36
    }
    , {
      "from":34
      , "to":36
    }
    , {
      "from":35
      , "to":29
    }
    , {
      "from":35
      , "to":30
    }
    , {
      "from":35
      , "to":31
    }
    , {
      "from":35
      , "to":32
    }
    , {
      "from":35
      , "to":33
    }
    , {
      "from":29
      , "to":34
    }
    , {
      "from":30
      , "to":34
    }
    , {
      "from":31
      , "to":34
    }
    , {
      "from":32
      , "to":34
    }
    , {
      "from":33
      , "to":34
    }
    , {
      "from":26
      , "to":30
    }
    , {
      "from":26
      , "to":31
    }
    , {
      "from":26
      , "to":33
    }
    , {
      "from":26
      , "to":29
    }
    , {
      "from":34
      , "to":26
    }
    , {
      "from":26
      , "to":32
    }
    , {
      "from":48
      , "to":39
    }
    , {
      "from":38
      , "to":39
    }
    , {
      "from":46
      , "to":45
    }
    , {
      "from":39
      , "to":45
    }
    , {
      "from":43
      , "to":46
    }
    , {
      "from":46
      , "to":47
    }
    , {
      "from":44
      , "to":48
    }
    , {
      "from":48
      , "to":42
    }
    , {
      "from":45
      , "to":43
    }
    , {
      "from":47
      , "to":44
    }
    , {
      "from":26
      , "to":43
    }
    , {
      "from":44
      , "to":26
    }
    , {
      "from":88
      , "to":51
    }
    , {
      "from":50
      , "to":51
    }
    , {
      "from":74
      , "to":73
    }
    , {
      "from":51
      , "to":73
    }
    , {
      "from":61
      , "to":74
    }
    , {
      "from":62
      , "to":74
    }
    , {
      "from":74
      , "to":75
    }
    , {
      "from":63
      , "to":76
    }
    , {
      "from":78
      , "to":77
    }
    , {
      "from":76
      , "to":77
    }
    , {
      "from":64
      , "to":78
    }
    , {
      "from":65
      , "to":78
    }
    , {
      "from":78
      , "to":79
    }
    , {
      "from":66
      , "to":80
    }
    , {
      "from":82
      , "to":81
    }
    , {
      "from":80
      , "to":81
    }
    , {
      "from":67
      , "to":82
    }
    , {
      "from":68
      , "to":82
    }
    , {
      "from":82
      , "to":83
    }
    , {
      "from":69
      , "to":84
    }
    , {
      "from":86
      , "to":85
    }
    , {
      "from":84
      , "to":85
    }
    , {
      "from":70
      , "to":86
    }
    , {
      "from":71
      , "to":86
    }
    , {
      "from":86
      , "to":87
    }
    , {
      "from":72
      , "to":88
    }
    , {
      "from":88
      , "to":60
    }
    , {
      "from":73
      , "to":61
    }
    , {
      "from":73
      , "to":62
    }
    , {
      "from":75
      , "to":63
    }
    , {
      "from":77
      , "to":64
    }
    , {
      "from":77
      , "to":65
    }
    , {
      "from":79
      , "to":66
    }
    , {
      "from":81
      , "to":67
    }
    , {
      "from":81
      , "to":68
    }
    , {
      "from":83
      , "to":69
    }
    , {
      "from":85
      , "to":70
    }
    , {
      "from":85
      , "to":71
    }
    , {
      "from":87
      , "to":72
    }
    , {
      "from":26
      , "to":64
    }
    , {
      "from":26
      , "to":67
    }
    , {
      "from":26
      , "to":71
    }
    , {
      "from":63
      , "to":26
    }
    , {
      "from":26
      , "to":62
    }
    , {
      "from":26
      , "to":61
    }
    , {
      "from":66
      , "to":26
    }
    , {
      "from":69
      , "to":26
    }
    , {
      "from":26
      , "to":68
    }
    , {
      "from":26
      , "to":65
    }
    , {
      "from":26
      , "to":70
    }
    , {
      "from":72
      , "to":26
    }
  ]
}
