{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507577854790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507577854792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 12:37:34 2017 " "Processing started: Mon Oct 09 12:37:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507577854792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1507577854792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc toplevel -c toplevel " "Command: quartus_drc toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1507577854792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1507577855192 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "toplevel.sdc " "Synopsys Design Constraints File file not found: 'toplevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1507577855270 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1507577855270 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1507577855270 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1507577855270 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " counter:counter_inst\|clk_cntr\[25\] " "Node  \"counter:counter_inst\|clk_cntr\[25\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855286 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1507577855286 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " rst " "Node  \"rst\"" {  } { { "toplevel.vhd" "" { Text "N:/Digital Systems/Lab3/toplevel.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855286 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1507577855286 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Clk~inputclkctrl " "Node  \"Clk~inputclkctrl\"" {  } { { "toplevel.vhd" "" { Text "N:/Digital Systems/Lab3/toplevel.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " taillight:taillight_inst\|state\[3\] " "Node  \"taillight:taillight_inst\|state\[3\]\"" {  } { { "taillight.vhd" "" { Text "N:/Digital Systems/Lab3/taillight.vhd" 420 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " taillight:taillight_inst\|state\[2\] " "Node  \"taillight:taillight_inst\|state\[2\]\"" {  } { { "taillight.vhd" "" { Text "N:/Digital Systems/Lab3/taillight.vhd" 420 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " taillight:taillight_inst\|state\[0\] " "Node  \"taillight:taillight_inst\|state\[0\]\"" {  } { { "taillight.vhd" "" { Text "N:/Digital Systems/Lab3/taillight.vhd" 420 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " taillight:taillight_inst\|state\[1\] " "Node  \"taillight:taillight_inst\|state\[1\]\"" {  } { { "taillight.vhd" "" { Text "N:/Digital Systems/Lab3/taillight.vhd" 420 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|Equal0~7 " "Node  \"counter:counter_inst\|Equal0~7\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|Equal0~4 " "Node  \"counter:counter_inst\|Equal0~4\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[25\]~clkctrl " "Node  \"counter:counter_inst\|clk_cntr\[25\]~clkctrl\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[25\] " "Node  \"counter:counter_inst\|clk_cntr\[25\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " taillight:taillight_inst\|Mux1~4 " "Node  \"taillight:taillight_inst\|Mux1~4\"" {  } { { "taillight.vhd" "" { Text "N:/Digital Systems/Lab3/taillight.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[13\] " "Node  \"counter:counter_inst\|clk_cntr\[13\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[17\] " "Node  \"counter:counter_inst\|clk_cntr\[17\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " taillight:taillight_inst\|Mux3~1 " "Node  \"taillight:taillight_inst\|Mux3~1\"" {  } { { "taillight.vhd" "" { Text "N:/Digital Systems/Lab3/taillight.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " taillight:taillight_inst\|Mux3~2 " "Node  \"taillight:taillight_inst\|Mux3~2\"" {  } { { "taillight.vhd" "" { Text "N:/Digital Systems/Lab3/taillight.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[11\] " "Node  \"counter:counter_inst\|clk_cntr\[11\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[12\] " "Node  \"counter:counter_inst\|clk_cntr\[12\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[7\] " "Node  \"counter:counter_inst\|clk_cntr\[7\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[19\] " "Node  \"counter:counter_inst\|clk_cntr\[19\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[14\] " "Node  \"counter:counter_inst\|clk_cntr\[14\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[6\] " "Node  \"counter:counter_inst\|clk_cntr\[6\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[8\] " "Node  \"counter:counter_inst\|clk_cntr\[8\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[16\] " "Node  \"counter:counter_inst\|clk_cntr\[16\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[22\] " "Node  \"counter:counter_inst\|clk_cntr\[22\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[9\] " "Node  \"counter:counter_inst\|clk_cntr\[9\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[23\] " "Node  \"counter:counter_inst\|clk_cntr\[23\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[0\] " "Node  \"counter:counter_inst\|clk_cntr\[0\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[21\] " "Node  \"counter:counter_inst\|clk_cntr\[21\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[24\] " "Node  \"counter:counter_inst\|clk_cntr\[24\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[18\] " "Node  \"counter:counter_inst\|clk_cntr\[18\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_NODES_INFO" " counter:counter_inst\|clk_cntr\[10\] " "Node  \"counter:counter_inst\|clk_cntr\[10\]\"" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab3/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab3/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1507577855301 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1507577855301 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1507577855301 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 2 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 2 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1507577855301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 6 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "532 " "Peak virtual memory: 532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507577855379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 12:37:35 2017 " "Processing ended: Mon Oct 09 12:37:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507577855379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507577855379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507577855379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1507577855379 ""}
