Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s50an-4-tqg144

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "full_adder.v" in library work
Compiling verilog file "multibit_adder.v" in library work
Module <full_adder> compiled
Compiling verilog file "SignExtend.v" in library work
Module <multibit_adder> compiled
Compiling verilog file "Register.v" in library work
Module <SignExtend> compiled
Compiling verilog file "PC.v" in library work
Module <Register> compiled
Compiling verilog file "Mux2.v" in library work
Module <PC> compiled
Compiling verilog file "mux.v" in library work
Module <Mux2> compiled
Compiling verilog file "FreqDivider.v" in library work
Module <Mux> compiled
Compiling verilog file "DataMemory.v" in library work
Module <FreqDivider> compiled
Compiling verilog file "Control.v" in library work
Module <DataMemory> compiled
Compiling verilog file "BCDto7.v" in library work
Module <Control> compiled
Compiling verilog file "ALU.v" in library work
Module <BCDto7> compiled
Compiling verilog file "Main.v" in library work
Module <ALU> compiled
Module <Main> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main> in library <work>.

Analyzing hierarchy for module <FreqDivider> in library <work>.

Analyzing hierarchy for module <Control> in library <work>.

Analyzing hierarchy for module <SignExtend> in library <work>.

Analyzing hierarchy for module <Mux2> in library <work>.

Analyzing hierarchy for module <Register> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <DataMemory> in library <work>.

Analyzing hierarchy for module <PC> in library <work>.

Analyzing hierarchy for module <multibit_adder> in library <work>.

Analyzing hierarchy for module <BCDto7> in library <work>.

Analyzing hierarchy for module <full_adder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main>.
Module <Main> is correct for synthesis.
 
Analyzing module <FreqDivider> in library <work>.
Module <FreqDivider> is correct for synthesis.
 
Analyzing module <Control> in library <work>.
Module <Control> is correct for synthesis.
 
Analyzing module <SignExtend> in library <work>.
Module <SignExtend> is correct for synthesis.
 
Analyzing module <Mux2> in library <work>.
Module <Mux2> is correct for synthesis.
 
Analyzing module <Register> in library <work>.
Module <Register> is correct for synthesis.
 
Analyzing module <Mux> in library <work>.
Module <Mux> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <DataMemory> in library <work>.
Module <DataMemory> is correct for synthesis.
 
Analyzing module <PC> in library <work>.
Module <PC> is correct for synthesis.
 
Analyzing module <multibit_adder> in library <work>.
Module <multibit_adder> is correct for synthesis.
 
Analyzing module <full_adder> in library <work>.
Module <full_adder> is correct for synthesis.
 
Analyzing module <BCDto7> in library <work>.
Module <BCDto7> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FreqDivider>.
    Related source file is "FreqDivider.v".
    Found 1-bit register for signal <clkout>.
    Found 32-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <FreqDivider> synthesized.


Synthesizing Unit <Control>.
    Related source file is "Control.v".
    Found 4x3-bit ROM for signal <op$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <Control> synthesized.


Synthesizing Unit <SignExtend>.
    Related source file is "SignExtend.v".
Unit <SignExtend> synthesized.


Synthesizing Unit <Mux2>.
    Related source file is "Mux2.v".
Unit <Mux2> synthesized.


Synthesizing Unit <Register>.
    Related source file is "Register.v".
    Found 32-bit register for signal <register>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <Register> synthesized.


Synthesizing Unit <Mux>.
    Related source file is "mux.v".
Unit <Mux> synthesized.


Synthesizing Unit <DataMemory>.
    Related source file is "DataMemory.v".
WARNING:Xst:647 - Input <Address<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MemRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256-bit register for signal <data>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <DataMemory> synthesized.


Synthesizing Unit <PC>.
    Related source file is "PC.v".
    Found 8-bit register for signal <out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <BCDto7>.
    Related source file is "BCDto7.v".
    Found 16x7-bit ROM for signal <seg>.
    Summary:
	inferred   1 ROM(s).
Unit <BCDto7> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "full_adder.v".
    Found 1-bit xor3 for signal <s>.
    Summary:
	inferred   1 Xor(s).
Unit <full_adder> synthesized.


Synthesizing Unit <multibit_adder>.
    Related source file is "multibit_adder.v".
WARNING:Xst:646 - Signal <cin<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <multibit_adder> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:647 - Input <m> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ALU> synthesized.


Synthesizing Unit <Main>.
    Related source file is "Main.v".
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 2
 4x3-bit ROM                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 38
 1-bit register                                        : 1
 8-bit register                                        : 37
# Multiplexers                                         : 3
 8-bit 32-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 24
 1-bit xor3                                            : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 2
 4x3-bit ROM                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 297
 Flip-Flops                                            : 297
# Multiplexers                                         : 17
 1-bit 4-to-1 multiplexer                              : 16
 8-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 24
 1-bit xor3                                            : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Main> ...

Optimizing unit <Register> ...

Optimizing unit <PC> ...

Optimizing unit <DataMemory> ...

Optimizing unit <multibit_adder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 42.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 329
 Flip-Flops                                            : 329

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 537
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 6
#      LUT3                        : 40
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 227
#      LUT4_D                      : 14
#      LUT4_L                      : 3
#      MUXCY                       : 39
#      MUXF5                       : 83
#      MUXF6                       : 32
#      MUXF7                       : 16
#      MUXF8                       : 7
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 329
#      FD                          : 8
#      FDCE                        : 132
#      FDE                         : 33
#      FDPE                        : 124
#      FDR                         : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 9
#      OBUF                        : 22
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-4 

 Number of Slices:                      296  out of    704    42%  
 Number of Slice Flip Flops:            329  out of   1408    23%  
 Number of 4 input LUTs:                326  out of   1408    23%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    108    29%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50                              | BUFGP                  | 33    |
T0/clkout1                         | BUFG                   | 296   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 256   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.302ns (Maximum Frequency: 97.068MHz)
   Minimum input arrival time before clock: 11.232ns
   Maximum output required time after clock: 16.714ns
   Maximum combinational path delay: 17.644ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 5.442ns (frequency: 183.756MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               5.442ns (Levels of Logic = 32)
  Source:            T0/cnt_1 (FF)
  Destination:       T0/cnt_31 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: T0/cnt_1 to T0/cnt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.590  T0/cnt_1 (T0/cnt_1)
     LUT1:I0->O            1   0.648   0.000  T0/Mcount_cnt_cy<1>_rt (T0/Mcount_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.632   0.000  T0/Mcount_cnt_cy<1> (T0/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<2> (T0/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<3> (T0/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<4> (T0/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<5> (T0/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<6> (T0/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<7> (T0/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<8> (T0/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<9> (T0/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<10> (T0/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<11> (T0/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<12> (T0/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<13> (T0/Mcount_cnt_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<14> (T0/Mcount_cnt_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<15> (T0/Mcount_cnt_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<16> (T0/Mcount_cnt_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<17> (T0/Mcount_cnt_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<18> (T0/Mcount_cnt_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<19> (T0/Mcount_cnt_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<20> (T0/Mcount_cnt_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<21> (T0/Mcount_cnt_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<22> (T0/Mcount_cnt_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<23> (T0/Mcount_cnt_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<24> (T0/Mcount_cnt_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<25> (T0/Mcount_cnt_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<26> (T0/Mcount_cnt_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<27> (T0/Mcount_cnt_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<28> (T0/Mcount_cnt_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<29> (T0/Mcount_cnt_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  T0/Mcount_cnt_cy<30> (T0/Mcount_cnt_cy<30>)
     XORCY:CI->O           1   0.844   0.000  T0/Mcount_cnt_xor<31> (Result<31>)
     FDR:D                     0.252          T0/cnt_31
    ----------------------------------------
    Total                      5.442ns (4.852ns logic, 0.590ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'T0/clkout1'
  Clock period: 10.302ns (frequency: 97.068MHz)
  Total number of paths / destination ports: 53529 / 552
-------------------------------------------------------------------------
Delay:               10.302ns (Levels of Logic = 9)
  Source:            T4/register_0_0 (FF)
  Destination:       T4/register_0_7 (FF)
  Source Clock:      T0/clkout1 rising
  Destination Clock: T0/clkout1 rising

  Data Path: T4/register_0_0 to T4/register_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.527  T4/register_0_0 (T4/register_0_0)
     LUT3:I1->O            1   0.643   0.000  T4/mux8_2_f5_F (N135)
     MUXF5:I0->O          34   0.276   1.266  T4/mux8_2_f5 (ReadData2<0>)
     LUT4:I3->O            1   0.648   0.452  T5/out<0>1_1 (T5/out<0>1)
     LUT4:I2->O            5   0.648   0.665  T6/T1/T2/cout1 (T6/T1/cin<1>)
     LUT3:I2->O           32   0.648   1.262  T6/T1/T3/Mxor_s_xo<0>1_1 (T6/T1/T3/Mxor_s_xo<0>1)
     MUXF6:S->O            1   0.771   0.000  T7/Mmux__COND_3_6_f6_6 (T7/Mmux__COND_3_6_f67)
     MUXF7:I0->O           1   0.291   0.000  T7/Mmux__COND_3_4_f7_6 (T7/Mmux__COND_3_4_f77)
     MUXF8:I0->O           1   0.291   0.423  T7/Mmux__COND_3_2_f8_6 (ReadDataMem<7>)
     LUT4:I3->O           11   0.648   0.000  T8/out<7>1 (RegWriteData<7>)
     FDE:D                     0.252          T4/register_1_7
    ----------------------------------------
    Total                     10.302ns (5.707ns logic, 4.595ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'T0/clkout1'
  Total number of paths / destination ports: 59457 / 584
-------------------------------------------------------------------------
Offset:              11.232ns (Levels of Logic = 10)
  Source:            instruction<2> (PAD)
  Destination:       T4/register_0_7 (FF)
  Destination Clock: T0/clkout1 rising

  Data Path: instruction<2> to T4/register_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.849   1.194  instruction_2_IBUF (instruction_2_IBUF)
     LUT3:I0->O            1   0.648   0.000  T4/mux8_2_f5_F (N135)
     MUXF5:I0->O          34   0.276   1.266  T4/mux8_2_f5 (ReadData2<0>)
     LUT4:I3->O            1   0.648   0.452  T5/out<0>1_1 (T5/out<0>1)
     LUT4:I2->O            5   0.648   0.665  T6/T1/T2/cout1 (T6/T1/cin<1>)
     LUT3:I2->O           32   0.648   1.262  T6/T1/T3/Mxor_s_xo<0>1_1 (T6/T1/T3/Mxor_s_xo<0>1)
     MUXF6:S->O            1   0.771   0.000  T7/Mmux__COND_3_6_f6_6 (T7/Mmux__COND_3_6_f67)
     MUXF7:I0->O           1   0.291   0.000  T7/Mmux__COND_3_4_f7_6 (T7/Mmux__COND_3_4_f77)
     MUXF8:I0->O           1   0.291   0.423  T7/Mmux__COND_3_2_f8_6 (ReadDataMem<7>)
     LUT4:I3->O           11   0.648   0.000  T8/out<7>1 (RegWriteData<7>)
     FDE:D                     0.252          T4/register_1_7
    ----------------------------------------
    Total                     11.232ns (5.970ns logic, 5.262ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'T0/clkout1'
  Total number of paths / destination ports: 30752 / 22
-------------------------------------------------------------------------
Offset:              16.714ns (Levels of Logic = 11)
  Source:            T4/register_0_0 (FF)
  Destination:       seg_ten<6> (PAD)
  Source Clock:      T0/clkout1 rising

  Data Path: T4/register_0_0 to seg_ten<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.527  T4/register_0_0 (T4/register_0_0)
     LUT3:I1->O            1   0.643   0.000  T4/mux8_2_f5_F (N135)
     MUXF5:I0->O          34   0.276   1.266  T4/mux8_2_f5 (ReadData2<0>)
     LUT4:I3->O            1   0.648   0.452  T5/out<0>1_1 (T5/out<0>1)
     LUT4:I2->O            5   0.648   0.665  T6/T1/T2/cout1 (T6/T1/cin<1>)
     LUT3:I2->O           32   0.648   1.262  T6/T1/T3/Mxor_s_xo<0>1_1 (T6/T1/T3/Mxor_s_xo<0>1)
     MUXF6:S->O            1   0.771   0.000  T7/Mmux__COND_3_6_f6_6 (T7/Mmux__COND_3_6_f67)
     MUXF7:I0->O           1   0.291   0.000  T7/Mmux__COND_3_4_f7_6 (T7/Mmux__COND_3_4_f77)
     MUXF8:I0->O           1   0.291   0.423  T7/Mmux__COND_3_2_f8_6 (ReadDataMem<7>)
     LUT4:I3->O           11   0.648   1.076  T8/out<7>1 (RegWriteData<7>)
     LUT4:I0->O            1   0.648   0.420  T13/Mrom_seg41 (seg_ten_4_OBUF)
     OBUF:I->O                 4.520          seg_ten_4_OBUF (seg_ten<4>)
    ----------------------------------------
    Total                     16.714ns (10.623ns logic, 6.091ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32683 / 14
-------------------------------------------------------------------------
Delay:               17.644ns (Levels of Logic = 12)
  Source:            instruction<2> (PAD)
  Destination:       seg_ten<6> (PAD)

  Data Path: instruction<2> to seg_ten<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.849   1.194  instruction_2_IBUF (instruction_2_IBUF)
     LUT3:I0->O            1   0.648   0.000  T4/mux8_2_f5_F (N135)
     MUXF5:I0->O          34   0.276   1.266  T4/mux8_2_f5 (ReadData2<0>)
     LUT4:I3->O            1   0.648   0.452  T5/out<0>1_1 (T5/out<0>1)
     LUT4:I2->O            5   0.648   0.665  T6/T1/T2/cout1 (T6/T1/cin<1>)
     LUT3:I2->O           32   0.648   1.262  T6/T1/T3/Mxor_s_xo<0>1_1 (T6/T1/T3/Mxor_s_xo<0>1)
     MUXF6:S->O            1   0.771   0.000  T7/Mmux__COND_3_6_f6_6 (T7/Mmux__COND_3_6_f67)
     MUXF7:I0->O           1   0.291   0.000  T7/Mmux__COND_3_4_f7_6 (T7/Mmux__COND_3_4_f77)
     MUXF8:I0->O           1   0.291   0.423  T7/Mmux__COND_3_2_f8_6 (ReadDataMem<7>)
     LUT4:I3->O           11   0.648   1.076  T8/out<7>1 (RegWriteData<7>)
     LUT4:I0->O            1   0.648   0.420  T13/Mrom_seg41 (seg_ten_4_OBUF)
     OBUF:I->O                 4.520          seg_ten_4_OBUF (seg_ten<4>)
    ----------------------------------------
    Total                     17.644ns (10.886ns logic, 6.758ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.26 secs
 
--> 


Total memory usage is 522192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

