<Results/membwl/dimm4/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5bbe
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    35.39 --||-- Mem Ch  0: Reads (MB/s):  6153.34 --|
|--            Writes(MB/s):    12.44 --||--            Writes(MB/s):  3126.02 --|
|-- Mem Ch  1: Reads (MB/s):    26.88 --||-- Mem Ch  1: Reads (MB/s):  6150.03 --|
|--            Writes(MB/s):     8.48 --||--            Writes(MB/s):  3121.46 --|
|-- Mem Ch  2: Reads (MB/s):    29.54 --||-- Mem Ch  2: Reads (MB/s):  6153.79 --|
|--            Writes(MB/s):    12.17 --||--            Writes(MB/s):  3126.73 --|
|-- Mem Ch  3: Reads (MB/s):    30.34 --||-- Mem Ch  3: Reads (MB/s):  6150.66 --|
|--            Writes(MB/s):     8.14 --||--            Writes(MB/s):  3122.56 --|
|-- NODE 0 Mem Read (MB/s) :   122.15 --||-- NODE 1 Mem Read (MB/s) : 24607.82 --|
|-- NODE 0 Mem Write(MB/s) :    41.23 --||-- NODE 1 Mem Write(MB/s) : 12496.77 --|
|-- NODE 0 P. Write (T/s):     124328 --||-- NODE 1 P. Write (T/s):     207832 --|
|-- NODE 0 Memory (MB/s):      163.38 --||-- NODE 1 Memory (MB/s):    37104.59 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24729.97                --|
            |--                System Write Throughput(MB/s):      12538.00                --|
            |--               System Memory Throughput(MB/s):      37267.97                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5c93
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9312          36    1099 K   405 K     12      12     108  
 1     194 M        24      34 M   238 M   1177 K     0    1246 K
-----------------------------------------------------------------------
 *     194 M        60      35 M   238 M   1177 K    12    1246 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.76        Core1: 31.35        
Core2: 26.85        Core3: 26.83        
Core4: 28.84        Core5: 25.11        
Core6: 28.00        Core7: 25.79        
Core8: 27.00        Core9: 23.37        
Core10: 29.61        Core11: 27.67        
Core12: 25.13        Core13: 25.40        
Core14: 25.74        Core15: 26.27        
Core16: 26.75        Core17: 26.28        
Core18: 26.69        Core19: 25.76        
Core20: 25.67        Core21: 31.16        
Core22: 26.84        Core23: 27.22        
Core24: 28.08        Core25: 26.02        
Core26: 28.59        Core27: 26.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.27
Socket1: 26.46
DDR read Latency(ns)
Socket0: 102325.43
Socket1: 424.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.32        Core1: 31.30        
Core2: 25.61        Core3: 28.79        
Core4: 28.32        Core5: 24.75        
Core6: 25.89        Core7: 27.58        
Core8: 27.45        Core9: 23.46        
Core10: 30.47        Core11: 25.82        
Core12: 26.39        Core13: 25.27        
Core14: 26.45        Core15: 25.92        
Core16: 26.73        Core17: 24.99        
Core18: 27.20        Core19: 25.97        
Core20: 26.96        Core21: 31.33        
Core22: 27.45        Core23: 25.79        
Core24: 28.08        Core25: 24.73        
Core26: 28.18        Core27: 27.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.23
Socket1: 26.29
DDR read Latency(ns)
Socket0: 103227.77
Socket1: 426.80
irq_total: 266989.787150053
cpu_total: 18.98
cpu_0: 0.93
cpu_1: 25.00
cpu_2: 0.07
cpu_3: 44.48
cpu_4: 0.13
cpu_5: 51.73
cpu_6: 0.07
cpu_7: 38.43
cpu_8: 0.07
cpu_9: 16.89
cpu_10: 0.07
cpu_11: 43.55
cpu_12: 0.07
cpu_13: 44.35
cpu_14: 0.07
cpu_15: 41.42
cpu_16: 0.07
cpu_17: 35.84
cpu_18: 0.07
cpu_19: 44.35
cpu_20: 0.07
cpu_21: 17.35
cpu_22: 0.07
cpu_23: 39.56
cpu_24: 0.07
cpu_25: 42.69
cpu_26: 0.07
cpu_27: 43.75
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1358223
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1358223
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12243028315
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12243028315
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 207614
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 207614
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 13702530
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13702530
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 208627
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 208627
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12248525833
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12248525833
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 14597831
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 14597831
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1358230
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1358230


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.70        Core1: 31.78        
Core2: 21.73        Core3: 29.00        
Core4: 27.90        Core5: 26.10        
Core6: 21.82        Core7: 26.52        
Core8: 27.13        Core9: 23.68        
Core10: 27.00        Core11: 25.98        
Core12: 19.09        Core13: 25.82        
Core14: 26.13        Core15: 25.72        
Core16: 26.75        Core17: 27.70        
Core18: 26.54        Core19: 25.68        
Core20: 27.20        Core21: 29.98        
Core22: 26.85        Core23: 26.34        
Core24: 30.10        Core25: 25.76        
Core26: 26.78        Core27: 26.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.23
Socket1: 26.72
DDR read Latency(ns)
Socket0: 96245.34
Socket1: 424.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.95        Core1: 31.01        
Core2: 27.67        Core3: 28.47        
Core4: 28.56        Core5: 24.52        
Core6: 26.97        Core7: 25.87        
Core8: 28.22        Core9: 23.52        
Core10: 30.22        Core11: 24.70        
Core12: 26.42        Core13: 24.90        
Core14: 25.33        Core15: 25.81        
Core16: 27.89        Core17: 27.54        
Core18: 29.51        Core19: 25.24        
Core20: 25.65        Core21: 31.18        
Core22: 30.42        Core23: 26.32        
Core24: 29.22        Core25: 26.62        
Core26: 28.69        Core27: 25.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.85
Socket1: 26.21
DDR read Latency(ns)
Socket0: 103426.15
Socket1: 432.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.87        Core1: 30.92        
Core2: 26.85        Core3: 28.57        
Core4: 26.77        Core5: 24.50        
Core6: 26.74        Core7: 26.30        
Core8: 30.50        Core9: 23.53        
Core10: 25.22        Core11: 25.45        
Core12: 26.07        Core13: 25.41        
Core14: 27.05        Core15: 25.24        
Core16: 26.95        Core17: 28.37        
Core18: 27.47        Core19: 25.56        
Core20: 28.72        Core21: 31.06        
Core22: 27.64        Core23: 25.89        
Core24: 30.02        Core25: 27.38        
Core26: 27.80        Core27: 25.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.00
Socket1: 26.40
DDR read Latency(ns)
Socket0: 109896.18
Socket1: 429.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.33        Core1: 31.07        
Core2: 26.35        Core3: 28.56        
Core4: 28.89        Core5: 24.26        
Core6: 29.85        Core7: 26.70        
Core8: 28.00        Core9: 23.42        
Core10: 27.33        Core11: 24.25        
Core12: 28.03        Core13: 24.69        
Core14: 27.98        Core15: 26.74        
Core16: 26.12        Core17: 28.41        
Core18: 28.17        Core19: 25.52        
Core20: 26.94        Core21: 31.09        
Core22: 26.71        Core23: 25.22        
Core24: 29.17        Core25: 26.93        
Core26: 27.84        Core27: 25.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.29
Socket1: 26.23
DDR read Latency(ns)
Socket0: 103782.74
Socket1: 432.27
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24115
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410075226; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410078362; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205118191; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205118191; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205117954; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205117954; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205117834; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205117834; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205117784; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205117784; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004293179; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4103501; Consumed Joules: 250.46; Watts: 41.72; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2304350; Consumed DRAM Joules: 35.26; DRAM Watts: 5.87
S1P0; QPIClocks: 14410165630; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410168238; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205165332; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205165332; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205165335; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205165335; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205165461; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205165461; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205165559; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205165559; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004321929; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6236583; Consumed Joules: 380.65; Watts: 63.40; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 5506672; Consumed DRAM Joules: 84.25; DRAM Watts: 14.03
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5f04
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.62     325 K    890 K    0.63    0.11    0.01    0.02    10808        2       11     70
   1    1     0.04   0.26   0.16    0.60      42 M     47 M    0.12    0.22    0.10    0.11     1120     7321       98     57
   2    0     0.00   0.28   0.00    0.60    6591       33 K    0.80    0.13    0.00    0.02     1120        0        0     68
   3    1     0.09   0.21   0.44    0.95      82 M     94 M    0.13    0.22    0.09    0.10     2184    13947       66     56
   4    0     0.00   0.28   0.00    0.60    6069       31 K    0.81    0.13    0.00    0.02       56        0        0     69
   5    1     0.17   0.28   0.63    1.16      80 M     97 M    0.17    0.25    0.05    0.06     2296    15202       37     56
   6    0     0.00   0.30   0.00    0.60    5303       26 K    0.80    0.13    0.00    0.02      168        0        0     69
   7    1     0.09   0.26   0.36    0.83      63 M     73 M    0.15    0.26    0.07    0.08     4760    12743       27     56
   8    0     0.00   0.28   0.00    0.60    4100       23 K    0.83    0.13    0.00    0.02     4592        1        0     68
   9    1     0.11   0.89   0.13    0.60    4703 K   7370 K    0.36    0.48    0.00    0.01      168      453       11     57
  10    0     0.00   0.39   0.00    0.60    5990       26 K    0.78    0.19    0.00    0.01      616        0        0     67
  11    1     0.16   0.37   0.45    0.95      60 M     72 M    0.18    0.26    0.04    0.04     4256    10991       30     55
  12    0     0.00   0.31   0.00    0.60    4788       27 K    0.82    0.18    0.00    0.02      448        0        1     69
  13    1     0.14   0.30   0.47    0.99      66 M     80 M    0.16    0.27    0.05    0.06     2464    13164       98     55
  14    0     0.00   0.30   0.00    0.60    4675       22 K    0.80    0.17    0.00    0.02      224        0        0     70
  15    1     0.13   0.31   0.43    0.93      62 M     75 M    0.16    0.27    0.05    0.06     5264    11044       37     55
  16    0     0.00   0.38   0.00    0.61    7367       22 K    0.67    0.18    0.00    0.01      112        0        0     69
  17    1     0.07   0.29   0.26    0.72      55 M     63 M    0.14    0.24    0.07    0.09     2184    10220       27     56
  18    0     0.00   0.31   0.00    0.60    4160       25 K    0.83    0.13    0.00    0.02      224        0        0     69
  19    1     0.16   0.34   0.46    0.96      65 M     78 M    0.17    0.26    0.04    0.05     2856    12012       24     57
  20    0     0.00   0.32   0.00    0.60    5210       27 K    0.81    0.11    0.00    0.02       56        0        0     69
  21    1     0.07   0.48   0.14    0.60      21 M     25 M    0.13    0.25    0.03    0.04     2296     3732       10     57
  22    0     0.00   0.27   0.00    0.60    4056       24 K    0.84    0.12    0.00    0.02       56        0        0     70
  23    1     0.10   0.28   0.35    0.84      61 M     71 M    0.15    0.26    0.06    0.07     1680    11941       21     58
  24    0     0.00   0.28   0.00    0.60    3583       24 K    0.85    0.12    0.00    0.02      336        0        0     70
  25    1     0.15   0.36   0.42    0.95      57 M     69 M    0.17    0.26    0.04    0.05      392    10120      116     57
  26    0     0.00   0.30   0.00    0.60    4008       24 K    0.84    0.12    0.00    0.02      280        0        0     69
  27    1     0.14   0.31   0.47    0.97      67 M     81 M    0.17    0.26    0.05    0.06     3808    12136       25     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.61     391 K   1231 K    0.68    0.12    0.01    0.02    19096        3       11     61
 SKT    1     0.12   0.32   0.37    0.90     791 M    939 M    0.16    0.26    0.05    0.06    35728   145026      627     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.32   0.18    0.90     791 M    940 M    0.16    0.26    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.62 %

 C1 core residency: 31.73 %; C3 core residency: 0.65 %; C6 core residency: 46.99 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.98 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.48 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   11%    11%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.57     0.19     210.10      29.37         133.10
 SKT   1    122.09    62.40     319.39      70.23         120.26
---------------------------------------------------------------------------------------------------------------
       *    122.66    62.59     529.49      99.60         120.27
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5fe8
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    39.54 --||-- Mem Ch  0: Reads (MB/s):  5304.04 --|
|--            Writes(MB/s):    11.82 --||--            Writes(MB/s):  2967.22 --|
|-- Mem Ch  1: Reads (MB/s):    32.11 --||-- Mem Ch  1: Reads (MB/s):  5302.78 --|
|--            Writes(MB/s):     7.91 --||--            Writes(MB/s):  2963.66 --|
|-- Mem Ch  2: Reads (MB/s):    35.07 --||-- Mem Ch  2: Reads (MB/s):  5304.09 --|
|--            Writes(MB/s):    11.66 --||--            Writes(MB/s):  2967.97 --|
|-- Mem Ch  3: Reads (MB/s):    35.57 --||-- Mem Ch  3: Reads (MB/s):  5301.76 --|
|--            Writes(MB/s):     7.61 --||--            Writes(MB/s):  2964.73 --|
|-- NODE 0 Mem Read (MB/s) :   142.29 --||-- NODE 1 Mem Read (MB/s) : 21212.68 --|
|-- NODE 0 Mem Write(MB/s) :    39.01 --||-- NODE 1 Mem Write(MB/s) : 11863.57 --|
|-- NODE 0 P. Write (T/s):     124341 --||-- NODE 1 P. Write (T/s):     187206 --|
|-- NODE 0 Memory (MB/s):      181.30 --||-- NODE 1 Memory (MB/s):    33076.25 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      21354.98                --|
            |--                System Write Throughput(MB/s):      11902.58                --|
            |--               System Memory Throughput(MB/s):      33257.55                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 60bd
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9108         120    1023 K   470 K      0      12       0  
 1     195 M        24      34 M   240 M   1155 K   408    1131 K
-----------------------------------------------------------------------
 *     195 M       144      35 M   240 M   1155 K   420    1131 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.99        Core1: 29.65        
Core2: 28.74        Core3: 27.60        
Core4: 28.42        Core5: 29.70        
Core6: 27.07        Core7: 24.59        
Core8: 28.17        Core9: 24.24        
Core10: 26.42        Core11: 27.61        
Core12: 25.67        Core13: 24.97        
Core14: 27.24        Core15: 28.58        
Core16: 27.40        Core17: 28.61        
Core18: 27.63        Core19: 28.27        
Core20: 31.08        Core21: 27.85        
Core22: 27.22        Core23: 28.84        
Core24: 28.15        Core25: 28.66        
Core26: 27.88        Core27: 27.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.13
Socket1: 27.73
DDR read Latency(ns)
Socket0: 84632.63
Socket1: 401.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.84        Core1: 30.14        
Core2: 25.87        Core3: 28.21        
Core4: 29.03        Core5: 29.91        
Core6: 26.26        Core7: 25.38        
Core8: 29.38        Core9: 23.04        
Core10: 28.80        Core11: 27.76        
Core12: 28.08        Core13: 25.20        
Core14: 26.90        Core15: 28.80        
Core16: 29.11        Core17: 29.39        
Core18: 28.91        Core19: 29.70        
Core20: 32.19        Core21: 28.54        
Core22: 28.08        Core23: 29.33        
Core24: 28.10        Core25: 28.16        
Core26: 28.63        Core27: 28.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.29
Socket1: 28.19
DDR read Latency(ns)
Socket0: 83206.24
Socket1: 400.31
irq_total: 248943.187906095
cpu_total: 18.37
cpu_0: 1.00
cpu_1: 47.21
cpu_2: 0.13
cpu_3: 53.19
cpu_4: 0.13
cpu_5: 30.25
cpu_6: 0.07
cpu_7: 28.19
cpu_8: 0.07
cpu_9: 17.89
cpu_10: 0.07
cpu_11: 46.94
cpu_12: 0.07
cpu_13: 50.00
cpu_14: 0.07
cpu_15: 23.87
cpu_16: 0.07
cpu_17: 16.62
cpu_18: 0.07
cpu_19: 44.08
cpu_20: 0.07
cpu_21: 43.75
cpu_22: 0.07
cpu_23: 36.84
cpu_24: 0.07
cpu_25: 44.22
cpu_26: 0.13
cpu_27: 29.19
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1370173
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1370173
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12356543780
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12356543780
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 219389
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 219389
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1370210
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1370210
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 15356728
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 15356728
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 219305
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 219305
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12350735915
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12350735915
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 14474183
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 14474183


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.23        Core1: 29.97        
Core2: 26.36        Core3: 27.62        
Core4: 27.62        Core5: 29.26        
Core6: 28.15        Core7: 25.85        
Core8: 28.15        Core9: 23.04        
Core10: 30.56        Core11: 27.67        
Core12: 28.78        Core13: 25.64        
Core14: 27.59        Core15: 28.57        
Core16: 28.62        Core17: 29.42        
Core18: 22.11        Core19: 28.80        
Core20: 28.00        Core21: 27.67        
Core22: 28.01        Core23: 29.01        
Core24: 21.89        Core25: 28.61        
Core26: 23.11        Core27: 28.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.42
Socket1: 28.09
DDR read Latency(ns)
Socket0: 76509.63
Socket1: 400.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.77        Core1: 29.46        
Core2: 28.15        Core3: 28.65        
Core4: 27.32        Core5: 28.46        
Core6: 30.03        Core7: 24.69        
Core8: 28.84        Core9: 22.89        
Core10: 26.19        Core11: 26.89        
Core12: 30.18        Core13: 25.63        
Core14: 29.38        Core15: 28.36        
Core16: 29.14        Core17: 28.39        
Core18: 27.38        Core19: 27.93        
Core20: 28.25        Core21: 27.44        
Core22: 29.36        Core23: 31.66        
Core24: 27.39        Core25: 27.42        
Core26: 30.66        Core27: 26.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.07
Socket1: 27.54
DDR read Latency(ns)
Socket0: 84628.69
Socket1: 406.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.70        Core1: 29.33        
Core2: 29.51        Core3: 29.08        
Core4: 29.05        Core5: 29.11        
Core6: 27.05        Core7: 25.35        
Core8: 28.66        Core9: 22.95        
Core10: 28.19        Core11: 26.33        
Core12: 27.70        Core13: 24.26        
Core14: 27.01        Core15: 27.14        
Core16: 28.26        Core17: 28.08        
Core18: 29.42        Core19: 27.43        
Core20: 29.94        Core21: 26.97        
Core22: 28.21        Core23: 31.31        
Core24: 30.37        Core25: 27.44        
Core26: 29.06        Core27: 26.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.98
Socket1: 27.26
DDR read Latency(ns)
Socket0: 84907.67
Socket1: 411.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.53        Core1: 28.70        
Core2: 28.43        Core3: 29.29        
Core4: 28.64        Core5: 28.99        
Core6: 28.45        Core7: 23.76        
Core8: 29.21        Core9: 22.88        
Core10: 27.15        Core11: 25.55        
Core12: 28.16        Core13: 24.00        
Core14: 26.96        Core15: 26.35        
Core16: 26.18        Core17: 26.36        
Core18: 26.54        Core19: 29.21        
Core20: 26.91        Core21: 25.73        
Core22: 28.12        Core23: 31.20        
Core24: 28.75        Core25: 26.26        
Core26: 29.28        Core27: 25.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 26.52
DDR read Latency(ns)
Socket0: 85261.61
Socket1: 423.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25185
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411305010; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411308954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205715280; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205715280; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205720254; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205720254; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205724913; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205724913; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205729550; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205729550; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004815134; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4090924; Consumed Joules: 249.69; Watts: 41.58; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2304776; Consumed DRAM Joules: 35.26; DRAM Watts: 5.87
S1P0; QPIClocks: 14411416326; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411418678; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205789974; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205789974; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205789942; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205789942; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205790000; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205790000; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205790050; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205790050; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004836708; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6192263; Consumed Joules: 377.95; Watts: 62.94; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 5569545; Consumed DRAM Joules: 85.21; DRAM Watts: 14.19
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6332
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     309 K    903 K    0.66    0.08    0.01    0.02     9800        0       10     70
   1    1     0.07   0.20   0.36    0.84      75 M     85 M    0.12    0.22    0.10    0.12     2800    13756       59     58
   2    0     0.00   0.55   0.00    0.60      28 K     63 K    0.55    0.14    0.01    0.01     1736        0        2     69
   3    1     0.15   0.38   0.39    0.90      62 M     74 M    0.16    0.22    0.04    0.05     1120     9781      237     58
   4    0     0.00   0.27   0.00    0.61    4221       25 K    0.84    0.12    0.00    0.02     2688        0        0     70
   5    1     0.09   0.19   0.47    1.02      78 M     90 M    0.14    0.23    0.09    0.10     3416    14751       37     58
   6    0     0.00   0.33   0.00    0.60    5259       25 K    0.79    0.13    0.00    0.02      112        0        0     69
   7    1     0.25   0.41   0.61    1.14      64 M     81 M    0.21    0.27    0.03    0.03     4424    12019      130     57
   8    0     0.00   0.28   0.00    0.61    4221       25 K    0.83    0.13    0.00    0.02      840        0        0     68
   9    1     0.10   0.80   0.13    0.60    3453 K   5585 K    0.38    0.49    0.00    0.01      112      367       23     57
  10    0     0.00   0.36   0.00    0.60    6026       28 K    0.79    0.17    0.00    0.01      112        0        0     67
  11    1     0.13   0.30   0.44    0.94      67 M     80 M    0.16    0.27    0.05    0.06     2408    12710       41     57
  12    0     0.00   0.35   0.00    0.60      19 K     49 K    0.61    0.23    0.01    0.02     1344        1        0     70
  13    1     0.18   0.54   0.33    0.83      40 M     50 M    0.18    0.28    0.02    0.03     4200     7428      130     56
  14    0     0.00   0.32   0.00    0.60    4740       28 K    0.83    0.18    0.00    0.01      448        0        0     70
  15    1     0.09   0.25   0.37    0.85      66 M     78 M    0.14    0.26    0.07    0.08     3752    11624       35     56
  16    0     0.00   0.30   0.00    0.60    5186       25 K    0.80    0.18    0.00    0.01      448        0        0     69
  17    1     0.05   0.16   0.28    0.73      67 M     75 M    0.12    0.24    0.15    0.17     2464    12802      104     57
  18    0     0.00   0.29   0.00    0.60    3193       25 K    0.87    0.15    0.00    0.02      280        0        0     69
  19    1     0.09   0.26   0.35    0.83      62 M     72 M    0.14    0.25    0.07    0.08     2800    11416       19     58
  20    0     0.00   0.29   0.00    0.60    4757       25 K    0.82    0.13    0.00    0.02      224        0        0     70
  21    1     0.10   0.30   0.33    0.81      55 M     65 M    0.15    0.26    0.06    0.07     3752    10545       17     58
  22    0     0.00   0.31   0.00    0.60    4549       28 K    0.84    0.12    0.00    0.02      168        0        0     70
  23    1     0.08   0.34   0.22    0.71      41 M     47 M    0.13    0.25    0.05    0.06      112     7504       79     59
  24    0     0.00   0.27   0.00    0.60    3322       24 K    0.86    0.12    0.00    0.02     4592        0        0     71
  25    1     0.12   0.29   0.42    0.92      63 M     76 M    0.16    0.26    0.05    0.06     3584    11912       48     58
  26    0     0.00   0.28   0.00    0.60    3982       27 K    0.85    0.12    0.00    0.02      448        0        0     70
  27    1     0.15   0.36   0.43    0.93      62 M     74 M    0.16    0.26    0.04    0.05     2632    10483       28     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     407 K   1306 K    0.69    0.10    0.01    0.02    23240        1       12     61
 SKT    1     0.12   0.32   0.37    0.88     812 M    959 M    0.15    0.25    0.05    0.06    37576   147098      987     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.32   0.18    0.88     812 M    960 M    0.15    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.89 %

 C1 core residency: 27.56 %; C3 core residency: 0.41 %; C6 core residency: 51.15 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.10 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.49 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   11%    11%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   45 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.71     0.20     208.92      29.30         134.97
 SKT   1    124.93    63.00     316.70      70.69         121.56
---------------------------------------------------------------------------------------------------------------
       *    125.64    63.20     525.63      99.99         121.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6419
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    42.79 --||-- Mem Ch  0: Reads (MB/s):  6323.04 --|
|--            Writes(MB/s):    12.18 --||--            Writes(MB/s):  3162.29 --|
|-- Mem Ch  1: Reads (MB/s):    33.90 --||-- Mem Ch  1: Reads (MB/s):  6319.30 --|
|--            Writes(MB/s):     8.40 --||--            Writes(MB/s):  3158.71 --|
|-- Mem Ch  2: Reads (MB/s):    36.94 --||-- Mem Ch  2: Reads (MB/s):  6323.78 --|
|--            Writes(MB/s):    12.07 --||--            Writes(MB/s):  3163.39 --|
|-- Mem Ch  3: Reads (MB/s):    36.94 --||-- Mem Ch  3: Reads (MB/s):  6320.81 --|
|--            Writes(MB/s):     7.97 --||--            Writes(MB/s):  3159.87 --|
|-- NODE 0 Mem Read (MB/s) :   150.57 --||-- NODE 1 Mem Read (MB/s) : 25286.94 --|
|-- NODE 0 Mem Write(MB/s) :    40.62 --||-- NODE 1 Mem Write(MB/s) : 12644.26 --|
|-- NODE 0 P. Write (T/s):     124328 --||-- NODE 1 P. Write (T/s):     210439 --|
|-- NODE 0 Memory (MB/s):      191.19 --||-- NODE 1 Memory (MB/s):    37931.20 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25437.51                --|
            |--                System Write Throughput(MB/s):      12684.88                --|
            |--               System Memory Throughput(MB/s):      38122.38                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 64ef
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9120          36     694 K   522 K     48      12     144  
 1     195 M        24      39 M   243 M   1405 K     0    1225 K
-----------------------------------------------------------------------
 *     195 M        60      40 M   243 M   1406 K    12    1225 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.21        Core1: 29.44        
Core2: 27.93        Core3: 27.40        
Core4: 27.79        Core5: 24.60        
Core6: 31.08        Core7: 26.27        
Core8: 27.95        Core9: 21.97        
Core10: 28.88        Core11: 27.34        
Core12: 26.13        Core13: 26.99        
Core14: 25.06        Core15: 26.30        
Core16: 27.36        Core17: 25.88        
Core18: 26.56        Core19: 27.47        
Core20: 27.12        Core21: 31.04        
Core22: 27.53        Core23: 25.82        
Core24: 28.59        Core25: 26.29        
Core26: 29.05        Core27: 29.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.99
Socket1: 26.74
DDR read Latency(ns)
Socket0: 86194.08
Socket1: 420.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.66        Core1: 29.96        
Core2: 28.13        Core3: 27.78        
Core4: 29.52        Core5: 24.66        
Core6: 30.79        Core7: 25.65        
Core8: 31.14        Core9: 21.76        
Core10: 28.53        Core11: 30.35        
Core12: 28.43        Core13: 26.75        
Core14: 27.80        Core15: 25.21        
Core16: 29.44        Core17: 26.91        
Core18: 30.93        Core19: 28.15        
Core20: 29.04        Core21: 31.16        
Core22: 29.65        Core23: 26.33        
Core24: 28.93        Core25: 27.06        
Core26: 29.40        Core27: 25.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.20
Socket1: 26.69
DDR read Latency(ns)
Socket0: 87460.19
Socket1: 423.10
irq_total: 266987.300076395
cpu_total: 19.81
cpu_0: 0.86
cpu_1: 43.22
cpu_2: 0.07
cpu_3: 46.61
cpu_4: 0.07
cpu_5: 43.42
cpu_6: 0.07
cpu_7: 43.15
cpu_8: 0.07
cpu_9: 22.01
cpu_10: 0.07
cpu_11: 37.10
cpu_12: 0.13
cpu_13: 42.42
cpu_14: 0.07
cpu_15: 43.22
cpu_16: 0.13
cpu_17: 36.70
cpu_18: 0.07
cpu_19: 40.96
cpu_20: 0.07
cpu_21: 39.36
cpu_22: 0.07
cpu_23: 44.88
cpu_24: 0.07
cpu_25: 24.40
cpu_26: 0.13
cpu_27: 45.21
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 19863466
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 19863466
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1363141
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1363141
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 283524
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 283524
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12292941987
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12292941987
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12287356449
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12287356449
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1363156
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1363156
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 18712646
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 18712646
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 283785
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 283785


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.05        Core1: 30.81        
Core2: 21.58        Core3: 27.90        
Core4: 20.92        Core5: 24.95        
Core6: 28.56        Core7: 26.33        
Core8: 34.22        Core9: 22.04        
Core10: 32.65        Core11: 28.89        
Core12: 25.03        Core13: 27.14        
Core14: 27.77        Core15: 26.13        
Core16: 28.69        Core17: 26.74        
Core18: 32.16        Core19: 27.19        
Core20: 29.55        Core21: 30.57        
Core22: 29.22        Core23: 26.72        
Core24: 28.57        Core25: 26.98        
Core26: 22.41        Core27: 26.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.00
Socket1: 26.92
DDR read Latency(ns)
Socket0: 81979.78
Socket1: 419.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.56        Core1: 30.42        
Core2: 27.77        Core3: 28.06        
Core4: 31.16        Core5: 25.79        
Core6: 27.69        Core7: 26.14        
Core8: 31.34        Core9: 23.07        
Core10: 30.11        Core11: 27.52        
Core12: 31.14        Core13: 27.55        
Core14: 29.08        Core15: 26.07        
Core16: 27.39        Core17: 26.99        
Core18: 31.96        Core19: 25.33        
Core20: 27.26        Core21: 30.55        
Core22: 28.37        Core23: 27.06        
Core24: 29.12        Core25: 28.48        
Core26: 32.12        Core27: 26.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.30
Socket1: 27.00
DDR read Latency(ns)
Socket0: 87979.54
Socket1: 416.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.69        Core1: 29.68        
Core2: 27.21        Core3: 27.47        
Core4: 27.64        Core5: 25.36        
Core6: 26.40        Core7: 23.82        
Core8: 26.56        Core9: 22.92        
Core10: 27.46        Core11: 26.92        
Core12: 28.35        Core13: 27.39        
Core14: 25.90        Core15: 24.22        
Core16: 28.43        Core17: 25.16        
Core18: 26.71        Core19: 26.39        
Core20: 28.52        Core21: 29.24        
Core22: 26.45        Core23: 26.02        
Core24: 26.30        Core25: 27.49        
Core26: 27.85        Core27: 27.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.39
Socket1: 26.25
DDR read Latency(ns)
Socket0: 89133.57
Socket1: 430.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.10        Core1: 30.32        
Core2: 29.32        Core3: 27.87        
Core4: 29.25        Core5: 26.07        
Core6: 27.76        Core7: 26.26        
Core8: 30.09        Core9: 22.71        
Core10: 28.48        Core11: 28.09        
Core12: 29.57        Core13: 27.17        
Core14: 25.57        Core15: 25.81        
Core16: 28.77        Core17: 26.53        
Core18: 30.24        Core19: 26.18        
Core20: 29.61        Core21: 31.13        
Core22: 29.24        Core23: 26.58        
Core24: 27.72        Core25: 28.69        
Core26: 28.38        Core27: 26.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.65
Socket1: 27.00
DDR read Latency(ns)
Socket0: 86968.45
Socket1: 419.38
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26257
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412782410; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412784702; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206478955; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206478955; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206478424; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206478424; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206477637; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206477637; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206472932; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206472932; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005419677; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4082237; Consumed Joules: 249.16; Watts: 41.49; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2312834; Consumed DRAM Joules: 35.39; DRAM Watts: 5.89
S1P0; QPIClocks: 14412866130; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412868118; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206515043; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206515043; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206515107; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206515107; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206515057; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206515057; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206515138; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206515138; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005441455; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6195448; Consumed Joules: 378.14; Watts: 62.97; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 5557753; Consumed DRAM Joules: 85.03; DRAM Watts: 14.16
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6762
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     311 K    866 K    0.64    0.07    0.01    0.02     8008        1       10     70
   1    1     0.11   0.40   0.28    0.74      46 M     55 M    0.15    0.25    0.04    0.05     2184     7987       29     58
   2    0     0.00   0.34   0.00    0.60    6764       33 K    0.80    0.12    0.00    0.02      504        0        0     68
   3    1     0.14   0.31   0.45    0.95      74 M     86 M    0.14    0.23    0.05    0.06     2240    12038       34     58
   4    0     0.00   0.29   0.00    0.60    5428       26 K    0.79    0.13    0.00    0.02      504        0        0     69
   5    1     0.20   0.36   0.54    1.05      73 M     88 M    0.17    0.24    0.04    0.05     3472    13413      147     58
   6    0     0.00   0.29   0.00    0.60    4342       23 K    0.82    0.12    0.00    0.02      112        0        0     69
   7    1     0.14   0.30   0.48    0.97      67 M     81 M    0.17    0.27    0.05    0.06     3808    13223       82     57
   8    0     0.00   0.31   0.00    0.60    5213       29 K    0.82    0.13    0.00    0.02     5320        0        0     68
   9    1     0.15   0.84   0.18    0.60    5587 K   9403 K    0.41    0.51    0.00    0.01      448      646       21     58
  10    0     0.00   0.61   0.00    0.60    9184       36 K    0.75    0.20    0.00    0.01      728        0        0     68
  11    1     0.09   0.29   0.33    0.80      62 M     71 M    0.14    0.25    0.07    0.08      336    11417       31     57
  12    0     0.00   0.35   0.00    0.60      15 K     43 K    0.66    0.24    0.01    0.02     2128        1        0     70
  13    1     0.10   0.26   0.38    0.85      68 M     80 M    0.14    0.24    0.07    0.08     2968    13466       31     57
  14    0     0.00   0.31   0.00    0.60    4202       22 K    0.81    0.16    0.00    0.02      280        0        0     69
  15    1     0.16   0.35   0.45    0.94      66 M     78 M    0.16    0.26    0.04    0.05     3640    11702       24     57
  16    0     0.00   0.28   0.00    0.60    4117       18 K    0.78    0.16    0.00    0.02      168        0        0     69
  17    1     0.05   0.17   0.27    0.72      66 M     74 M    0.11    0.24    0.15    0.16     3696    12993      152     58
  18    0     0.00   0.58   0.00    0.60      23 K     44 K    0.47    0.16    0.01    0.01     2072        1        1     70
  19    1     0.14   0.33   0.42    0.93      60 M     72 M    0.17    0.27    0.04    0.05     2632    10759       33     57
  20    0     0.00   0.29   0.00    0.60    4962       25 K    0.80    0.12    0.00    0.02        0        0        0     70
  21    1     0.12   0.39   0.30    0.84      42 M     50 M    0.16    0.26    0.04    0.04     2632     7839       13     58
  22    0     0.00   0.28   0.00    0.60    3321       21 K    0.84    0.11    0.00    0.02       56        0        0     70
  23    1     0.13   0.30   0.41    0.90      64 M     77 M    0.16    0.26    0.05    0.06     2576    12594       23     59
  24    0     0.00   0.30   0.00    0.60    2927       23 K    0.87    0.11    0.00    0.02      784        0        0     71
  25    1     0.08   0.30   0.26    0.72      51 M     59 M    0.13    0.25    0.07    0.08     2912     9179       12     59
  26    0     0.00   0.30   0.00    0.60    4526       29 K    0.85    0.12    0.00    0.02      560        0        0     70
  27    1     0.15   0.32   0.46    0.95      67 M     81 M    0.17    0.26    0.05    0.06     2408    11723       26     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     405 K   1244 K    0.67    0.10    0.01    0.02    21224        3       11     62
 SKT    1     0.12   0.34   0.37    0.87     818 M    968 M    0.15    0.26    0.05    0.06    35952   148979      658     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.34   0.19    0.87     819 M    969 M    0.16    0.26    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   52 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.45 %

 C1 core residency: 28.55 %; C3 core residency: 0.08 %; C6 core residency: 49.91 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.38 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.56 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   45 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.69     0.19     209.30      29.44         134.64
 SKT   1    125.76    63.13     316.73      71.09         120.62
---------------------------------------------------------------------------------------------------------------
       *    126.45    63.32     526.04     100.52         120.62
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6847
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    37.81 --||-- Mem Ch  0: Reads (MB/s):  6296.37 --|
|--            Writes(MB/s):    13.04 --||--            Writes(MB/s):  3148.10 --|
|-- Mem Ch  1: Reads (MB/s):    29.57 --||-- Mem Ch  1: Reads (MB/s):  6293.82 --|
|--            Writes(MB/s):     9.12 --||--            Writes(MB/s):  3144.52 --|
|-- Mem Ch  2: Reads (MB/s):    33.26 --||-- Mem Ch  2: Reads (MB/s):  6297.03 --|
|--            Writes(MB/s):    12.88 --||--            Writes(MB/s):  3148.95 --|
|-- Mem Ch  3: Reads (MB/s):    33.52 --||-- Mem Ch  3: Reads (MB/s):  6295.03 --|
|--            Writes(MB/s):     8.77 --||--            Writes(MB/s):  3145.51 --|
|-- NODE 0 Mem Read (MB/s) :   134.16 --||-- NODE 1 Mem Read (MB/s) : 25182.24 --|
|-- NODE 0 Mem Write(MB/s) :    43.81 --||-- NODE 1 Mem Write(MB/s) : 12587.08 --|
|-- NODE 0 P. Write (T/s):     124337 --||-- NODE 1 P. Write (T/s):     209987 --|
|-- NODE 0 Memory (MB/s):      177.97 --||-- NODE 1 Memory (MB/s):    37769.32 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25316.40                --|
            |--                System Write Throughput(MB/s):      12630.89                --|
            |--               System Memory Throughput(MB/s):      37947.29                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 691d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9096          24     637 K   397 K     24       0       0  
 1     194 M        24      34 M   240 M   1051 K     0    1218 K
-----------------------------------------------------------------------
 *     194 M        48      35 M   240 M   1051 K     0    1218 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.12        Core1: 27.75        
Core2: 26.14        Core3: 27.38        
Core4: 28.98        Core5: 27.87        
Core6: 25.79        Core7: 22.98        
Core8: 24.29        Core9: 20.83        
Core10: 25.89        Core11: 23.73        
Core12: 24.94        Core13: 28.69        
Core14: 27.87        Core15: 23.44        
Core16: 27.53        Core17: 25.48        
Core18: 25.49        Core19: 27.96        
Core20: 30.52        Core21: 31.27        
Core22: 21.90        Core23: 27.58        
Core24: 26.51        Core25: 26.04        
Core26: 30.48        Core27: 25.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.61
Socket1: 26.11
DDR read Latency(ns)
Socket0: 89909.57
Socket1: 425.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.13        Core1: 29.38        
Core2: 31.01        Core3: 28.91        
Core4: 31.00        Core5: 29.19        
Core6: 26.63        Core7: 24.72        
Core8: 25.70        Core9: 21.19        
Core10: 24.32        Core11: 25.76        
Core12: 24.94        Core13: 26.05        
Core14: 25.68        Core15: 25.83        
Core16: 28.85        Core17: 27.70        
Core18: 27.40        Core19: 25.22        
Core20: 29.49        Core21: 27.45        
Core22: 28.99        Core23: 30.34        
Core24: 29.04        Core25: 28.16        
Core26: 27.89        Core27: 26.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.76
Socket1: 26.96
DDR read Latency(ns)
Socket0: 87902.62
Socket1: 415.94
irq_total: 284935.332883225
cpu_total: 19.50
cpu_0: 1.00
cpu_1: 42.29
cpu_2: 0.13
cpu_3: 37.43
cpu_4: 0.07
cpu_5: 40.96
cpu_6: 0.07
cpu_7: 44.68
cpu_8: 0.07
cpu_9: 24.27
cpu_10: 0.07
cpu_11: 43.09
cpu_12: 0.07
cpu_13: 43.95
cpu_14: 0.07
cpu_15: 43.75
cpu_16: 0.07
cpu_17: 41.49
cpu_18: 0.07
cpu_19: 40.36
cpu_20: 0.13
cpu_21: 43.48
cpu_22: 0.13
cpu_23: 27.19
cpu_24: 0.13
cpu_25: 34.71
cpu_26: 0.13
cpu_27: 36.37
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 206565
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 206565
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 13592275
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13592275
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 14455894
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 14455894
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1360556
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1360556
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12263821232
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12263821232
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1360530
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1360530
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12269493618
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12269493618
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 205943
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 205943


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.33        Core1: 28.99        
Core2: 28.10        Core3: 28.40        
Core4: 27.76        Core5: 29.20        
Core6: 26.91        Core7: 25.89        
Core8: 26.29        Core9: 21.34        
Core10: 25.36        Core11: 26.74        
Core12: 25.03        Core13: 25.86        
Core14: 25.42        Core15: 27.53        
Core16: 22.90        Core17: 26.18        
Core18: 21.16        Core19: 26.12        
Core20: 21.02        Core21: 25.73        
Core22: 27.52        Core23: 30.59        
Core24: 32.98        Core25: 26.90        
Core26: 28.15        Core27: 27.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.78
Socket1: 27.11
DDR read Latency(ns)
Socket0: 84490.22
Socket1: 412.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.39        Core1: 28.72        
Core2: 26.56        Core3: 29.14        
Core4: 30.19        Core5: 27.93        
Core6: 27.46        Core7: 23.53        
Core8: 26.51        Core9: 21.03        
Core10: 25.53        Core11: 26.41        
Core12: 26.02        Core13: 26.65        
Core14: 25.52        Core15: 25.41        
Core16: 28.23        Core17: 24.63        
Core18: 27.70        Core19: 26.75        
Core20: 29.16        Core21: 25.33        
Core22: 29.12        Core23: 30.89        
Core24: 29.86        Core25: 27.35        
Core26: 29.14        Core27: 25.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 26.40
DDR read Latency(ns)
Socket0: 91205.71
Socket1: 423.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.28        Core1: 29.34        
Core2: 27.01        Core3: 29.75        
Core4: 32.41        Core5: 29.58        
Core6: 26.59        Core7: 24.73        
Core8: 27.87        Core9: 21.56        
Core10: 26.34        Core11: 26.22        
Core12: 26.31        Core13: 26.30        
Core14: 24.91        Core15: 26.30        
Core16: 25.61        Core17: 25.30        
Core18: 25.60        Core19: 27.31        
Core20: 28.72        Core21: 26.71        
Core22: 27.96        Core23: 31.85        
Core24: 28.23        Core25: 26.41        
Core26: 27.08        Core27: 28.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.58
Socket1: 27.08
DDR read Latency(ns)
Socket0: 100823.92
Socket1: 416.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.63        Core1: 28.94        
Core2: 27.89        Core3: 29.42        
Core4: 27.69        Core5: 29.18        
Core6: 27.71        Core7: 24.94        
Core8: 26.54        Core9: 21.60        
Core10: 26.38        Core11: 27.84        
Core12: 26.90        Core13: 26.01        
Core14: 25.79        Core15: 26.10        
Core16: 26.53        Core17: 25.32        
Core18: 26.62        Core19: 27.86        
Core20: 26.77        Core21: 26.22        
Core22: 29.66        Core23: 32.19        
Core24: 27.53        Core25: 26.62        
Core26: 28.06        Core27: 26.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.21
Socket1: 27.05
DDR read Latency(ns)
Socket0: 97100.98
Socket1: 417.59
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27326
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409546034; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409549238; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204835601; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204835601; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204840627; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204840627; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204845028; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204845028; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204849167; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204849167; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004081021; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4101789; Consumed Joules: 250.35; Watts: 41.70; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2307274; Consumed DRAM Joules: 35.30; DRAM Watts: 5.88
S1P0; QPIClocks: 14409651854; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409653554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204906642; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204906642; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204906760; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204906760; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204906783; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204906783; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204906833; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204906833; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004105728; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6220396; Consumed Joules: 379.66; Watts: 63.23; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 5544912; Consumed DRAM Joules: 84.84; DRAM Watts: 14.13
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6b98
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     326 K    912 K    0.64    0.08    0.01    0.02     8792        0       13     70
   1    1     0.08   0.21   0.36    0.84      74 M     84 M    0.12    0.22    0.10    0.11     3192    12853       64     59
   2    0     0.00   0.28   0.00    0.60    5120       29 K    0.83    0.12    0.00    0.02      448        1        0     69
   3    1     0.09   0.30   0.32    0.80      63 M     73 M    0.14    0.23    0.07    0.08     2408     9988      134     58
   4    0     0.00   0.30   0.00    0.60    5813       35 K    0.84    0.14    0.00    0.02      168        0        0     69
   5    1     0.09   0.22   0.39    0.87      77 M     88 M    0.12    0.22    0.09    0.10     4088    14019       31     59
   6    0     0.00   0.32   0.00    0.60    5971       29 K    0.80    0.18    0.00    0.01      280        0        0     69
   7    1     0.16   0.34   0.48    1.01      61 M     74 M    0.18    0.27    0.04    0.05     5824    12851       83     58
   8    0     0.00   0.31   0.00    0.60    3815       27 K    0.86    0.18    0.00    0.01     2128        0        0     69
   9    1     0.18   0.89   0.20    0.61    6117 K     10 M    0.42    0.54    0.00    0.01      168      664       23     58
  10    0     0.00   0.32   0.00    0.60    5536       29 K    0.81    0.18    0.00    0.01      672        0        0     67
  11    1     0.12   0.30   0.41    0.89      65 M     77 M    0.16    0.26    0.05    0.06     1512    11542       33     57
  12    0     0.00   0.32   0.00    0.60    4041       33 K    0.88    0.20    0.00    0.01      280        0        0     70
  13    1     0.15   0.30   0.49    0.99      69 M     83 M    0.17    0.27    0.05    0.06     2128    13459      106     56
  14    0     0.00   0.57   0.00    0.60      32 K     68 K    0.52    0.42    0.01    0.01     4088        1        1     69
  15    1     0.13   0.30   0.44    0.95      64 M     77 M    0.16    0.27    0.05    0.06     4256    12184       28     57
  16    0     0.00   0.30   0.00    0.60    3936       23 K    0.83    0.18    0.00    0.01     1008        0        0     70
  17    1     0.11   0.35   0.32    0.80      55 M     66 M    0.16    0.26    0.05    0.06     2296    10576       74     57
  18    0     0.00   0.28   0.00    0.60    3455       26 K    0.87    0.14    0.00    0.02      504        0        0     70
  19    1     0.15   0.35   0.43    0.94      60 M     73 M    0.17    0.26    0.04    0.05     2576    11143       24     58
  20    0     0.00   0.30   0.00    0.60    4376       27 K    0.84    0.12    0.00    0.02     1960        0        0     70
  21    1     0.14   0.32   0.43    0.92      63 M     76 M    0.16    0.25    0.05    0.06     2184    12267       56     59
  22    0     0.00   0.28   0.00    0.60    3374       22 K    0.85    0.12    0.00    0.02       56        0        0     70
  23    1     0.07   0.38   0.18    0.64      35 M     40 M    0.13    0.24    0.05    0.06     2072     6492       12     60
  24    0     0.00   0.28   0.00    0.60    2737       18 K    0.85    0.12    0.00    0.02     2128        0        0     71
  25    1     0.09   0.27   0.34    0.83      59 M     70 M    0.15    0.26    0.06    0.08     1064    11221       41     58
  26    0     0.00   0.27   0.00    0.60    3184       17 K    0.82    0.13    0.00    0.01      504        0        0     70
  27    1     0.10   0.30   0.34    0.83      57 M     68 M    0.15    0.26    0.06    0.07     3864     9548       25     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     410 K   1303 K    0.68    0.12    0.01    0.02    23016        2       13     62
 SKT    1     0.12   0.33   0.37    0.87     814 M    963 M    0.15    0.26    0.05    0.06    37632   148807      734     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.33   0.18    0.86     814 M    965 M    0.16    0.26    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.32 %

 C1 core residency: 28.83 %; C3 core residency: 0.15 %; C6 core residency: 49.70 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.14 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.50 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   11%    11%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   45 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.66     0.21     208.85      29.44         134.19
 SKT   1    125.06    62.81     317.85      70.76         120.48
---------------------------------------------------------------------------------------------------------------
       *    125.72    63.02     526.70     100.19         120.49
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6c7c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    37.96 --||-- Mem Ch  0: Reads (MB/s):  6177.63 --|
|--            Writes(MB/s):    12.91 --||--            Writes(MB/s):  3134.15 --|
|-- Mem Ch  1: Reads (MB/s):    29.38 --||-- Mem Ch  1: Reads (MB/s):  6175.61 --|
|--            Writes(MB/s):     9.07 --||--            Writes(MB/s):  3129.32 --|
|-- Mem Ch  2: Reads (MB/s):    32.53 --||-- Mem Ch  2: Reads (MB/s):  6179.22 --|
|--            Writes(MB/s):    12.77 --||--            Writes(MB/s):  3135.16 --|
|-- Mem Ch  3: Reads (MB/s):    31.72 --||-- Mem Ch  3: Reads (MB/s):  6177.37 --|
|--            Writes(MB/s):     8.64 --||--            Writes(MB/s):  3130.64 --|
|-- NODE 0 Mem Read (MB/s) :   131.60 --||-- NODE 1 Mem Read (MB/s) : 24709.84 --|
|-- NODE 0 Mem Write(MB/s) :    43.39 --||-- NODE 1 Mem Write(MB/s) : 12529.27 --|
|-- NODE 0 P. Write (T/s):     124336 --||-- NODE 1 P. Write (T/s):     209276 --|
|-- NODE 0 Memory (MB/s):      174.99 --||-- NODE 1 Memory (MB/s):    37239.11 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24841.44                --|
            |--                System Write Throughput(MB/s):      12572.66                --|
            |--               System Memory Throughput(MB/s):      37414.10                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6d57
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9084          72     977 K   489 K    276      36      36  
 1     192 M        24      32 M   236 M   1233 K     0    1281 K
-----------------------------------------------------------------------
 *     192 M        96      33 M   236 M   1234 K    36    1281 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.70        Core1: 29.03        
Core2: 28.66        Core3: 29.11        
Core4: 29.79        Core5: 28.01        
Core6: 29.49        Core7: 27.87        
Core8: 26.92        Core9: 24.06        
Core10: 26.19        Core11: 25.49        
Core12: 26.38        Core13: 27.16        
Core14: 25.91        Core15: 28.34        
Core16: 25.81        Core17: 27.09        
Core18: 25.50        Core19: 28.15        
Core20: 27.80        Core21: 29.47        
Core22: 28.50        Core23: 27.11        
Core24: 26.33        Core25: 28.30        
Core26: 27.39        Core27: 27.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.17
Socket1: 27.85
DDR read Latency(ns)
Socket0: 89968.15
Socket1: 406.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.94        Core1: 28.47        
Core2: 24.56        Core3: 29.75        
Core4: 26.30        Core5: 29.05        
Core6: 28.07        Core7: 27.68        
Core8: 28.18        Core9: 23.54        
Core10: 31.30        Core11: 24.13        
Core12: 26.21        Core13: 27.72        
Core14: 27.52        Core15: 27.64        
Core16: 26.80        Core17: 26.34        
Core18: 27.18        Core19: 27.86        
Core20: 28.79        Core21: 27.65        
Core22: 27.05        Core23: 27.02        
Core24: 27.21        Core25: 29.44        
Core26: 25.45        Core27: 27.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.43
Socket1: 27.51
DDR read Latency(ns)
Socket0: 94436.33
Socket1: 412.86
irq_total: 250554.61311655
cpu_total: 19.20
cpu_0: 0.86
cpu_1: 37.79
cpu_2: 0.07
cpu_3: 43.38
cpu_4: 0.07
cpu_5: 41.65
cpu_6: 0.07
cpu_7: 40.39
cpu_8: 0.07
cpu_9: 8.38
cpu_10: 0.00
cpu_11: 47.44
cpu_12: 0.07
cpu_13: 38.19
cpu_14: 0.00
cpu_15: 38.26
cpu_16: 0.00
cpu_17: 44.51
cpu_18: 0.00
cpu_19: 39.39
cpu_20: 0.00
cpu_21: 39.52
cpu_22: 0.00
cpu_23: 44.18
cpu_24: 0.07
cpu_25: 32.93
cpu_26: 0.13
cpu_27: 40.32
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 15338732
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 15338732
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12207963311
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12207963311
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12213310272
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12213310272
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 16326064
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 16326064
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 232405
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 232405
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 233306
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 233306
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1354326
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1354326
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1354334
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1354334


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.32        Core1: 28.25        
Core2: 25.85        Core3: 28.90        
Core4: 27.93        Core5: 28.39        
Core6: 21.34        Core7: 26.76        
Core8: 29.62        Core9: 22.93        
Core10: 22.59        Core11: 23.75        
Core12: 27.30        Core13: 29.69        
Core14: 28.42        Core15: 27.46        
Core16: 27.59        Core17: 27.25        
Core18: 28.24        Core19: 27.46        
Core20: 29.96        Core21: 27.22        
Core22: 26.74        Core23: 26.30        
Core24: 21.49        Core25: 29.29        
Core26: 25.79        Core27: 26.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.24
Socket1: 27.23
DDR read Latency(ns)
Socket0: 86896.75
Socket1: 416.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.45        Core1: 28.54        
Core2: 25.83        Core3: 26.79        
Core4: 28.82        Core5: 28.06        
Core6: 29.25        Core7: 26.34        
Core8: 30.96        Core9: 23.24        
Core10: 29.00        Core11: 23.93        
Core12: 28.06        Core13: 29.07        
Core14: 25.68        Core15: 26.50        
Core16: 25.44        Core17: 24.70        
Core18: 26.70        Core19: 26.26        
Core20: 28.38        Core21: 28.27        
Core22: 29.60        Core23: 25.11        
Core24: 28.62        Core25: 28.42        
Core26: 26.79        Core27: 25.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 26.49
DDR read Latency(ns)
Socket0: 94730.47
Socket1: 427.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.55        Core1: 28.91        
Core2: 26.45        Core3: 26.17        
Core4: 26.25        Core5: 29.23        
Core6: 26.45        Core7: 26.34        
Core8: 26.76        Core9: 23.89        
Core10: 27.52        Core11: 24.32        
Core12: 26.51        Core13: 26.84        
Core14: 28.34        Core15: 26.75        
Core16: 26.81        Core17: 24.03        
Core18: 27.34        Core19: 26.62        
Core20: 29.81        Core21: 27.61        
Core22: 31.68        Core23: 25.24        
Core24: 26.51        Core25: 28.58        
Core26: 26.02        Core27: 25.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.37
Socket1: 26.33
DDR read Latency(ns)
Socket0: 90908.06
Socket1: 439.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.53        Core1: 28.70        
Core2: 26.44        Core3: 26.22        
Core4: 27.21        Core5: 29.56        
Core6: 27.78        Core7: 26.50        
Core8: 28.02        Core9: 23.02        
Core10: 28.03        Core11: 23.78        
Core12: 27.31        Core13: 26.27        
Core14: 29.17        Core15: 27.49        
Core16: 27.25        Core17: 25.36        
Core18: 25.56        Core19: 26.44        
Core20: 24.01        Core21: 27.61        
Core22: 26.78        Core23: 27.73        
Core24: 26.46        Core25: 29.22        
Core26: 27.99        Core27: 26.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.77
Socket1: 26.74
DDR read Latency(ns)
Socket0: 91046.50
Socket1: 426.32
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28409
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412050014; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412053146; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206976163; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206976163; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206981216; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206981216; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206100552; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206100552; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206104034; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206104034; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005092253; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4069386; Consumed Joules: 248.38; Watts: 41.37; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2312524; Consumed DRAM Joules: 35.38; DRAM Watts: 5.89
S1P0; QPIClocks: 14412065150; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412068034; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206115805; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206115805; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206115833; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206115833; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206115937; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206115937; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206115964; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206115964; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005103334; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6273242; Consumed Joules: 382.89; Watts: 63.77; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5403982; Consumed DRAM Joules: 82.68; DRAM Watts: 13.77
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6fca
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     307 K    882 K    0.65    0.08    0.01    0.02     8512        0       11     70
   1    1     0.11   0.23   0.48    0.99      80 M     93 M    0.14    0.23    0.07    0.08     2968    13742       80     59
   2    0     0.00   0.32   0.00    0.60    8749       37 K    0.77    0.11    0.00    0.02     1120        0        0     68
   3    1     0.10   0.18   0.58    1.11      90 M    105 M    0.14    0.23    0.09    0.10     2520    15443       45     59
   4    0     0.00   0.28   0.00    0.60    4825       26 K    0.82    0.12    0.00    0.02      448        0        0     70
   5    1     0.12   0.44   0.26    0.71      49 M     58 M    0.16    0.22    0.04    0.05      448     8359       92     60
   6    0     0.00   0.33   0.00    0.60    5257       28 K    0.81    0.12    0.00    0.02      336        0        0     69
   7    1     0.10   0.25   0.39    0.87      66 M     78 M    0.15    0.26    0.07    0.08     3192    13419       28     58
   8    0     0.00   0.29   0.00    0.60    3836       23 K    0.84    0.13    0.00    0.02     2576        0        0     68
   9    1     0.07   0.75   0.09    0.60    2740 K   3810 K    0.28    0.41    0.00    0.01      112      369       14     59
  10    0     0.00   0.30   0.00    0.60    5204       25 K    0.79    0.15    0.00    0.02      672        0        0     67
  11    1     0.19   0.53   0.36    0.84      43 M     54 M    0.20    0.27    0.02    0.03     4032     6684       86     57
  12    0     0.00   0.32   0.00    0.60    4298       24 K    0.82    0.18    0.00    0.01      168        0        0     70
  13    1     0.12   0.50   0.24    0.71      33 M     40 M    0.17    0.28    0.03    0.03      896     6040       99     57
  14    0     0.00   0.34   0.00    0.60    4725       21 K    0.78    0.19    0.00    0.01      224        0        0     69
  15    1     0.09   0.27   0.33    0.81      60 M     69 M    0.13    0.25    0.07    0.08     4648    10483       31     56
  16    0     0.00   0.30   0.00    0.60    4260       24 K    0.82    0.15    0.00    0.02      168        0        0     70
  17    1     0.17   0.34   0.50    1.01      69 M     84 M    0.18    0.26    0.04    0.05     4480    13891      215     57
  18    0     0.00   0.30   0.00    0.60    3597       23 K    0.85    0.14    0.00    0.01      224        0        0     70
  19    1     0.10   0.26   0.40    0.88      67 M     78 M    0.15    0.26    0.06    0.08     3024    12498      115     58
  20    0     0.00   0.63   0.00    0.60      41 K     72 K    0.42    0.19    0.01    0.01     3416        1        2     70
  21    1     0.10   0.26   0.37    0.85      67 M     79 M    0.15    0.25    0.07    0.08     3696    13002       33     59
  22    0     0.00   0.34   0.00    0.60    5611       26 K    0.79    0.12    0.00    0.02     2296        0        0     70
  23    1     0.16   0.31   0.50    1.02      67 M     81 M    0.18    0.26    0.04    0.05     3584    12715       36     58
  24    0     0.00   0.27   0.00    0.60    3557       25 K    0.86    0.13    0.00    0.02      448        0        1     70
  25    1     0.13   0.54   0.24    0.68      31 M     37 M    0.17    0.28    0.02    0.03      224     5160       14     59
  26    0     0.00   0.29   0.00    0.60    3747       25 K    0.85    0.12    0.00    0.02      336        0        0     70
  27    1     0.11   0.27   0.39    0.87      64 M     75 M    0.15    0.27    0.06    0.07     2632    11367       25     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     406 K   1266 K    0.68    0.10    0.01    0.02    20944        1       14     61
 SKT    1     0.12   0.32   0.37    0.88     795 M    944 M    0.16    0.25    0.05    0.06    36456   143172      913     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.32   0.18    0.88     795 M    945 M    0.16    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.87 %

 C1 core residency: 33.59 %; C3 core residency: 0.62 %; C6 core residency: 44.92 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.06 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.48 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   11%    11%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.65     0.21     213.03      29.51         135.61
 SKT   1    121.61    62.48     317.40      70.17         121.27
---------------------------------------------------------------------------------------------------------------
       *    122.26    62.70     530.43      99.68         121.01
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 70ae
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    44.15 --||-- Mem Ch  0: Reads (MB/s):  6060.52 --|
|--            Writes(MB/s):    14.83 --||--            Writes(MB/s):  3121.54 --|
|-- Mem Ch  1: Reads (MB/s):    36.18 --||-- Mem Ch  1: Reads (MB/s):  6058.51 --|
|--            Writes(MB/s):    10.83 --||--            Writes(MB/s):  3118.53 --|
|-- Mem Ch  2: Reads (MB/s):    38.48 --||-- Mem Ch  2: Reads (MB/s):  6060.38 --|
|--            Writes(MB/s):    14.76 --||--            Writes(MB/s):  3122.24 --|
|-- Mem Ch  3: Reads (MB/s):    38.39 --||-- Mem Ch  3: Reads (MB/s):  6059.30 --|
|--            Writes(MB/s):    10.61 --||--            Writes(MB/s):  3119.25 --|
|-- NODE 0 Mem Read (MB/s) :   157.20 --||-- NODE 1 Mem Read (MB/s) : 24238.71 --|
|-- NODE 0 Mem Write(MB/s) :    51.03 --||-- NODE 1 Mem Write(MB/s) : 12481.56 --|
|-- NODE 0 P. Write (T/s):     124326 --||-- NODE 1 P. Write (T/s):     204188 --|
|-- NODE 0 Memory (MB/s):      208.23 --||-- NODE 1 Memory (MB/s):    36720.27 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24395.91                --|
            |--                System Write Throughput(MB/s):      12532.59                --|
            |--               System Memory Throughput(MB/s):      36928.50                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7183
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8868          12    1339 K   468 K      0       0     144  
 1     194 M        24      34 M   241 M   1276 K     0    1365 K
-----------------------------------------------------------------------
 *     194 M        36      35 M   242 M   1276 K     0    1366 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.29        Core1: 27.39        
Core2: 28.46        Core3: 26.16        
Core4: 27.36        Core5: 30.40        
Core6: 26.91        Core7: 29.71        
Core8: 28.58        Core9: 21.51        
Core10: 27.34        Core11: 25.65        
Core12: 24.65        Core13: 23.53        
Core14: 25.98        Core15: 24.49        
Core16: 26.17        Core17: 23.56        
Core18: 26.45        Core19: 24.51        
Core20: 26.66        Core21: 24.09        
Core22: 26.82        Core23: 26.11        
Core24: 27.42        Core25: 30.94        
Core26: 29.16        Core27: 23.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.07
Socket1: 25.40
DDR read Latency(ns)
Socket0: 84473.98
Socket1: 439.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.56        Core1: 28.49        
Core2: 26.63        Core3: 26.43        
Core4: 28.51        Core5: 29.87        
Core6: 30.41        Core7: 28.43        
Core8: 31.13        Core9: 22.02        
Core10: 24.36        Core11: 25.76        
Core12: 24.53        Core13: 24.43        
Core14: 25.23        Core15: 24.68        
Core16: 26.26        Core17: 22.87        
Core18: 27.42        Core19: 24.26        
Core20: 26.82        Core21: 27.17        
Core22: 27.85        Core23: 26.58        
Core24: 28.22        Core25: 28.82        
Core26: 28.09        Core27: 23.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.22
Socket1: 25.77
DDR read Latency(ns)
Socket0: 85162.74
Socket1: 437.34
irq_total: 284480.770320036
cpu_total: 19.38
cpu_0: 0.93
cpu_1: 41.89
cpu_2: 0.13
cpu_3: 46.01
cpu_4: 0.13
cpu_5: 38.70
cpu_6: 0.07
cpu_7: 39.23
cpu_8: 0.13
cpu_9: 19.55
cpu_10: 0.07
cpu_11: 39.43
cpu_12: 0.07
cpu_13: 42.89
cpu_14: 0.07
cpu_15: 42.09
cpu_16: 0.13
cpu_17: 41.42
cpu_18: 0.07
cpu_19: 40.56
cpu_20: 0.13
cpu_21: 33.98
cpu_22: 0.07
cpu_23: 33.58
cpu_24: 0.07
cpu_25: 31.12
cpu_26: 0.13
cpu_27: 49.87
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1365584
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1365584
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12314841032
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12314841032
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12309366945
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12309366945
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 16528637
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 16528637
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 250503
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 250503
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 250433
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 250433
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1365583
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1365583
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 17534812
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 17534812


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.38        Core1: 28.82        
Core2: 22.42        Core3: 26.08        
Core4: 23.96        Core5: 28.56        
Core6: 18.33        Core7: 25.29        
Core8: 28.60        Core9: 21.60        
Core10: 27.69        Core11: 28.11        
Core12: 26.45        Core13: 25.06        
Core14: 28.09        Core15: 26.63        
Core16: 21.40        Core17: 25.46        
Core18: 28.56        Core19: 26.98        
Core20: 21.40        Core21: 27.77        
Core22: 28.43        Core23: 27.39        
Core24: 29.40        Core25: 28.61        
Core26: 28.36        Core27: 24.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 26.61
DDR read Latency(ns)
Socket0: 78307.77
Socket1: 418.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.81        Core1: 29.20        
Core2: 26.87        Core3: 26.68        
Core4: 30.21        Core5: 28.01        
Core6: 27.64        Core7: 25.30        
Core8: 29.62        Core9: 21.44        
Core10: 28.94        Core11: 28.29        
Core12: 26.24        Core13: 25.28        
Core14: 27.12        Core15: 26.29        
Core16: 29.23        Core17: 26.36        
Core18: 29.71        Core19: 27.72        
Core20: 26.56        Core21: 27.69        
Core22: 25.25        Core23: 28.55        
Core24: 24.28        Core25: 27.37        
Core26: 26.91        Core27: 24.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.44
Socket1: 26.81
DDR read Latency(ns)
Socket0: 86435.85
Socket1: 413.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.25        Core1: 29.17        
Core2: 27.90        Core3: 27.44        
Core4: 27.56        Core5: 28.19        
Core6: 30.23        Core7: 25.54        
Core8: 29.90        Core9: 22.93        
Core10: 29.57        Core11: 26.77        
Core12: 24.92        Core13: 25.67        
Core14: 25.36        Core15: 26.73        
Core16: 26.85        Core17: 25.33        
Core18: 26.45        Core19: 26.07        
Core20: 29.49        Core21: 27.43        
Core22: 27.94        Core23: 29.64        
Core24: 25.94        Core25: 27.05        
Core26: 28.77        Core27: 24.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.83
Socket1: 26.70
DDR read Latency(ns)
Socket0: 86349.57
Socket1: 417.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.81        Core1: 30.03        
Core2: 27.82        Core3: 26.63        
Core4: 27.84        Core5: 27.90        
Core6: 28.11        Core7: 25.66        
Core8: 29.26        Core9: 22.03        
Core10: 30.85        Core11: 27.31        
Core12: 26.59        Core13: 25.51        
Core14: 26.06        Core15: 26.57        
Core16: 28.38        Core17: 25.89        
Core18: 29.22        Core19: 26.09        
Core20: 27.02        Core21: 30.52        
Core22: 27.84        Core23: 27.90        
Core24: 27.79        Core25: 27.91        
Core26: 27.89        Core27: 24.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.71
Socket1: 26.75
DDR read Latency(ns)
Socket0: 86530.05
Socket1: 413.67
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29475
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410080234; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410083686; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205114819; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205114819; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205118551; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205118551; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205121501; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205121501; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205117924; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205117924; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004272155; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4105466; Consumed Joules: 250.58; Watts: 41.74; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2306252; Consumed DRAM Joules: 35.29; DRAM Watts: 5.88
S1P0; QPIClocks: 14410094338; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410096662; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205129602; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205129602; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205129581; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205129581; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205129569; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205129569; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205129507; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205129507; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004292818; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6296151; Consumed Joules: 384.29; Watts: 64.01; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5568281; Consumed DRAM Joules: 85.19; DRAM Watts: 14.19
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 73f4
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     309 K    898 K    0.66    0.08    0.01    0.02    10416        1       10     70
   1    1     0.09   0.28   0.32    0.80      62 M     72 M    0.13    0.23    0.07    0.08     2128    10725       72     58
   2    0     0.00   0.33   0.00    0.60    6638       35 K    0.81    0.15    0.00    0.01      896        0        0     68
   3    1     0.19   0.33   0.59    1.12      75 M     90 M    0.17    0.25    0.04    0.05     2464    11976      228     58
   4    0     0.00   0.28   0.00    0.60    4885       29 K    0.84    0.14    0.00    0.02     1008        0        0     70
   5    1     0.13   0.29   0.43    0.93      69 M     81 M    0.14    0.23    0.06    0.07     3472    12577       38     58
   6    0     0.00   0.33   0.00    0.60    5674       26 K    0.79    0.14    0.00    0.02      112        0        0     69
   7    1     0.13   0.38   0.34    0.83      49 M     59 M    0.17    0.27    0.04    0.05     2856     9793       23     58
   8    0     0.00   0.32   0.00    0.60    4374       22 K    0.81    0.15    0.00    0.01     1624        0        0     69
   9    1     0.13   0.83   0.16    0.60    4653 K   7391 K    0.37    0.52    0.00    0.01        0      555       14     58
  10    0     0.00   0.34   0.00    0.60    6263       26 K    0.76    0.15    0.00    0.02      392        0        0     67
  11    1     0.10   0.27   0.37    0.85      65 M     76 M    0.14    0.26    0.07    0.08     3416    11650       35     57
  12    0     0.00   0.30   0.00    0.60    4206       26 K    0.84    0.18    0.00    0.02      168        0        0     70
  13    1     0.15   0.30   0.49    1.01      67 M     82 M    0.18    0.27    0.05    0.05     2464    12886      108     57
  14    0     0.00   0.62   0.00    0.60      37 K     64 K    0.42    0.22    0.01    0.01     3024        1        2     70
  15    1     0.12   0.28   0.41    0.91      65 M     77 M    0.16    0.26    0.06    0.07     4592    11857       45     56
  16    0     0.00   0.30   0.00    0.60    4822       22 K    0.78    0.16    0.00    0.02      784        0        0     69
  17    1     0.11   0.29   0.37    0.85      65 M     78 M    0.16    0.25    0.06    0.07     3024    13327      182     57
  18    0     0.00   0.34   0.00    0.60    4910       29 K    0.83    0.18    0.00    0.01      224        0        1     70
  19    1     0.14   0.34   0.41    0.91      59 M     71 M    0.17    0.26    0.04    0.05     4872    11089       24     59
  20    0     0.00   0.28   0.00    0.60    3166       21 K    0.85    0.12    0.00    0.02      504        0        0     69
  21    1     0.08   0.34   0.22    0.69      40 M     46 M    0.13    0.25    0.05    0.06     2464     7630       16     60
  22    0     0.00   0.28   0.00    0.60    3505       19 K    0.82    0.12    0.00    0.02      504        0        1     71
  23    1     0.09   0.28   0.32    0.81      57 M     66 M    0.14    0.25    0.06    0.07      280    11282       18     60
  24    0     0.00   0.37   0.00    0.60    5003       25 K    0.80    0.18    0.00    0.01      280        0        0     70
  25    1     0.09   0.25   0.36    0.85      64 M     74 M    0.14    0.25    0.07    0.08     3360    11792       25     58
  26    0     0.00   0.29   0.00    0.60    2838       22 K    0.87    0.13    0.00    0.02     1960        0        0     70
  27    1     0.22   0.41   0.54    1.08      61 M     75 M    0.19    0.27    0.03    0.03     1456     9871       30     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     402 K   1269 K    0.68    0.10    0.01    0.02    21896        2       14     61
 SKT    1     0.13   0.33   0.38    0.90     809 M    962 M    0.16    0.26    0.05    0.05    36848   147010      858     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.33   0.19    0.89     810 M    963 M    0.16    0.26    0.05    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   53 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.38 %

 C1 core residency: 30.53 %; C3 core residency: 0.62 %; C6 core residency: 47.47 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.26 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.58 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   11%    11%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   45 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.71     0.24     210.37      29.43         135.89
 SKT   1    124.50    63.03     320.86      70.75         120.92
---------------------------------------------------------------------------------------------------------------
       *    125.21    63.26     531.23     100.19         120.92
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 74d8
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    42.87 --||-- Mem Ch  0: Reads (MB/s):  6087.62 --|
|--            Writes(MB/s):    12.67 --||--            Writes(MB/s):  3115.39 --|
|-- Mem Ch  1: Reads (MB/s):    34.76 --||-- Mem Ch  1: Reads (MB/s):  6084.89 --|
|--            Writes(MB/s):     8.78 --||--            Writes(MB/s):  3111.45 --|
|-- Mem Ch  2: Reads (MB/s):    36.88 --||-- Mem Ch  2: Reads (MB/s):  6087.87 --|
|--            Writes(MB/s):    12.45 --||--            Writes(MB/s):  3116.03 --|
|-- Mem Ch  3: Reads (MB/s):    35.96 --||-- Mem Ch  3: Reads (MB/s):  6086.20 --|
|--            Writes(MB/s):     8.48 --||--            Writes(MB/s):  3112.14 --|
|-- NODE 0 Mem Read (MB/s) :   150.47 --||-- NODE 1 Mem Read (MB/s) : 24346.58 --|
|-- NODE 0 Mem Write(MB/s) :    42.38 --||-- NODE 1 Mem Write(MB/s) : 12455.02 --|
|-- NODE 0 P. Write (T/s):     124352 --||-- NODE 1 P. Write (T/s):     204652 --|
|-- NODE 0 Memory (MB/s):      192.85 --||-- NODE 1 Memory (MB/s):    36801.59 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24497.04                --|
            |--                System Write Throughput(MB/s):      12497.40                --|
            |--               System Memory Throughput(MB/s):      36994.44                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 75ae
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8580          24     918 K   372 K      0       0       0  
 1     194 M        24      36 M   239 M   1053 K     0    1303 K
-----------------------------------------------------------------------
 *     194 M        48      37 M   240 M   1053 K     0    1303 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.36        Core1: 30.45        
Core2: 31.32        Core3: 27.50        
Core4: 26.46        Core5: 27.64        
Core6: 25.17        Core7: 22.77        
Core8: 27.45        Core9: 23.19        
Core10: 28.87        Core11: 23.99        
Core12: 27.20        Core13: 29.69        
Core14: 26.57        Core15: 22.68        
Core16: 25.96        Core17: 24.34        
Core18: 29.58        Core19: 24.61        
Core20: 27.45        Core21: 30.44        
Core22: 24.98        Core23: 24.04        
Core24: 26.39        Core25: 27.00        
Core26: 29.44        Core27: 23.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.11
Socket1: 25.31
DDR read Latency(ns)
Socket0: 83411.50
Socket1: 447.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.63        Core1: 30.57        
Core2: 26.75        Core3: 26.91        
Core4: 26.40        Core5: 26.22        
Core6: 27.53        Core7: 26.63        
Core8: 28.72        Core9: 21.41        
Core10: 27.57        Core11: 28.01        
Core12: 26.88        Core13: 29.11        
Core14: 26.12        Core15: 21.73        
Core16: 26.82        Core17: 23.37        
Core18: 25.17        Core19: 21.71        
Core20: 29.22        Core21: 30.67        
Core22: 25.71        Core23: 24.09        
Core24: 26.16        Core25: 23.62        
Core26: 27.48        Core27: 27.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 25.17
DDR read Latency(ns)
Socket0: 84707.86
Socket1: 446.31
irq_total: 279534.584549072
cpu_total: 19.05
cpu_0: 0.93
cpu_1: 29.85
cpu_2: 0.07
cpu_3: 44.48
cpu_4: 0.07
cpu_5: 47.54
cpu_6: 0.00
cpu_7: 43.75
cpu_8: 0.07
cpu_9: 19.08
cpu_10: 0.07
cpu_11: 42.89
cpu_12: 0.07
cpu_13: 26.93
cpu_14: 0.07
cpu_15: 45.21
cpu_16: 0.00
cpu_17: 41.16
cpu_18: 0.07
cpu_19: 48.01
cpu_20: 0.07
cpu_21: 25.13
cpu_22: 0.07
cpu_23: 37.77
cpu_24: 0.00
cpu_25: 39.89
cpu_26: 0.13
cpu_27: 40.16
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1366781
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1366781
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 206139
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 206139
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12325590235
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12325590235
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12320202457
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12320202457
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 13585379
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13585379
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1366789
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1366789
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 205839
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 205839
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 14427943
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 14427943


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.77        Core1: 30.30        
Core2: 26.67        Core3: 27.63        
Core4: 25.44        Core5: 26.30        
Core6: 20.34        Core7: 27.65        
Core8: 27.47        Core9: 21.20        
Core10: 21.00        Core11: 23.11        
Core12: 27.15        Core13: 29.05        
Core14: 29.21        Core15: 21.19        
Core16: 25.45        Core17: 22.89        
Core18: 24.79        Core19: 21.03        
Core20: 28.79        Core21: 29.91        
Core22: 24.01        Core23: 28.50        
Core24: 22.15        Core25: 22.47        
Core26: 26.71        Core27: 27.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.05
Socket1: 24.92
DDR read Latency(ns)
Socket0: 81492.73
Socket1: 456.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.61        Core1: 31.06        
Core2: 28.85        Core3: 28.60        
Core4: 27.05        Core5: 27.21        
Core6: 25.29        Core7: 23.71        
Core8: 30.40        Core9: 22.26        
Core10: 28.03        Core11: 25.67        
Core12: 27.60        Core13: 29.59        
Core14: 28.51        Core15: 25.08        
Core16: 26.67        Core17: 26.91        
Core18: 28.00        Core19: 24.21        
Core20: 30.96        Core21: 30.47        
Core22: 27.23        Core23: 26.82        
Core24: 27.55        Core25: 26.64        
Core26: 24.59        Core27: 25.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.11
Socket1: 26.40
DDR read Latency(ns)
Socket0: 83357.94
Socket1: 421.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.08        Core1: 30.43        
Core2: 26.63        Core3: 26.82        
Core4: 26.18        Core5: 26.29        
Core6: 26.75        Core7: 24.33        
Core8: 30.33        Core9: 21.65        
Core10: 29.63        Core11: 23.77        
Core12: 26.98        Core13: 28.88        
Core14: 28.08        Core15: 20.71        
Core16: 28.58        Core17: 22.33        
Core18: 25.15        Core19: 23.81        
Core20: 27.67        Core21: 30.68        
Core22: 26.39        Core23: 27.58        
Core24: 27.21        Core25: 23.24        
Core26: 27.31        Core27: 26.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.70
Socket1: 24.95
DDR read Latency(ns)
Socket0: 88947.29
Socket1: 458.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.40        Core1: 30.49        
Core2: 28.31        Core3: 24.24        
Core4: 26.81        Core5: 26.51        
Core6: 24.66        Core7: 27.92        
Core8: 31.13        Core9: 21.90        
Core10: 26.57        Core11: 25.46        
Core12: 27.14        Core13: 28.04        
Core14: 28.53        Core15: 22.04        
Core16: 26.56        Core17: 23.61        
Core18: 28.00        Core19: 26.88        
Core20: 26.87        Core21: 30.26        
Core22: 25.71        Core23: 23.91        
Core24: 25.67        Core25: 23.60        
Core26: 26.54        Core27: 27.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.06
Socket1: 25.38
DDR read Latency(ns)
Socket0: 82389.13
Socket1: 445.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30541
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417748282; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417742286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208942211; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208942211; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208946181; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208946181; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208949166; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208949166; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208952000; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208952000; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007489239; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4095763; Consumed Joules: 249.99; Watts: 41.62; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2319596; Consumed DRAM Joules: 35.49; DRAM Watts: 5.91
S1P0; QPIClocks: 14417831858; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417834146; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208998764; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208998764; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208998946; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208998946; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208999037; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208999037; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208999011; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208999011; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006414840; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6219149; Consumed Joules: 379.59; Watts: 63.20; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5481256; Consumed DRAM Joules: 83.86; DRAM Watts: 13.96
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 781e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     324 K    915 K    0.65    0.08    0.01    0.02    10360        0       14     70
   1    1     0.09   0.32   0.28    0.73      56 M     65 M    0.13    0.23    0.06    0.07     3640     9237      111     59
   2    0     0.00   0.27   0.00    0.60    5661       24 K    0.77    0.12    0.00    0.02      448        0        0     69
   3    1     0.07   0.18   0.36    0.85      79 M     89 M    0.12    0.22    0.12    0.13     3136    12510      109     58
   4    0     0.00   0.30   0.00    0.60    6325       31 K    0.80    0.17    0.00    0.01      224        0        0     70
   5    1     0.13   0.27   0.49    1.02      78 M     93 M    0.15    0.22    0.06    0.07      896    14187       38     59
   6    0     0.00   0.32   0.00    0.60    6049       25 K    0.77    0.15    0.00    0.01      280        0        0     69
   7    1     0.19   0.33   0.58    1.12      67 M     83 M    0.19    0.28    0.04    0.04     3976    13748       97     57
   8    0     0.00   0.31   0.00    0.61    4347       27 K    0.84    0.15    0.00    0.01     1960        0        0     69
   9    1     0.15   0.85   0.18    0.61    5365 K   8470 K    0.37    0.52    0.00    0.01      392      654       21     58
  10    0     0.00   0.31   0.00    0.60    5182       24 K    0.79    0.17    0.00    0.01     1624        0        0     67
  11    1     0.13   0.34   0.38    0.87      59 M     70 M    0.15    0.27    0.05    0.05     4088    10420       33     58
  12    0     0.00   0.28   0.00    0.60    5278       26 K    0.80    0.17    0.00    0.02      224        0        0     69
  13    1     0.13   0.32   0.40    0.92      56 M     66 M    0.16    0.28    0.04    0.05      896    10803      104     57
  14    0     0.00   0.29   0.00    0.60    4699       21 K    0.79    0.16    0.00    0.02      728        0        0     69
  15    1     0.16   0.29   0.53    1.06      69 M     84 M    0.18    0.28    0.04    0.05     3024    12601       26     57
  16    0     0.00   0.27   0.00    0.60    3736       18 K    0.80    0.17    0.00    0.02      168        0        0     69
  17    1     0.05   0.17   0.31    0.78      68 M     78 M    0.13    0.25    0.13    0.15     4256    13048       91     58
  18    0     0.00   0.27   0.00    0.60    2634       19 K    0.86    0.13    0.00    0.02      224        0        0     70
  19    1     0.18   0.36   0.48    1.04      56 M     70 M    0.19    0.29    0.03    0.04     2800    10272       35     59
  20    0     0.00   0.27   0.00    0.60    4075       20 K    0.80    0.11    0.00    0.02      448        0        1     70
  21    1     0.12   0.47   0.26    0.72      40 M     48 M    0.16    0.25    0.03    0.04     3080     7165       92     58
  22    0     0.00   0.29   0.00    0.60    3317       20 K    0.83    0.12    0.00    0.02      504        0        0     70
  23    1     0.08   0.30   0.27    0.75      49 M     57 M    0.14    0.25    0.06    0.07     4200     9590       16     59
  24    0     0.00   0.27   0.00    0.60    2303       19 K    0.88    0.12    0.00    0.02      392        0        0     71
  25    1     0.08   0.28   0.29    0.78      52 M     60 M    0.14    0.25    0.06    0.07     1288     9285       20     58
  26    0     0.00   0.30   0.00    0.60    3322       20 K    0.84    0.13    0.00    0.01     1680        0        0     70
  27    1     0.14   0.29   0.47    0.98      65 M     79 M    0.18    0.28    0.05    0.06     3080    10928       31     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.37   0.00    0.60     381 K   1216 K    0.69    0.09    0.01    0.02    19264        0       15     61
 SKT    1     0.12   0.32   0.38    0.90     805 M    956 M    0.16    0.26    0.05    0.06    38752   144448      824     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.32   0.19    0.89     805 M    957 M    0.16    0.26    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   53 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.21 %

 C1 core residency: 26.45 %; C3 core residency: 0.67 %; C6 core residency: 51.67 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.99 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   11%    11%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   45 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.73     0.21     209.57      29.65         133.11
 SKT   1    124.00    62.89     319.32      70.70         120.02
---------------------------------------------------------------------------------------------------------------
       *    124.74    63.10     528.89     100.35         120.01
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7904
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    38.44 --||-- Mem Ch  0: Reads (MB/s):  6143.66 --|
|--            Writes(MB/s):    10.48 --||--            Writes(MB/s):  3114.22 --|
|-- Mem Ch  1: Reads (MB/s):    30.86 --||-- Mem Ch  1: Reads (MB/s):  6142.40 --|
|--            Writes(MB/s):     6.45 --||--            Writes(MB/s):  3109.35 --|
|-- Mem Ch  2: Reads (MB/s):    34.96 --||-- Mem Ch  2: Reads (MB/s):  6143.09 --|
|--            Writes(MB/s):    10.37 --||--            Writes(MB/s):  3114.50 --|
|-- Mem Ch  3: Reads (MB/s):    33.71 --||-- Mem Ch  3: Reads (MB/s):  6141.07 --|
|--            Writes(MB/s):     6.21 --||--            Writes(MB/s):  3110.11 --|
|-- NODE 0 Mem Read (MB/s) :   137.97 --||-- NODE 1 Mem Read (MB/s) : 24570.22 --|
|-- NODE 0 Mem Write(MB/s) :    33.50 --||-- NODE 1 Mem Write(MB/s) : 12448.18 --|
|-- NODE 0 P. Write (T/s):     124348 --||-- NODE 1 P. Write (T/s):     207737 --|
|-- NODE 0 Memory (MB/s):      171.47 --||-- NODE 1 Memory (MB/s):    37018.41 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24708.19                --|
            |--                System Write Throughput(MB/s):      12481.68                --|
            |--               System Memory Throughput(MB/s):      37189.88                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 79da
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8616         144     849 K   484 K      0      36      36  
 1     194 M        24      33 M   236 M    996 K     0    1216 K
-----------------------------------------------------------------------
 *     194 M       168      34 M   237 M    996 K    36    1216 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 28.54        
Core2: 28.56        Core3: 27.72        
Core4: 29.60        Core5: 30.28        
Core6: 27.98        Core7: 24.02        
Core8: 28.90        Core9: 22.49        
Core10: 28.29        Core11: 27.33        
Core12: 28.88        Core13: 22.84        
Core14: 28.36        Core15: 26.15        
Core16: 26.55        Core17: 24.71        
Core18: 29.60        Core19: 24.60        
Core20: 29.14        Core21: 24.50        
Core22: 27.89        Core23: 24.37        
Core24: 26.80        Core25: 28.20        
Core26: 29.29        Core27: 25.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.97
Socket1: 25.62
DDR read Latency(ns)
Socket0: 92704.22
Socket1: 443.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.24        Core1: 27.46        
Core2: 30.05        Core3: 27.63        
Core4: 29.43        Core5: 30.34        
Core6: 30.30        Core7: 24.50        
Core8: 29.47        Core9: 22.12        
Core10: 31.22        Core11: 27.51        
Core12: 29.13        Core13: 23.23        
Core14: 28.38        Core15: 27.72        
Core16: 27.93        Core17: 24.91        
Core18: 29.56        Core19: 24.19        
Core20: 29.64        Core21: 21.09        
Core22: 29.70        Core23: 24.79        
Core24: 28.72        Core25: 28.28        
Core26: 30.10        Core27: 24.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.67
Socket1: 25.13
DDR read Latency(ns)
Socket0: 97196.88
Socket1: 446.62
irq_total: 251136.010172165
cpu_total: 18.58
cpu_0: 0.93
cpu_1: 40.49
cpu_2: 0.07
cpu_3: 42.89
cpu_4: 0.13
cpu_5: 31.45
cpu_6: 0.07
cpu_7: 42.89
cpu_8: 0.07
cpu_9: 9.11
cpu_10: 0.00
cpu_11: 35.57
cpu_12: 0.07
cpu_13: 47.74
cpu_14: 0.07
cpu_15: 35.70
cpu_16: 0.07
cpu_17: 30.05
cpu_18: 0.07
cpu_19: 46.21
cpu_20: 0.13
cpu_21: 44.95
cpu_22: 0.07
cpu_23: 38.16
cpu_24: 0.07
cpu_25: 26.99
cpu_26: 0.13
cpu_27: 46.01
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 11477604
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 11477604
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1361629
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1361629
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 173903
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 173903
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12273731324
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12273731324
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 174795
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 174795
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12230366
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12230366
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1361696
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1361696
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12279778614
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12279778614


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.59        Core1: 28.29        
Core2: 30.81        Core3: 29.06        
Core4: 28.12        Core5: 28.73        
Core6: 30.16        Core7: 24.11        
Core8: 28.08        Core9: 21.87        
Core10: 29.68        Core11: 24.16        
Core12: 29.46        Core13: 23.92        
Core14: 28.08        Core15: 28.51        
Core16: 21.65        Core17: 24.78        
Core18: 19.99        Core19: 23.57        
Core20: 23.45        Core21: 22.46        
Core22: 20.91        Core23: 27.14        
Core24: 29.18        Core25: 28.15        
Core26: 28.23        Core27: 24.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.61
Socket1: 25.41
DDR read Latency(ns)
Socket0: 89799.00
Socket1: 439.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.22        Core1: 28.61        
Core2: 29.88        Core3: 28.54        
Core4: 30.71        Core5: 30.23        
Core6: 29.39        Core7: 26.85        
Core8: 30.97        Core9: 22.50        
Core10: 28.66        Core11: 24.49        
Core12: 26.45        Core13: 25.13        
Core14: 31.01        Core15: 30.18        
Core16: 30.06        Core17: 26.98        
Core18: 28.42        Core19: 25.08        
Core20: 31.18        Core21: 23.20        
Core22: 30.15        Core23: 26.88        
Core24: 30.48        Core25: 28.91        
Core26: 30.24        Core27: 25.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.09
Socket1: 26.47
DDR read Latency(ns)
Socket0: 98684.45
Socket1: 422.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.11        Core1: 28.99        
Core2: 27.70        Core3: 28.66        
Core4: 29.77        Core5: 29.95        
Core6: 29.14        Core7: 26.73        
Core8: 27.61        Core9: 22.64        
Core10: 29.26        Core11: 25.06        
Core12: 30.35        Core13: 25.20        
Core14: 27.88        Core15: 29.04        
Core16: 29.37        Core17: 27.07        
Core18: 31.55        Core19: 25.30        
Core20: 28.87        Core21: 24.21        
Core22: 28.53        Core23: 26.75        
Core24: 30.46        Core25: 28.87        
Core26: 30.06        Core27: 25.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.86
Socket1: 26.64
DDR read Latency(ns)
Socket0: 97761.00
Socket1: 421.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.65        Core1: 28.69        
Core2: 29.91        Core3: 28.84        
Core4: 29.30        Core5: 30.29        
Core6: 30.40        Core7: 26.10        
Core8: 28.93        Core9: 22.63        
Core10: 29.08        Core11: 24.86        
Core12: 29.14        Core13: 25.23        
Core14: 25.71        Core15: 30.05        
Core16: 28.28        Core17: 27.00        
Core18: 29.65        Core19: 25.04        
Core20: 27.40        Core21: 23.52        
Core22: 27.16        Core23: 26.45        
Core24: 29.59        Core25: 28.87        
Core26: 29.70        Core27: 25.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.97
Socket1: 26.45
DDR read Latency(ns)
Socket0: 98069.14
Socket1: 425.52
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31610
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409155258; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409158594; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204648393; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204648393; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204647669; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204647669; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204649573; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204649573; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204653381; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204653381; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003918696; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4090813; Consumed Joules: 249.68; Watts: 41.59; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2313556; Consumed DRAM Joules: 35.40; DRAM Watts: 5.90
S1P0; QPIClocks: 14409263142; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409264990; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204712622; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204712622; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204712686; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204712686; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204712892; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204712892; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204712909; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204712909; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004939356; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6176206; Consumed Joules: 376.97; Watts: 62.80; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5534854; Consumed DRAM Joules: 84.68; DRAM Watts: 14.11
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7c4b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     312 K    887 K    0.65    0.08    0.01    0.02     8960        1       10     70
   1    1     0.06   0.17   0.33    0.81      75 M     84 M    0.11    0.21    0.13    0.15      336    12885       91     59
   2    0     0.00   0.33   0.00    0.60    7889       37 K    0.79    0.15    0.00    0.01     2184        0        0     68
   3    1     0.09   0.21   0.42    0.92      81 M     93 M    0.13    0.22    0.09    0.11     1904    13401       38     59
   4    0     0.00   0.52   0.00    0.60      20 K     61 K    0.67    0.45    0.00    0.01     3528        2        0     70
   5    1     0.13   0.31   0.42    0.95      64 M     77 M    0.16    0.24    0.05    0.06     4592    11679       42     58
   6    0     0.00   0.30   0.00    0.60    5456       29 K    0.82    0.14    0.00    0.02     1456        0        1     69
   7    1     0.10   0.27   0.36    0.84      61 M     72 M    0.15    0.27    0.06    0.07     3248    12330       23     58
   8    0     0.00   0.31   0.00    0.60    4926       28 K    0.83    0.15    0.00    0.02      168        0        1     68
   9    1     0.07   0.75   0.10    0.60    2846 K   3988 K    0.29    0.40    0.00    0.01      168      409       20     59
  10    0     0.00   0.30   0.00    0.60    5522       27 K    0.80    0.15    0.00    0.02      336        0        0     68
  11    1     0.17   0.34   0.50    1.03      60 M     74 M    0.19    0.28    0.04    0.04     2856    10404       44     57
  12    0     0.00   0.53   0.00    0.60      13 K     39 K    0.66    0.23    0.00    0.01      952        1        0     70
  13    1     0.17   0.31   0.54    1.06      69 M     85 M    0.19    0.28    0.04    0.05     3864    13348       36     56
  14    0     0.00   0.29   0.00    0.60    5033       22 K    0.77    0.15    0.00    0.02      112        0        0     69
  15    1     0.12   0.33   0.36    0.88      51 M     61 M    0.17    0.27    0.04    0.05     2744     9389       30     56
  16    0     0.00   0.29   0.00    0.60    5300       20 K    0.74    0.15    0.00    0.02      224        0        0     69
  17    1     0.04   0.16   0.24    0.74      56 M     64 M    0.12    0.24    0.15    0.17     4032    11216       78     58
  18    0     0.00   0.27   0.00    0.60    3221       20 K    0.85    0.13    0.00    0.02      672        0        0     69
  19    1     0.15   0.34   0.43    0.98      56 M     69 M    0.19    0.27    0.04    0.05     2688    10544       37     59
  20    0     0.00   0.28   0.00    0.60    2686       17 K    0.85    0.12    0.00    0.02      224        0        0     70
  21    1     0.17   0.43   0.40    0.92      47 M     59 M    0.20    0.29    0.03    0.03     1792     8414       17     59
  22    0     0.00   0.29   0.00    0.60    3334       16 K    0.80    0.12    0.00    0.02      392        0        0     70
  23    1     0.09   0.24   0.37    0.85      65 M     76 M    0.15    0.26    0.07    0.09     2632    12575       34     60
  24    0     0.00   0.29   0.00    0.61    3756       20 K    0.81    0.12    0.00    0.02      504        0        0     70
  25    1     0.14   0.43   0.33    0.85      41 M     50 M    0.17    0.29    0.03    0.04      616     7245       75     59
  26    0     0.00   0.31   0.00    0.60    4634       24 K    0.81    0.15    0.00    0.01     1568        0        0     70
  27    1     0.11   0.28   0.38    0.93      55 M     66 M    0.17    0.26    0.05    0.06     4704     9315       44     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     397 K   1254 K    0.68    0.13    0.01    0.02    21280        4       12     62
 SKT    1     0.11   0.31   0.37    0.90     790 M    939 M    0.16    0.26    0.05    0.06    36176   143154      609     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.19    0.90     791 M    940 M    0.16    0.26    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.52 %

 C1 core residency: 26.43 %; C3 core residency: 0.33 %; C6 core residency: 52.72 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.66 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.42 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   11%    11%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.67     0.17     209.24      29.44         133.32
 SKT   1    122.25    62.29     315.86      70.35         120.02
---------------------------------------------------------------------------------------------------------------
       *    122.91    62.47     525.10      99.80         120.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7d2e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    42.54 --||-- Mem Ch  0: Reads (MB/s):  6015.02 --|
|--            Writes(MB/s):    13.27 --||--            Writes(MB/s):  3126.86 --|
|-- Mem Ch  1: Reads (MB/s):    33.94 --||-- Mem Ch  1: Reads (MB/s):  6013.54 --|
|--            Writes(MB/s):     9.45 --||--            Writes(MB/s):  3122.37 --|
|-- Mem Ch  2: Reads (MB/s):    36.97 --||-- Mem Ch  2: Reads (MB/s):  6015.69 --|
|--            Writes(MB/s):    13.11 --||--            Writes(MB/s):  3126.99 --|
|-- Mem Ch  3: Reads (MB/s):    37.57 --||-- Mem Ch  3: Reads (MB/s):  6011.52 --|
|--            Writes(MB/s):     9.06 --||--            Writes(MB/s):  3123.34 --|
|-- NODE 0 Mem Read (MB/s) :   151.02 --||-- NODE 1 Mem Read (MB/s) : 24055.78 --|
|-- NODE 0 Mem Write(MB/s) :    44.89 --||-- NODE 1 Mem Write(MB/s) : 12499.56 --|
|-- NODE 0 P. Write (T/s):     124357 --||-- NODE 1 P. Write (T/s):     201938 --|
|-- NODE 0 Memory (MB/s):      195.91 --||-- NODE 1 Memory (MB/s):    36555.34 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24206.80                --|
            |--                System Write Throughput(MB/s):      12544.45                --|
            |--               System Memory Throughput(MB/s):      36751.25                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7e03
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8760          96    1034 K   509 K     12       0     108  
 1     195 M        24      36 M   239 M   1298 K     0    1331 K
-----------------------------------------------------------------------
 *     195 M       120      37 M   240 M   1298 K     0    1332 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.26        Core1: 28.79        
Core2: 27.98        Core3: 26.53        
Core4: 27.93        Core5: 28.55        
Core6: 27.53        Core7: 24.27        
Core8: 26.96        Core9: 23.96        
Core10: 27.13        Core11: 25.13        
Core12: 27.35        Core13: 25.58        
Core14: 29.31        Core15: 25.83        
Core16: 26.90        Core17: 22.42        
Core18: 29.17        Core19: 28.78        
Core20: 28.43        Core21: 30.73        
Core22: 28.90        Core23: 24.47        
Core24: 28.53        Core25: 26.19        
Core26: 29.88        Core27: 24.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.05
Socket1: 25.93
DDR read Latency(ns)
Socket0: 83549.05
Socket1: 426.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.68        Core1: 28.59        
Core2: 29.68        Core3: 26.42        
Core4: 31.83        Core5: 28.46        
Core6: 30.72        Core7: 25.50        
Core8: 29.16        Core9: 23.90        
Core10: 30.38        Core11: 26.61        
Core12: 27.84        Core13: 24.95        
Core14: 29.13        Core15: 27.31        
Core16: 30.57        Core17: 22.59        
Core18: 28.84        Core19: 29.16        
Core20: 30.43        Core21: 30.20        
Core22: 29.15        Core23: 25.47        
Core24: 29.14        Core25: 25.69        
Core26: 28.85        Core27: 24.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.96
Socket1: 26.25
DDR read Latency(ns)
Socket0: 84782.81
Socket1: 423.70
irq_total: 300902.04382877
cpu_total: 19.29
cpu_0: 0.93
cpu_1: 33.91
cpu_2: 0.07
cpu_3: 50.27
cpu_4: 0.13
cpu_5: 43.75
cpu_6: 0.07
cpu_7: 43.88
cpu_8: 0.07
cpu_9: 10.37
cpu_10: 0.07
cpu_11: 47.54
cpu_12: 0.07
cpu_13: 43.22
cpu_14: 0.07
cpu_15: 41.29
cpu_16: 0.07
cpu_17: 43.68
cpu_18: 0.07
cpu_19: 39.43
cpu_20: 0.07
cpu_21: 25.53
cpu_22: 0.07
cpu_23: 40.56
cpu_24: 0.07
cpu_25: 30.52
cpu_26: 0.07
cpu_27: 44.35
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 244061
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 244061
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1367107
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1367107
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 16104040
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 16104040
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 244000
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 244000
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 17083930
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 17083930
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12323038578
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12323038578
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1367093
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1367093
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12328381561
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12328381561


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 28.25        
Core2: 25.67        Core3: 26.98        
Core4: 28.46        Core5: 28.93        
Core6: 27.78        Core7: 23.59        
Core8: 27.13        Core9: 24.19        
Core10: 27.35        Core11: 27.73        
Core12: 27.82        Core13: 25.56        
Core14: 28.07        Core15: 25.86        
Core16: 21.51        Core17: 23.64        
Core18: 22.45        Core19: 30.12        
Core20: 24.14        Core21: 28.69        
Core22: 19.96        Core23: 27.32        
Core24: 21.06        Core25: 26.42        
Core26: 27.30        Core27: 24.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.10
Socket1: 26.43
DDR read Latency(ns)
Socket0: 86442.45
Socket1: 420.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.81        Core1: 28.51        
Core2: 27.26        Core3: 26.98        
Core4: 27.66        Core5: 28.83        
Core6: 31.64        Core7: 25.28        
Core8: 27.29        Core9: 23.30        
Core10: 28.96        Core11: 23.46        
Core12: 27.86        Core13: 24.51        
Core14: 28.32        Core15: 25.50        
Core16: 28.58        Core17: 23.98        
Core18: 28.23        Core19: 24.77        
Core20: 27.64        Core21: 27.58        
Core22: 27.54        Core23: 27.78        
Core24: 31.03        Core25: 31.17        
Core26: 27.33        Core27: 25.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.99
Socket1: 25.97
DDR read Latency(ns)
Socket0: 84666.96
Socket1: 427.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.82        Core1: 30.63        
Core2: 28.52        Core3: 25.68        
Core4: 30.01        Core5: 28.61        
Core6: 30.27        Core7: 23.02        
Core8: 29.91        Core9: 24.99        
Core10: 28.05        Core11: 23.51        
Core12: 28.32        Core13: 25.29        
Core14: 27.44        Core15: 25.56        
Core16: 29.20        Core17: 23.44        
Core18: 29.68        Core19: 25.98        
Core20: 29.96        Core21: 29.86        
Core22: 30.49        Core23: 24.64        
Core24: 29.17        Core25: 31.33        
Core26: 27.39        Core27: 25.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.18
Socket1: 25.63
DDR read Latency(ns)
Socket0: 83407.84
Socket1: 428.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.54        Core1: 28.37        
Core2: 26.82        Core3: 26.11        
Core4: 30.35        Core5: 28.84        
Core6: 29.91        Core7: 25.83        
Core8: 32.04        Core9: 23.90        
Core10: 27.54        Core11: 23.35        
Core12: 27.56        Core13: 24.54        
Core14: 27.64        Core15: 27.14        
Core16: 25.80        Core17: 22.87        
Core18: 26.62        Core19: 24.94        
Core20: 28.78        Core21: 26.81        
Core22: 27.05        Core23: 24.85        
Core24: 27.84        Core25: 31.59        
Core26: 29.95        Core27: 24.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.68
Socket1: 25.69
DDR read Latency(ns)
Socket0: 80336.38
Socket1: 429.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32674
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409965954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409969026; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205044721; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205044721; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205049883; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205049883; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205054492; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205054492; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205059133; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205059133; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004254925; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4094820; Consumed Joules: 249.93; Watts: 41.63; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2309100; Consumed DRAM Joules: 35.33; DRAM Watts: 5.88
S1P0; QPIClocks: 14410071982; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410074394; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205116776; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205116776; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205116903; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205116903; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205116928; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205116928; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205117002; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205117002; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004262435; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6255703; Consumed Joules: 381.82; Watts: 63.59; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5511043; Consumed DRAM Joules: 84.32; DRAM Watts: 14.04
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     310 K    826 K    0.62    0.07    0.01    0.02     9744        0        8     70
   1    1     0.08   0.35   0.23    0.66      47 M     54 M    0.13    0.24    0.06    0.07      168     7532       58     58
   2    0     0.00   0.61   0.00    0.60      33 K     62 K    0.47    0.21    0.01    0.01     2744        1        0     68
   3    1     0.19   0.35   0.55    1.07      74 M     89 M    0.17    0.24    0.04    0.05     3472    11893      192     58
   4    0     0.00   0.26   0.00    0.60    6309       34 K    0.82    0.12    0.00    0.02     3024        0        0     70
   5    1     0.05   0.12   0.40    0.90      91 M    102 M    0.11    0.21    0.18    0.20     3472    17147      337     58
   6    0     0.00   0.47   0.00    0.60    7904       29 K    0.73    0.20    0.00    0.01      784        0        1     69
   7    1     0.13   0.32   0.39    0.89      53 M     65 M    0.18    0.28    0.04    0.05     5488    11207       58     58
   8    0     0.00   0.47   0.00    0.60    4993       31 K    0.84    0.22    0.00    0.01     1176        0        0     68
   9    1     0.08   0.75   0.10    0.60    2985 K   4899 K    0.39    0.42    0.00    0.01      168      395       91     59
  10    0     0.00   0.46   0.00    0.60    4868       28 K    0.83    0.23    0.00    0.01      112        0        0     68
  11    1     0.21   0.35   0.62    1.14      65 M     82 M    0.21    0.31    0.03    0.04     2520    12021       44     57
  12    0     0.00   0.35   0.00    0.60    7094       29 K    0.76    0.18    0.00    0.01      280        0        0     70
  13    1     0.15   0.30   0.50    1.04      64 M     78 M    0.18    0.29    0.04    0.05     2464    12458       93     57
  14    0     0.00   0.48   0.00    0.60    5415       26 K    0.79    0.25    0.00    0.01      280        0        1     70
  15    1     0.10   0.25   0.43    0.91      69 M     83 M    0.16    0.27    0.07    0.08     2688    13199       32     57
  16    0     0.00   0.46   0.00    0.60    5852       30 K    0.81    0.24    0.00    0.01      728        1        0     69
  17    1     0.12   0.30   0.42    0.91      66 M     80 M    0.17    0.27    0.05    0.06     3752    14048       59     57
  18    0     0.00   0.30   0.00    0.60    3388       26 K    0.87    0.12    0.00    0.02      448        0        0     70
  19    1     0.16   0.32   0.50    1.04      63 M     77 M    0.18    0.27    0.04    0.05     3024    12239       29     59
  20    0     0.00   0.32   0.00    0.60    4126       26 K    0.84    0.14    0.00    0.02      504        0        0     70
  21    1     0.11   0.55   0.20    0.63      27 M     32 M    0.16    0.28    0.02    0.03      336     4446       12     59
  22    0     0.00   0.33   0.00    0.60    4974       26 K    0.81    0.14    0.00    0.02      224        0        0     71
  23    1     0.14   0.33   0.43    0.96      54 M     67 M    0.19    0.28    0.04    0.05     4088    10435       16     59
  24    0     0.00   0.34   0.00    0.60    2510       25 K    0.90    0.14    0.00    0.02      392        0        0     71
  25    1     0.07   0.47   0.15    0.60      24 M     28 M    0.12    0.25    0.04    0.04     2520     4003        6     59
  26    0     0.00   0.30   0.00    0.60    3283       22 K    0.86    0.12    0.00    0.02     3136        0        0     70
  27    1     0.17   0.31   0.54    1.10      65 M     80 M    0.19    0.28    0.04    0.05     2744    11586       28     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     404 K   1224 K    0.67    0.11    0.01    0.02    23576        2       10     61
 SKT    1     0.13   0.32   0.39    0.93     771 M    928 M    0.17    0.27    0.04    0.05    36904   142609     1055     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.32   0.20    0.93     772 M    929 M    0.17    0.27    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   54 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.96 %

 C1 core residency: 27.25 %; C3 core residency: 0.50 %; C6 core residency: 51.29 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.11 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.58 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   11%    11%   
 SKT    1       10 G     10 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   44 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.74     0.21     208.96      29.51         134.27
 SKT   1    119.87    62.44     320.65      69.93         118.42
---------------------------------------------------------------------------------------------------------------
       *    120.62    62.65     529.61      99.43         118.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 290
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    40.89 --||-- Mem Ch  0: Reads (MB/s):  6061.19 --|
|--            Writes(MB/s):    13.01 --||--            Writes(MB/s):  3118.10 --|
|-- Mem Ch  1: Reads (MB/s):    33.55 --||-- Mem Ch  1: Reads (MB/s):  6060.57 --|
|--            Writes(MB/s):     9.24 --||--            Writes(MB/s):  3114.31 --|
|-- Mem Ch  2: Reads (MB/s):    36.19 --||-- Mem Ch  2: Reads (MB/s):  6063.13 --|
|--            Writes(MB/s):    12.83 --||--            Writes(MB/s):  3118.76 --|
|-- Mem Ch  3: Reads (MB/s):    36.27 --||-- Mem Ch  3: Reads (MB/s):  6059.09 --|
|--            Writes(MB/s):     8.87 --||--            Writes(MB/s):  3115.20 --|
|-- NODE 0 Mem Read (MB/s) :   146.90 --||-- NODE 1 Mem Read (MB/s) : 24243.98 --|
|-- NODE 0 Mem Write(MB/s) :    43.95 --||-- NODE 1 Mem Write(MB/s) : 12466.37 --|
|-- NODE 0 P. Write (T/s):     124338 --||-- NODE 1 P. Write (T/s):     203447 --|
|-- NODE 0 Memory (MB/s):      190.86 --||-- NODE 1 Memory (MB/s):    36710.35 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24390.88                --|
            |--                System Write Throughput(MB/s):      12510.33                --|
            |--               System Memory Throughput(MB/s):      36901.21                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 368
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8088          24     685 K   452 K     12      36      36  
 1     196 M         0      33 M   240 M   1151 K     0    1311 K
-----------------------------------------------------------------------
 *     196 M        24      34 M   241 M   1151 K    36    1311 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.32        Core1: 30.07        
Core2: 30.40        Core3: 28.12        
Core4: 27.54        Core5: 26.96        
Core6: 27.97        Core7: 24.18        
Core8: 26.73        Core9: 22.09        
Core10: 27.37        Core11: 29.42        
Core12: 27.36        Core13: 24.28        
Core14: 27.75        Core15: 26.22        
Core16: 27.36        Core17: 23.61        
Core18: 28.22        Core19: 25.62        
Core20: 28.17        Core21: 28.71        
Core22: 25.94        Core23: 24.35        
Core24: 28.64        Core25: 26.56        
Core26: 28.60        Core27: 24.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.31
Socket1: 25.89
DDR read Latency(ns)
Socket0: 87526.12
Socket1: 431.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.71        Core1: 30.05        
Core2: 27.49        Core3: 28.38        
Core4: 28.29        Core5: 27.52        
Core6: 29.21        Core7: 24.36        
Core8: 27.55        Core9: 22.38        
Core10: 26.78        Core11: 29.53        
Core12: 28.11        Core13: 24.78        
Core14: 27.10        Core15: 26.18        
Core16: 30.19        Core17: 24.38        
Core18: 26.16        Core19: 25.56        
Core20: 29.29        Core21: 27.75        
Core22: 28.86        Core23: 24.50        
Core24: 28.26        Core25: 27.86        
Core26: 29.29        Core27: 24.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.84
Socket1: 26.14
DDR read Latency(ns)
Socket0: 90059.94
Socket1: 426.94
irq_total: 276901.835855835
cpu_total: 18.92
cpu_0: 0.93
cpu_1: 32.51
cpu_2: 0.00
cpu_3: 44.15
cpu_4: 0.07
cpu_5: 43.02
cpu_6: 0.07
cpu_7: 38.96
cpu_8: 0.00
cpu_9: 14.23
cpu_10: 0.07
cpu_11: 27.86
cpu_12: 0.07
cpu_13: 46.74
cpu_14: 0.07
cpu_15: 39.89
cpu_16: 0.07
cpu_17: 40.69
cpu_18: 0.07
cpu_19: 42.35
cpu_20: 0.07
cpu_21: 29.32
cpu_22: 0.07
cpu_23: 44.81
cpu_24: 0.07
cpu_25: 32.45
cpu_26: 0.07
cpu_27: 50.73
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1365907
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1365907
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12571553
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12571553
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1365951
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1365951
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12312291135
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12312291135
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 13349337
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13349337
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12318151195
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12318151195
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 190725
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 190725
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 190478
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 190478


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.34        Core1: 30.54        
Core2: 30.01        Core3: 28.83        
Core4: 28.09        Core5: 27.29        
Core6: 29.38        Core7: 24.38        
Core8: 27.69        Core9: 22.65        
Core10: 29.98        Core11: 30.05        
Core12: 30.15        Core13: 25.73        
Core14: 28.04        Core15: 26.60        
Core16: 21.36        Core17: 24.63        
Core18: 29.28        Core19: 26.35        
Core20: 21.18        Core21: 28.39        
Core22: 26.41        Core23: 25.77        
Core24: 31.91        Core25: 27.62        
Core26: 27.23        Core27: 24.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.82
Socket1: 26.50
DDR read Latency(ns)
Socket0: 81801.46
Socket1: 422.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.29        Core1: 28.61        
Core2: 29.39        Core3: 28.89        
Core4: 27.95        Core5: 28.35        
Core6: 27.04        Core7: 24.62        
Core8: 28.09        Core9: 23.24        
Core10: 27.03        Core11: 27.28        
Core12: 28.33        Core13: 26.24        
Core14: 29.82        Core15: 28.25        
Core16: 29.13        Core17: 25.94        
Core18: 28.79        Core19: 26.29        
Core20: 29.33        Core21: 26.53        
Core22: 29.80        Core23: 26.90        
Core24: 27.55        Core25: 30.64        
Core26: 28.81        Core27: 24.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.03
Socket1: 26.87
DDR read Latency(ns)
Socket0: 91466.82
Socket1: 413.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.81        Core1: 28.86        
Core2: 24.15        Core3: 27.05        
Core4: 25.93        Core5: 29.05        
Core6: 28.60        Core7: 26.23        
Core8: 26.80        Core9: 21.42        
Core10: 26.74        Core11: 29.21        
Core12: 27.31        Core13: 22.05        
Core14: 28.06        Core15: 26.46        
Core16: 27.73        Core17: 21.23        
Core18: 27.60        Core19: 22.83        
Core20: 26.52        Core21: 24.85        
Core22: 29.48        Core23: 24.64        
Core24: 27.20        Core25: 30.45        
Core26: 29.14        Core27: 22.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.06
Socket1: 24.98
DDR read Latency(ns)
Socket0: 86196.89
Socket1: 457.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.23        Core1: 29.22        
Core2: 28.70        Core3: 27.48        
Core4: 24.42        Core5: 28.88        
Core6: 27.72        Core7: 26.91        
Core8: 28.53        Core9: 22.00        
Core10: 27.59        Core11: 29.45        
Core12: 25.57        Core13: 23.44        
Core14: 27.69        Core15: 24.92        
Core16: 31.20        Core17: 22.21        
Core18: 27.80        Core19: 24.69        
Core20: 26.89        Core21: 26.15        
Core22: 27.14        Core23: 22.63        
Core24: 27.50        Core25: 29.04        
Core26: 30.06        Core27: 23.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.00
Socket1: 25.39
DDR read Latency(ns)
Socket0: 86627.90
Socket1: 447.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1325
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410332822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410335886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205228533; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205228533; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205233547; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205233547; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205237931; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205237931; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205252562; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205252562; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004415651; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4101899; Consumed Joules: 250.36; Watts: 41.70; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2313476; Consumed DRAM Joules: 35.40; DRAM Watts: 5.90
S1P0; QPIClocks: 14410457318; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410459270; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205309253; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205309253; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205309343; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205309343; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205309379; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205309379; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205309449; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205309449; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004439061; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6257357; Consumed Joules: 381.92; Watts: 63.61; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5534721; Consumed DRAM Joules: 84.68; DRAM Watts: 14.10
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 604
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     320 K    913 K    0.65    0.08    0.01    0.02    10696        0       13     70
   1    1     0.12   0.25   0.46    1.01      73 M     86 M    0.15    0.23    0.06    0.07     2800    12623       57     58
   2    0     0.00   0.36   0.00    0.60    5890       37 K    0.84    0.21    0.00    0.01      728        0        1     68
   3    1     0.09   0.21   0.44    0.93      82 M     95 M    0.13    0.22    0.09    0.10     2688    13441       89     59
   4    0     0.00   0.33   0.00    0.60    5236       34 K    0.85    0.18    0.00    0.01     1624        0        0     70
   5    1     0.13   0.32   0.40    0.92      63 M     74 M    0.15    0.24    0.05    0.06     1736    11662       28     60
   6    0     0.00   0.29   0.00    0.60    4309       27 K    0.84    0.12    0.00    0.02      560        0        1     69
   7    1     0.12   0.38   0.31    0.80      44 M     53 M    0.16    0.28    0.04    0.04      168     8874       28     59
   8    0     0.00   0.27   0.00    0.60    3235       21 K    0.85    0.14    0.00    0.02     1120        0        0     69
   9    1     0.10   0.75   0.14    0.60    3633 K   5742 K    0.37    0.52    0.00    0.01      504      472       40     58
  10    0     0.00   0.29   0.00    0.60    3503       22 K    0.84    0.15    0.00    0.02      168        0        0     68
  11    1     0.13   0.32   0.39    0.88      59 M     71 M    0.16    0.27    0.05    0.06     2464    10025       36     57
  12    0     0.00   0.29   0.00    0.60    3351       24 K    0.86    0.18    0.00    0.02      112        0        0     69
  13    1     0.14   0.33   0.42    0.93      57 M     69 M    0.17    0.27    0.04    0.05     3192    10751      104     57
  14    0     0.00   0.32   0.00    0.60    4178       25 K    0.83    0.21    0.00    0.01      224        0        0     69
  15    1     0.07   0.23   0.30    0.77      62 M     71 M    0.12    0.24    0.09    0.10     2800    10952       96     58
  16    0     0.00   0.35   0.00    0.60    5307       25 K    0.80    0.18    0.00    0.01      336        0        0     69
  17    1     0.09   0.28   0.33    0.81      61 M     72 M    0.15    0.26    0.07    0.08     4928    11921       25     58
  18    0     0.00   0.36   0.00    0.60    4348       31 K    0.86    0.19    0.00    0.01      168        0        0     70
  19    1     0.13   0.38   0.34    0.84      53 M     64 M    0.16    0.25    0.04    0.05     3304     9615       26     59
  20    0     0.00   0.35   0.00    0.60    4402       26 K    0.84    0.21    0.00    0.01     2296        0        0     70
  21    1     0.08   0.27   0.31    0.83      54 M     63 M    0.15    0.26    0.07    0.08     4536    10002       37     59
  22    0     0.00   0.35   0.00    0.60    4671       29 K    0.84    0.16    0.00    0.01     1176        0        0     70
  23    1     0.15   0.30   0.49    1.03      66 M     80 M    0.18    0.26    0.04    0.05     3416    13010       28     59
  24    0     0.00   0.42   0.00    0.60    6352       38 K    0.84    0.22    0.00    0.01      336        0        0     70
  25    1     0.08   0.31   0.27    0.78      47 M     55 M    0.14    0.26    0.06    0.07     2408     8779       16     59
  26    0     0.00   0.34   0.00    0.60    5300       33 K    0.84    0.18    0.00    0.01      616        1        0     70
  27    1     0.23   0.35   0.66    1.18      70 M     89 M    0.21    0.28    0.03    0.04     3080    11900       32     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     380 K   1291 K    0.71    0.11    0.01    0.02    20160        1       14     61
 SKT    1     0.12   0.32   0.38    0.90     802 M    954 M    0.16    0.26    0.05    0.06    38024   144027      642     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.32   0.19    0.90     803 M    955 M    0.16    0.26    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   53 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.97 %

 C1 core residency: 29.51 %; C3 core residency: 0.31 %; C6 core residency: 49.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.89 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.49 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   11%    11%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   45 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.74     0.22     210.59      29.70         134.52
 SKT   1    123.57    62.81     319.41      70.63         120.32
---------------------------------------------------------------------------------------------------------------
       *    124.31    63.04     530.00     100.33         120.14
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
