
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001028                       # Number of seconds simulated
sim_ticks                                  1028138103                       # Number of ticks simulated
final_tick                               398756489358                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203593                       # Simulator instruction rate (inst/s)
host_op_rate                                   262485                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  35325                       # Simulator tick rate (ticks/s)
host_mem_usage                               67342384                       # Number of bytes of host memory used
host_seconds                                 29105.16                       # Real time elapsed on the host
sim_insts                                  5925616810                       # Number of instructions simulated
sim_ops                                    7639674790                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         8704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data         8960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        36096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        12544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        20608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        35968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        59392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        11904                       # Number of bytes read from this memory
system.physmem.bytes_read::total               214784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        91136                       # Number of bytes written to this memory
system.physmem.bytes_written::total             91136                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           68                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           70                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          282                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           98                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          161                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          281                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          464                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           93                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1678                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             712                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  712                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3236919                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8465789                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3361416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8714783                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1742957                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     35108124                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3361416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12200696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1618460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     20044000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1742957                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     34983627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1618460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     57766559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3361416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11578211                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               208905787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3236919                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3361416                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1742957                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3361416                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1618460                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1742957                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1618460                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3361416                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           20044000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          88641788                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               88641788                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          88641788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3236919                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8465789                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3361416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8714783                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1742957                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     35108124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3361416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12200696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1618460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     20044000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1742957                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     34983627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1618460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     57766559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3361416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11578211                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              297547576                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2465560                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224846                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       187113                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21898                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84733                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79962                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23746                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          988                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1945200                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1233057                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224846                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103708                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               256234                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61852                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         54555                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           122215                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20830                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2295738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.660835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.041342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2039504     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15562      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19632      0.86%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31357      1.37%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12674      0.55%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16818      0.73%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19451      0.85%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9204      0.40%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131536      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2295738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091195                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.500112                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1933901                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        67237                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254949                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          113                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39532                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34147                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1506578                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39532                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1936309                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5415                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        56101                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252637                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5739                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1496537                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           679                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4049                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2090450                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6954842                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6954842                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          371598                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            20933                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141741                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72435                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          778                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        16061                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1459437                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1389394                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1816                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       195802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       415562                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2295738                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.605206                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.327525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1708525     74.42%     74.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266427     11.61%     86.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110203      4.80%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61596      2.68%     93.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82847      3.61%     97.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        26090      1.14%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25533      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13399      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1118      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2295738                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9726     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1357     11.00%     89.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1253     10.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1170520     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18830      1.36%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127814      9.20%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72060      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1389394                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.563521                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12336                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008879                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5088678                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1655616                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1351288                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1401730                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          943                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        30033                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1528                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39532                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4108                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          499                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1459796                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1138                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141741                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72435                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           419                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12113                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12767                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24880                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1364011                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125246                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25383                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197265                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192480                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             72019                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.553226                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1351323                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1351288                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809426                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2174907                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.548065                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372166                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       227683                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21872                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2256206                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.546096                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.365539                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1734163     76.86%     76.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       265020     11.75%     88.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95891      4.25%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47670      2.11%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43735      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18434      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18212      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8737      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24344      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2256206                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24344                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3691637                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2959125                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30963                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 169822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.465548                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.465548                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.405589                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.405589                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6134111                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1890068                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1391491                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2465560                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          224823                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       187085                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21847                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        84583                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           79874                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           23751                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          999                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1944770                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1232784                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             224823                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       103625                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               256292                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          61802                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         55147                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           122098                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        20761                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2295959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.660652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.041007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2039667     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           15620      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           19668      0.86%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           31427      1.37%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12662      0.55%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           16816      0.73%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           19410      0.85%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9106      0.40%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          131583      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2295959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091185                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.500002                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1933366                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        67948                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           254990                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          119                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         39530                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        34147                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          221                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1506164                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1290                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         39530                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1935815                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles           5341                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        56834                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           252632                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         5802                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1495936                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           684                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4089                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2089973                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6951582                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6951582                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1719184                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          370789                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            21237                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       141712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        72421                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          769                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        16025                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1459248                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1388970                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1819                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       195696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       416386                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2295959                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.604963                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.327351                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1708896     74.43%     74.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       266283     11.60%     86.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       110373      4.81%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        61529      2.68%     93.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        82830      3.61%     97.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        25985      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        25444      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        13507      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1112      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2295959                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           9718     78.82%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1355     10.99%     89.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1256     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1170040     84.24%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        18827      1.36%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       127899      9.21%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        72034      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1388970                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.563349                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              12329                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008876                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5088047                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1655321                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1351142                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1401299                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          941                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        29980                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1505                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         39530                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           4055                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          504                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1459607                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1117                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       141712                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        72421                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           422                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24794                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1363903                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       125356                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        25067                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              197351                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          192549                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             71995                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.553182                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1351174                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1351142                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           809197                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2172902                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.548006                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372404                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1000202                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1232350                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       227261                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21818                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2256429                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.546151                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.365456                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1734269     76.86%     76.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       265036     11.75%     88.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        95926      4.25%     92.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        47715      2.11%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        43758      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        18442      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        18232      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8725      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        24326      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2256429                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1000202                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1232350                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                182648                       # Number of memory references committed
system.switch_cpus1.commit.loads               111732                       # Number of loads committed
system.switch_cpus1.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            178691                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1109409                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        25423                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        24326                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3691701                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2958757                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30928                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 169601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1000202                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1232350                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1000202                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.465062                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.465062                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.405669                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.405669                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6133402                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1890066                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1391253                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2465560                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          192898                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       173737                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        12063                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        70962                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           66831                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           10493                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          543                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2024908                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1211586                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             192898                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        77324                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               238705                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          38404                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         44791                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           118098                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        11915                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2334471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.609904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.944174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2095766     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            8424      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           17285      0.74%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            7031      0.30%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           38917      1.67%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           34899      1.49%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6645      0.28%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           14348      0.61%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          111156      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2334471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078237                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491404                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2013399                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        56735                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           237650                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          819                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         25862                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        17003                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          206                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1420547                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1250                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         25862                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2016173                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          38129                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        11308                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           235780                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         7213                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1418599                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          2593                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         2852                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           64                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1674654                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6676761                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6676761                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1443946                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          230696                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          168                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           88                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            20425                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       330874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       165952                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1622                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         8098                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1413183                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          168                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1345653                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1033                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       133296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       326849                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2334471                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.576427                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.374001                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1856327     79.52%     79.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       143350      6.14%     85.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       117335      5.03%     90.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        50723      2.17%     92.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        64651      2.77%     95.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        62076      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        35328      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         2936      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1745      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2334471                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3431     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         26266     86.13%     97.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          799      2.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       848604     63.06%     63.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        11785      0.88%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           80      0.01%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       319933     23.78%     87.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       165251     12.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1345653                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.545780                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              30496                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022663                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5057306                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1546701                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1331813                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1376149                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2404                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        16836                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1660                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          119                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         25862                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          34617                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1765                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1413351                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           20                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       330874                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       165952                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1204                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         6260                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7602                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        13862                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1334585                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       318694                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        11068                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              483899                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          174292                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            165205                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.541291                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1331961                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1331813                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           721369                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1428781                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.540167                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.504884                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1071388                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1259224                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       154275                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        12090                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2308609                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.545447                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.368162                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1851673     80.21%     80.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       166946      7.23%     87.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        78315      3.39%     90.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        77230      3.35%     94.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        20797      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        89822      3.89%     98.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         7012      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         4924      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        11890      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2308609                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1071388                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1259224                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                478323                       # Number of memory references committed
system.switch_cpus2.commit.loads               314031                       # Number of loads committed
system.switch_cpus2.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            166237                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1119897                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        12244                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        11890                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3710218                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2852885                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 131089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1071388                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1259224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1071388                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.301276                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.301276                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.434541                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.434541                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6588931                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1552787                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1680686                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           160                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2465560                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          204502                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       167310                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21588                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        81957                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           78069                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           20599                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          974                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1956297                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1142909                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             204502                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        98668                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               236932                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          59919                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         43328                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           121233                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21483                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2274640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.964754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2037708     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10921      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16886      0.74%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           22956      1.01%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           24536      1.08%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           20688      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           11002      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           17388      0.76%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          112555      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2274640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082943                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463549                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1936641                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        63417                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           236359                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          366                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         37853                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33498                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          206                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1400191                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1262                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         37853                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1942334                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          14209                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        36660                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           231055                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        12525                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1399155                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1629                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5513                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1953417                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6503048                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6503048                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1662907                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          290470                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            39066                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       131480                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        70025                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          845                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        33319                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1396618                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1316621                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          263                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       172023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       416459                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2274640                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578826                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.262461                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1705601     74.98%     74.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       243415     10.70%     85.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       121135      5.33%     91.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        82718      3.64%     94.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        65914      2.90%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        27644      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        17815      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         9168      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1230      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2274640                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            309     13.03%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           872     36.76%     49.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1191     50.21%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1108029     84.16%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        19581      1.49%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          163      0.01%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       119105      9.05%     94.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        69743      5.30%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1316621                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534005                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2372                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001802                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4910513                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1568995                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1294867                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1318993                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2895                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        23423                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1307                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         37853                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          11370                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1176                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1396961                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       131480                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        70025                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           19                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11696                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12740                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24436                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1296929                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       111959                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        19688                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              181683                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          183961                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             69724                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.526018                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1294946                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1294867                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           744123                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2005212                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.525182                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371094                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       969185                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1192585                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       204353                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21638                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2236787                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533169                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.361108                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1736446     77.63%     77.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       253511     11.33%     88.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        90548      4.05%     93.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        43151      1.93%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        43822      1.96%     96.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        21450      0.96%     97.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        14293      0.64%     98.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8299      0.37%     98.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        25267      1.13%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2236787                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       969185                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1192585                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                176771                       # Number of memory references committed
system.switch_cpus3.commit.loads               108053                       # Number of loads committed
system.switch_cpus3.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            171964                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1074493                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24551                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        25267                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3608445                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2831761                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31395                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 190920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             969185                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1192585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       969185                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.543952                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.543952                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.393089                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.393089                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5833831                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1805735                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1297621                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2465560                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          192583                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       169365                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        17674                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       117708                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          114663                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12605                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          560                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1970939                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1092283                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             192583                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       127268                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               240683                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          57335                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         27117                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           121380                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        17191                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2278308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.544932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.813212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2037625     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           33647      1.48%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20131      0.88%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           33114      1.45%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12459      0.55%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           30426      1.34%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            5495      0.24%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9953      0.44%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8           95458      4.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2278308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078109                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.443016                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1956029                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        42731                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           240017                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          318                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39209                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        20319                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1237291                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1409                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39209                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1958034                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          22436                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        14544                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           238124                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         5957                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1234788                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1091                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4140                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1637174                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5621491                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5621491                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1290639                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          346505                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            16327                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       207890                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        39053                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          409                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         8787                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1225899                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1135619                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1191                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       244611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       518342                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.issued_per_cycle::samples      2278308                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.498448                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.124650                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1785151     78.35%     78.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       161525      7.09%     85.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       154605      6.79%     92.23% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        92648      4.07%     96.30% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        53070      2.33%     98.63% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        14286      0.63%     99.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        16263      0.71%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          428      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          332      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2278308                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2270     59.63%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           839     22.04%     81.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          698     18.33%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       900108     79.26%     79.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult         9712      0.86%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           88      0.01%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       187133     16.48%     96.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        38578      3.40%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1135619                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.460593                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3807                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.003352                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4554544                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1470691                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1103115                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1139426                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1087                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        47583                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1311                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39209                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          16759                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          782                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1226071                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           59                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       207890                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        39053                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10395                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8429                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        18824                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1117925                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       183506                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        17694                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              222074                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          167612                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             38568                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.453416                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1103603                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1103115                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           664646                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1513266                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.447410                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.439213                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       858098                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps       978752                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       247346                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        17400                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2239099                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.437119                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.296817                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1867594     83.41%     83.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       150526      6.72%     90.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91689      4.09%     94.23% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        30160      1.35%     95.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        47108      2.10%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        10283      0.46%     98.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         6720      0.30%     98.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5951      0.27%     98.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        29068      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2239099                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       858098                       # Number of instructions committed
system.switch_cpus4.commit.committedOps        978752                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                198044                       # Number of memory references committed
system.switch_cpus4.commit.loads               160302                       # Number of loads committed
system.switch_cpus4.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            148884                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           859240                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        13423                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        29068                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3436129                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2491448                       # The number of ROB writes
system.switch_cpus4.timesIdled                  44886                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 187252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             858098                       # Number of Instructions Simulated
system.switch_cpus4.committedOps               978752                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       858098                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.873285                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.873285                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.348034                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.348034                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5169000                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1454411                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1285100                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2465560                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          193068                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       173825                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        11926                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        74622                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           66920                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           10502                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          532                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2023745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1211738                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             193068                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        77422                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               238957                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          38051                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         44788                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           117991                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        11796                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2333337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.944166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2094380     89.76%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            8516      0.36%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           17504      0.75%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            6989      0.30%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           39056      1.67%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           34976      1.50%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6508      0.28%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           14196      0.61%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          111212      4.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2333337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078306                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491466                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2012572                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        56387                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           237927                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          803                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         25642                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        17078                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          205                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1420602                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1250                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         25642                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2015185                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          38066                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        11300                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           236194                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6944                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1418838                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2619                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2631                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents           95                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1674628                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6676943                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6676943                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1445161                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          229451                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          170                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            19447                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       331253                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       166186                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1648                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8102                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1413742                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          170                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1346922                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          992                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       132778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       323144                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2333337                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.577251                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.374622                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1854863     79.49%     79.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       143000      6.13%     85.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       117746      5.05%     90.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        51074      2.19%     92.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        64450      2.76%     95.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        62256      2.67%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        35233      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         2990      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1725      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2333337                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3430     11.22%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         26329     86.16%     97.38% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          801      2.62%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       848874     63.02%     63.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        11803      0.88%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           80      0.01%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       320612     23.80%     87.71% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       165553     12.29%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1346922                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.546295                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              30560                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022689                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5058733                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1546744                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1333209                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1377482                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2503                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        16685                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1629                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          119                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         25642                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          34447                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1747                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1413912                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       331253                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       166186                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           90                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1200                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         6093                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7605                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        13698                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1335985                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       319365                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        10937                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              484888                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          174625                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            165523                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.541859                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1333341                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1333209                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           721825                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1427150                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.540733                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.505781                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1072554                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1260549                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       153484                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        11957                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2307695                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.546237                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.368526                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1850214     80.18%     80.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       167053      7.24%     87.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        78375      3.40%     90.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        77513      3.36%     94.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        20792      0.90%     95.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        89990      3.90%     98.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7037      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4901      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        11820      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2307695                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1072554                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1260549                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                479118                       # Number of memory references committed
system.switch_cpus5.commit.loads               314561                       # Number of loads committed
system.switch_cpus5.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            166396                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1121063                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        12244                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        11820                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3709908                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2853732                       # The number of ROB writes
system.switch_cpus5.timesIdled                  45909                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 132223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1072554                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1260549                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1072554                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.298775                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.298775                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.435014                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.435014                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6596260                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1553871                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1681811                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           160                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2465560                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          193411                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       157890                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        20517                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        79122                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           73315                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           19292                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          925                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1875688                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1143474                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             193411                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        92607                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               234704                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          64074                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         61722                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           117182                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        20557                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2214945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.628090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.995148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1980241     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           12360      0.56%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           19647      0.89%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           29507      1.33%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12536      0.57%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           14510      0.66%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           15060      0.68%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           10716      0.48%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          120368      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2214945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078445                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.463779                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1852624                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        85457                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           233067                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1281                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         42515                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        31271                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1387290                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1090                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         42515                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1857243                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          42799                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        29334                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           229863                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        13188                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1384048                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          448                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2406                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         6954                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          539                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1893961                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6452504                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6452504                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1561932                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          332029                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          298                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          156                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            40614                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       140339                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        77396                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3819                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        14863                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1379161                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          298                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1286492                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1981                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       211647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       493447                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2214945                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580823                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.266748                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1667903     75.30%     75.30% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       221483     10.00%     85.30% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       122065      5.51%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        80842      3.65%     94.46% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        73940      3.34%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        22893      1.03%     98.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        16347      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5730      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3742      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2214945                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            369     11.64%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1307     41.22%     52.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1495     47.15%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1059499     82.36%     82.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        23682      1.84%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          142      0.01%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       127366      9.90%     94.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        75803      5.89%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1286492                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.521785                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3171                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002465                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4793081                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1591172                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1262514                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1289663                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         5894                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        29828                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         5040                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1033                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         42515                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          33259                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1676                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1379459                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           37                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       140339                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        77396                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          156                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           981                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        23809                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1267272                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       120329                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        19220                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              195984                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          171632                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             75655                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.513990                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1262611                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1262514                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           747565                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1897966                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.512060                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.393877                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       935682                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1141034                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       239605                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        20876                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2172430                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.525234                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.376070                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1710255     78.73%     78.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       219981     10.13%     88.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        91335      4.20%     93.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        46873      2.16%     95.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        34908      1.61%     96.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        19829      0.91%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        12331      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10343      0.48%     98.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        26575      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2172430                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       935682                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1141034                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                182867                       # Number of memory references committed
system.switch_cpus6.commit.loads               110511                       # Number of loads committed
system.switch_cpus6.commit.membars                142                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            158436                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1031606                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        22251                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        26575                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3526494                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2803801                       # The number of ROB writes
system.switch_cpus6.timesIdled                  33380                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 250615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             935682                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1141034                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       935682                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.635041                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.635041                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.379501                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.379501                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5751443                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1726451                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1313048                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           284                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2465560                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          203745                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       166814                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        21799                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        81532                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           77599                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           20515                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          971                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1956499                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1139250                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             203745                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        98114                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               236236                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          60223                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         42505                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           121349                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21682                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2273417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.962920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2037181     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           10884      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           17023      0.75%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           22912      1.01%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           24293      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           20596      0.91%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           10764      0.47%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           17366      0.76%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          112398      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2273417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082636                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462065                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1936692                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        62743                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           235649                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          384                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         37945                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        33252                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1396035                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         37945                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1942374                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          13797                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        36364                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           230346                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12587                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1394934                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1667                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5521                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1948390                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6483651                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6483651                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1658782                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          289557                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            39462                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       131387                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        69709                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          824                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        32262                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1392385                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1312651                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          259                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       170389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       415341                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2273417                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577391                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.261032                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1705508     75.02%     75.02% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       243482     10.71%     85.73% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       121055      5.32%     91.05% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        82066      3.61%     94.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        65472      2.88%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        27585      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        17926      0.79%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9092      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1231      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2273417                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            313     13.12%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           873     36.59%     49.71% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1200     50.29%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1104865     84.17%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        19439      1.48%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          163      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       118761      9.05%     94.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        69423      5.29%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1312651                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532395                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2386                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001818                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4901362                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1563127                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1290788                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1315037                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2566                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        23583                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1149                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         37945                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          11004                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1137                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1392728                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       131387                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        69709                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           955                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           18                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11841                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12913                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        24754                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1292868                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       111679                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        19781                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              181090                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          183351                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             69411                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.524371                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1290861                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1290788                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           742247                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1998986                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.523527                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371312                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       966788                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1189644                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       203063                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        21847                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2235472                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.532167                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.359840                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1736396     77.67%     77.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       252835     11.31%     88.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        90220      4.04%     93.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        43251      1.93%     94.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        43466      1.94%     96.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        21607      0.97%     97.87% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        14259      0.64%     98.50% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8341      0.37%     98.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        25097      1.12%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2235472                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       966788                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1189644                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                176361                       # Number of memory references committed
system.switch_cpus7.commit.loads               107801                       # Number of loads committed
system.switch_cpus7.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            171538                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1071859                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        24495                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        25097                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3603069                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2823394                       # The number of ROB writes
system.switch_cpus7.timesIdled                  31548                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 192143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             966788                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1189644                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       966788                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.550259                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.550259                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392117                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392117                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5815751                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1800897                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1293418                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           328                       # number of misc regfile writes
system.l2.replacements                           1677                       # number of replacements
system.l2.tagsinuse                      32756.898285                       # Cycle average of tags in use
system.l2.total_refs                           969304                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34435                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.148802                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1337.808267                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     16.880640                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     34.043712                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     17.293300                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     34.239189                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.424928                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    145.123077                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     26.426317                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     51.378708                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     12.306131                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     90.812880                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     13.324752                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    149.160688                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     12.549621                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    200.914606                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     26.408531                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     49.311648                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2342.257471                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2307.056335                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4872.970275                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2921.069137                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4441.305294                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4879.586441                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           5816.458264                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2944.788074                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.040827                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000515                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001039                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000528                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001045                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000410                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.004429                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000806                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001568                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000376                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.002771                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000407                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.004552                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.006131                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000806                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001505                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.071480                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.070406                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.148711                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.089144                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.135538                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.148913                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.177504                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.089868                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999661                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          271                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          270                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          499                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          303                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          329                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          501                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          578                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          308                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3065                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1232                       # number of Writeback hits
system.l2.Writeback_hits::total                  1232                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          274                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          273                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          499                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          306                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          329                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          501                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          578                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          311                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3077                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          274                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          273                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          499                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          306                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          329                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          501                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          578                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          311                       # number of overall hits
system.l2.overall_hits::total                    3077                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           68                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           70                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          282                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data           98                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          161                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          281                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          414                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           93                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1628                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  50                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           68                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           70                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          282                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data           98                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          161                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          281                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          464                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           93                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1678                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           68                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           70                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          282                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data           98                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          161                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          281                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          464                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           93                       # number of overall misses
system.l2.overall_misses::total                  1678                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4020464                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     10075216                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4118827                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     10786839                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2184760                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     42930937                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4138826                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     14934506                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      1934621                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     23902393                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2052835                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     42967718                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      1918741                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     62576372                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      3993403                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     14052323                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       246588781                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data      7557694                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7557694                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4020464                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     10075216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4118827                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     10786839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2184760                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     42930937                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4138826                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     14934506                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      1934621                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     23902393                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2052835                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     42967718                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      1918741                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     70134066                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      3993403                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     14052323                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        254146475                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4020464                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     10075216                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4118827                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     10786839                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2184760                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     42930937                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4138826                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     14934506                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      1934621                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     23902393                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2052835                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     42967718                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      1918741                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     70134066                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      3993403                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     14052323                       # number of overall miss cycles
system.l2.overall_miss_latency::total       254146475                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          781                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          490                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          782                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          992                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4693                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1232                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1232                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           50                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                62                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          342                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          343                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          781                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          490                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          782                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         1042                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          404                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4755                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          342                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          343                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          781                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          490                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          782                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         1042                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          404                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4755                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.200590                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.205882                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.361076                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.244389                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.328571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.359335                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.417339                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.231920                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.346900                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.806452                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.198830                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.204082                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.361076                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.242574                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.328571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.359335                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.445298                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.230198                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.352892                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.198830                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.204082                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.361076                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.242574                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.328571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.359335                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.445298                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.230198                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.352892                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 154633.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 148164.941176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152549.148148                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 154097.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 156054.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 152237.365248                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153289.851852                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 152392.918367                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst       148817                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 148462.068323                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 146631.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 152910.028470                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 147595.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151150.657005                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 147903.814815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151100.247312                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151467.310197                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 151153.880000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 151153.880000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 154633.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 148164.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152549.148148                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 154097.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 156054.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 152237.365248                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153289.851852                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 152392.918367                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst       148817                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 148462.068323                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 146631.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 152910.028470                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 147595.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151151.004310                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 147903.814815                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151100.247312                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151457.970799                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 154633.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 148164.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152549.148148                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 154097.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 156054.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 152237.365248                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153289.851852                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 152392.918367                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst       148817                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 148462.068323                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 146631.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 152910.028470                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 147595.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151151.004310                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 147903.814815                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151100.247312                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151457.970799                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  712                       # number of writebacks
system.l2.writebacks::total                       712                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           68                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           70                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          282                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data           98                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          161                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          281                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          414                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           93                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1628                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             50                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data           98                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1678                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data           98                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1678                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2511554                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      6117883                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2550537                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      6710956                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1369653                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     26509259                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2570775                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      9227349                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1177332                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     14522162                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1239033                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     26610200                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1161568                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     38456606                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2423303                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      8638165                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    151796335                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data      4644812                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4644812                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2511554                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      6117883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2550537                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      6710956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1369653                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     26509259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2570775                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      9227349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1177332                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     14522162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1239033                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     26610200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1161568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     43101418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2423303                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      8638165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    156441147                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2511554                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      6117883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2550537                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      6710956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1369653                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     26509259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2570775                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      9227349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1177332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     14522162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1239033                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     26610200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1161568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     43101418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2423303                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      8638165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    156441147                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.200590                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.205882                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.361076                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.244389                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.328571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.359335                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.417339                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.231920                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.346900                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.806452                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.198830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.204082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.361076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.242574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.328571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.359335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.445298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.230198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.352892                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.198830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.204082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.361076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.242574                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.328571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.359335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.445298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.230198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.352892                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96598.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89968.867647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94464.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95870.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 97832.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94004.464539                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95213.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94156.622449                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst        90564                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90199.763975                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 88502.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94698.220641                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 89351.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92890.352657                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 89751.962963                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92883.494624                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93240.992015                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 92896.240000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92896.240000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96598.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 89968.867647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94464.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 95870.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 97832.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 94004.464539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95213.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 94156.622449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst        90564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 90199.763975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 88502.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 94698.220641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 89351.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92890.987069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 89751.962963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92883.494624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93230.719309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96598.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 89968.867647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94464.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 95870.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 97832.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 94004.464539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95213.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 94156.622449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst        90564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 90199.763975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 88502.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 94698.220641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 89351.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92890.987069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 89751.962963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92883.494624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93230.719309                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               472.704465                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750130145                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1553064.482402                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    17.704465                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.028373                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.757539                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122178                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122178                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122178                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122178                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122178                       # number of overall hits
system.cpu0.icache.overall_hits::total         122178                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.cpu0.icache.overall_misses::total           37                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5737329                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5737329                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5737329                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5737329                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5737329                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5737329                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122215                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122215                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122215                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122215                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122215                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122215                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155062.945946                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155062.945946                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155062.945946                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155062.945946                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155062.945946                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155062.945946                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           28                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           28                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           28                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4569020                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4569020                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4569020                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4569020                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4569020                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4569020                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163179.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163179.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163179.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163179.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163179.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163179.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   342                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893294                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   598                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              182095.809365                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   116.911450                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   139.088550                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.456685                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.543315                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96271                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96271                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166815                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166815                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166815                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166815                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          840                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          840                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          852                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           852                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          852                       # number of overall misses
system.cpu0.dcache.overall_misses::total          852                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     79560701                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     79560701                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1010312                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1010312                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     80571013                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     80571013                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     80571013                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     80571013                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97111                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97111                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167667                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167667                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167667                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167667                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008650                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008650                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005082                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005082                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005082                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005082                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 94715.120238                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94715.120238                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84192.666667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84192.666667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 94566.916667                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94566.916667                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 94566.916667                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94566.916667                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu0.dcache.writebacks::total               77                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          501                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          501                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          510                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          510                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          510                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          510                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          339                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          342                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          342                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     29019530                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     29019530                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       225610                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       225610                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     29245140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     29245140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     29245140                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     29245140                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003491                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003491                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002040                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002040                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002040                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002040                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85603.333333                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85603.333333                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 75203.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75203.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 85512.105263                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85512.105263                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 85512.105263                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85512.105263                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               473.116904                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750130028                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1549855.429752                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.116904                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.029033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.758200                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       122061                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         122061                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       122061                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          122061                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       122061                       # number of overall hits
system.cpu1.icache.overall_hits::total         122061                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.cpu1.icache.overall_misses::total           37                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5887090                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5887090                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5887090                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5887090                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5887090                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5887090                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       122098                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       122098                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       122098                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       122098                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       122098                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       122098                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000303                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000303                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 159110.540541                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 159110.540541                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 159110.540541                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 159110.540541                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 159110.540541                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 159110.540541                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4712699                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4712699                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4712699                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4712699                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4712699                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4712699                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000238                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000238                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000238                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000238                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162506.862069                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162506.862069                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 162506.862069                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162506.862069                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 162506.862069                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162506.862069                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   343                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               108893402                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   599                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              181791.989983                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   117.175135                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   138.824865                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.457715                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.542285                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        96370                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          96370                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        70553                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         70553                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          177                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          172                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       166923                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          166923                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       166923                       # number of overall hits
system.cpu1.dcache.overall_hits::total         166923                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          843                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          843                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           12                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          855                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           855                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          855                       # number of overall misses
system.cpu1.dcache.overall_misses::total          855                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data     81065036                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     81065036                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1018923                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1018923                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data     82083959                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     82083959                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data     82083959                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     82083959                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        97213                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        97213                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        70565                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        70565                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       167778                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       167778                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       167778                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       167778                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008672                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008672                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000170                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005096                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005096                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005096                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005096                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 96162.557533                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96162.557533                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84910.250000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84910.250000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 96004.630409                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96004.630409                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 96004.630409                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96004.630409                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           76                       # number of writebacks
system.cpu1.dcache.writebacks::total               76                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          503                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          503                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            9                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          512                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          512                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          512                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          512                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          340                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          343                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          343                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     29601204                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     29601204                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       225088                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       225088                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     29826292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     29826292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     29826292                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     29826292                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003497                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003497                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002044                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002044                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002044                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002044                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87062.364706                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87062.364706                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 75029.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75029.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 86957.119534                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86957.119534                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 86957.119534                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86957.119534                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               556.424134                       # Cycle average of tags in use
system.cpu2.icache.total_refs               765694099                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1374675.222621                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.424134                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          543                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021513                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.870192                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.891705                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       118082                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         118082                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       118082                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          118082                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       118082                       # number of overall hits
system.cpu2.icache.overall_hits::total         118082                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2665619                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2665619                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2665619                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2665619                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2665619                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2665619                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       118098                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       118098                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       118098                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       118098                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       118098                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       118098                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000135                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000135                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000135                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000135                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000135                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000135                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 166601.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 166601.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 166601.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 166601.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 166601.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 166601.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2305496                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2305496                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2305496                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2305496                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2305496                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2305496                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 164678.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 164678.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 164678.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 164678.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 164678.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 164678.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   781                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               287984681                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1037                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              277709.432015                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   102.201298                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   153.798702                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.399224                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.600776                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       300716                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         300716                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       164131                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        164131                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           82                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           80                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           80                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       464847                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          464847                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       464847                       # number of overall hits
system.cpu2.dcache.overall_hits::total         464847                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2794                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2794                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2794                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2794                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2794                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2794                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    311985061                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    311985061                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    311985061                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    311985061                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    311985061                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    311985061                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       303510                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       303510                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       164131                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       164131                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       467641                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       467641                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       467641                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       467641                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009206                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009206                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005975                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005975                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005975                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005975                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 111662.512885                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111662.512885                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111662.512885                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111662.512885                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111662.512885                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111662.512885                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          157                       # number of writebacks
system.cpu2.dcache.writebacks::total              157                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         2013                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         2013                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         2013                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2013                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         2013                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2013                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          781                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          781                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          781                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          781                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          781                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          781                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     80211793                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     80211793                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     80211793                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     80211793                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     80211793                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     80211793                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002573                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002573                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001670                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001670                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001670                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001670                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 102703.960307                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102703.960307                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 102703.960307                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 102703.960307                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 102703.960307                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 102703.960307                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               502.410219                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746682740                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1484458.727634                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    27.410219                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.043927                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.805145                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       121202                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         121202                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       121202                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          121202                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       121202                       # number of overall hits
system.cpu3.icache.overall_hits::total         121202                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           31                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           31                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           31                       # number of overall misses
system.cpu3.icache.overall_misses::total           31                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5357674                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5357674                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5357674                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5357674                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5357674                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5357674                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       121233                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       121233                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       121233                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       121233                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       121233                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       121233                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000256                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000256                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000256                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000256                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000256                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000256                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 172828.193548                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 172828.193548                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 172828.193548                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 172828.193548                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 172828.193548                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 172828.193548                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4630265                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4630265                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4630265                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4630265                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4630265                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4630265                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 165366.607143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 165366.607143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 165366.607143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 165366.607143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 165366.607143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 165366.607143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   404                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               112794606                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   660                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              170900.918182                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   158.935410                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    97.064590                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.620841                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.379159                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        81791                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          81791                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        68384                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         68384                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          165                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       150175                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          150175                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       150175                       # number of overall hits
system.cpu3.dcache.overall_hits::total         150175                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1304                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1304                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           14                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1318                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1318                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1318                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1318                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    143903534                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    143903534                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1231688                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1231688                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    145135222                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    145135222                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    145135222                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    145135222                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        83095                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        83095                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        68398                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        68398                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       151493                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       151493                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       151493                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       151493                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015693                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015693                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000205                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008700                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008700                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008700                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008700                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 110355.470859                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 110355.470859                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 87977.714286                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87977.714286                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 110117.770865                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 110117.770865                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 110117.770865                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 110117.770865                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu3.dcache.writebacks::total               86                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          903                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          903                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          914                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          914                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          914                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          914                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          401                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          404                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          404                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     36226784                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     36226784                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       202337                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       202337                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     36429121                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     36429121                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     36429121                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     36429121                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004826                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004826                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002667                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002667                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002667                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002667                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90341.107232                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90341.107232                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 67445.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67445.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90171.091584                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90171.091584                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90171.091584                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90171.091584                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               538.305395                       # Cycle average of tags in use
system.cpu4.icache.total_refs               643368402                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1193633.398887                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.305395                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          526                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.019720                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842949                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.862669                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       121366                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         121366                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       121366                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          121366                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       121366                       # number of overall hits
system.cpu4.icache.overall_hits::total         121366                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.cpu4.icache.overall_misses::total           14                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2285287                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2285287                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2285287                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2285287                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2285287                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2285287                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       121380                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       121380                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       121380                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       121380                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       121380                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       121380                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000115                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000115                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000115                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000115                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000115                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 163234.785714                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 163234.785714                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 163234.785714                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 163234.785714                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 163234.785714                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 163234.785714                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            1                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            1                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2042521                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2042521                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2042521                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2042521                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2042521                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2042521                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000107                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000107                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000107                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000107                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       157117                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total       157117                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst       157117                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total       157117                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst       157117                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total       157117                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   490                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               150642907                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   746                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              201934.191689                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   144.866401                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   111.133599                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.565884                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.434116                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       165231                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         165231                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        37568                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         37568                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           86                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           86                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       202799                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          202799                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       202799                       # number of overall hits
system.cpu4.dcache.overall_hits::total         202799                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1719                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1719                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1719                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1719                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1719                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1719                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    177792024                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    177792024                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    177792024                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    177792024                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    177792024                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    177792024                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       166950                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       166950                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        37568                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        37568                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       204518                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       204518                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       204518                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       204518                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010296                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010296                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008405                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008405                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008405                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008405                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 103427.588133                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 103427.588133                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 103427.588133                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 103427.588133                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 103427.588133                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 103427.588133                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           51                       # number of writebacks
system.cpu4.dcache.writebacks::total               51                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1229                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1229                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1229                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1229                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1229                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1229                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          490                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          490                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          490                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          490                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          490                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          490                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     47068295                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     47068295                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     47068295                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     47068295                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     47068295                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     47068295                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002935                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002935                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002396                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002396                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002396                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002396                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 96057.744898                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 96057.744898                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 96057.744898                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 96057.744898                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 96057.744898                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 96057.744898                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.323952                       # Cycle average of tags in use
system.cpu5.icache.total_refs               765693993                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1374675.032316                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.323952                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021352                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891545                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       117976                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         117976                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       117976                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          117976                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       117976                       # number of overall hits
system.cpu5.icache.overall_hits::total         117976                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           15                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           15                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           15                       # number of overall misses
system.cpu5.icache.overall_misses::total           15                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2434833                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2434833                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2434833                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2434833                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2434833                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2434833                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       117991                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       117991                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       117991                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       117991                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       117991                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       117991                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000127                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000127                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000127                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 162322.200000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 162322.200000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 162322.200000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 162322.200000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 162322.200000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 162322.200000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            1                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            1                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2178026                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2178026                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2178026                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2178026                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2178026                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2178026                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 155573.285714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 155573.285714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 155573.285714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 155573.285714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 155573.285714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 155573.285714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   782                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               287985545                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1038                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              277442.721580                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   102.272710                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   153.727290                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.399503                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.600497                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       301321                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         301321                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       164391                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        164391                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           81                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           80                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           80                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       465712                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          465712                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       465712                       # number of overall hits
system.cpu5.dcache.overall_hits::total         465712                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2766                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2766                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2766                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2766                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2766                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2766                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    309752989                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    309752989                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    309752989                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    309752989                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    309752989                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    309752989                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       304087                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       304087                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       164391                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       164391                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       468478                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       468478                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       468478                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       468478                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009096                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009096                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005904                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005904                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005904                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005904                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 111985.896240                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 111985.896240                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 111985.896240                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 111985.896240                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 111985.896240                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 111985.896240                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          165                       # number of writebacks
system.cpu5.dcache.writebacks::total              165                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1984                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1984                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1984                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1984                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1984                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1984                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          782                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          782                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          782                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          782                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          782                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          782                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     80600326                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     80600326                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     80600326                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     80600326                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     80600326                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     80600326                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001669                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001669                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001669                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001669                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 103069.470588                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 103069.470588                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 103069.470588                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 103069.470588                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 103069.470588                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 103069.470588                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               501.548884                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750409616                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1494839.872510                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.548884                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          489                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.020110                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.783654                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.803764                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       117166                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         117166                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       117166                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          117166                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       117166                       # number of overall hits
system.cpu6.icache.overall_hits::total         117166                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           16                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           16                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           16                       # number of overall misses
system.cpu6.icache.overall_misses::total           16                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2332085                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2332085                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2332085                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2332085                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2332085                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2332085                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       117182                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       117182                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       117182                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       117182                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       117182                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       117182                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000137                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000137                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 145755.312500                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 145755.312500                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 145755.312500                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 145755.312500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 145755.312500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 145755.312500                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2027238                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2027238                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2027238                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2027238                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2027238                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2027238                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 155941.384615                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 155941.384615                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 155941.384615                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 155941.384615                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 155941.384615                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 155941.384615                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  1042                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               125071813                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1298                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              96357.328968                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   185.160396                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    70.839604                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.723283                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.276717                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        88430                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          88430                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        71622                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         71622                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          143                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          143                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          142                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       160052                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          160052                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       160052                       # number of overall hits
system.cpu6.dcache.overall_hits::total         160052                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2373                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2373                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          355                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          355                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2728                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2728                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2728                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2728                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    296768497                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    296768497                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     64807086                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     64807086                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    361575583                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    361575583                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    361575583                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    361575583                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        90803                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        90803                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        71977                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        71977                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       162780                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       162780                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       162780                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       162780                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.026133                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.026133                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.004932                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.004932                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.016759                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.016759                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.016759                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.016759                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 125060.470712                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 125060.470712                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 182555.171831                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 182555.171831                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 132542.369135                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 132542.369135                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 132542.369135                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 132542.369135                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          537                       # number of writebacks
system.cpu6.dcache.writebacks::total              537                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1381                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1381                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          305                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          305                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1686                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1686                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1686                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1686                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          992                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          992                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           50                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         1042                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1042                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         1042                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1042                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    105138692                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    105138692                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      7988783                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      7988783                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    113127475                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    113127475                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    113127475                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    113127475                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.010925                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.010925                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000695                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000695                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006401                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006401                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006401                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006401                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 105986.584677                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 105986.584677                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 159775.660000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 159775.660000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 108567.634357                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 108567.634357                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 108567.634357                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 108567.634357                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               502.392477                       # Cycle average of tags in use
system.cpu7.icache.total_refs               746682855                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1484458.956262                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    27.392477                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.043898                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.805116                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       121317                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         121317                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       121317                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          121317                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       121317                       # number of overall hits
system.cpu7.icache.overall_hits::total         121317                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           32                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           32                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           32                       # number of overall misses
system.cpu7.icache.overall_misses::total           32                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5096696                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5096696                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5096696                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5096696                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5096696                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5096696                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       121349                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       121349                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       121349                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       121349                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       121349                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       121349                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000264                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000264                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 159271.750000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 159271.750000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 159271.750000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 159271.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 159271.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 159271.750000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            4                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            4                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4447716                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4447716                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4447716                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4447716                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4447716                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4447716                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       158847                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       158847                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       158847                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       158847                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       158847                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       158847                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   404                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               112794565                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   660                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              170900.856061                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   158.902090                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    97.097910                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.620711                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.379289                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        81909                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          81909                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        68225                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         68225                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          165                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          164                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       150134                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          150134                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       150134                       # number of overall hits
system.cpu7.dcache.overall_hits::total         150134                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1308                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1308                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           15                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1323                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1323                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1323                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1323                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    141287014                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    141287014                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1206835                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1206835                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    142493849                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    142493849                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    142493849                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    142493849                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        83217                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        83217                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        68240                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        68240                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       151457                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       151457                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       151457                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       151457                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015718                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015718                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000220                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008735                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008735                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008735                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008735                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 108017.594801                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 108017.594801                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 80455.666667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 80455.666667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 107705.101285                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 107705.101285                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 107705.101285                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 107705.101285                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           83                       # number of writebacks
system.cpu7.dcache.writebacks::total               83                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          907                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          907                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           12                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          919                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          919                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          919                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          919                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          401                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          404                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          404                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     35586356                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     35586356                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       196307                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       196307                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     35782663                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     35782663                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     35782663                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     35782663                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004819                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004819                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002667                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002667                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002667                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002667                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 88744.029925                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 88744.029925                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65435.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65435.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 88570.948020                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 88570.948020                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 88570.948020                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 88570.948020                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
