-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Rocca_S_hw_v2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_r_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    input_r_TVALID : IN STD_LOGIC;
    input_r_TREADY : OUT STD_LOGIC;
    input_r_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
    input_r_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
    input_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    output_r_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    output_r_TVALID : OUT STD_LOGIC;
    output_r_TREADY : IN STD_LOGIC;
    output_r_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    output_r_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    output_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of Rocca_S_hw_v2 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Rocca_S_hw_v2_Rocca_S_hw_v2,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.376000,HLS_SYN_LAT=844,HLS_SYN_TPT=none,HLS_SYN_MEM=24,HLS_SYN_DSP=0,HLS_SYN_FF=7396,HLS_SYN_LUT=209766,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "11001101011001011110111100100011100100010100010000110111011100010010001010101110001010001101011110011000001011111000101001000010";
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "10111100110110111000100110000001101001011101101110110101111010010010111100111011010011011110110011001111111110111100000010110101";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv121_0 : STD_LOGIC_VECTOR (120 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_rst_n_inv : STD_LOGIC;
    signal hw_AD_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal hw_AD_ce0 : STD_LOGIC;
    signal hw_AD_we0 : STD_LOGIC;
    signal hw_AD_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal hw_AD_ce1 : STD_LOGIC;
    signal hw_AD_q1 : STD_LOGIC_VECTOR (127 downto 0);
    signal hw_M_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal hw_M_0_ce0 : STD_LOGIC;
    signal hw_M_0_we0 : STD_LOGIC;
    signal hw_M_0_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal hw_M_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal hw_M_1_ce0 : STD_LOGIC;
    signal hw_M_1_we0 : STD_LOGIC;
    signal hw_M_1_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal hw_S_0 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal hw_S_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal hw_S_2 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal hw_S_3 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal hw_S_4 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal hw_S_5 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal hw_S_6 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal hw_C_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal hw_C_0_ce0 : STD_LOGIC;
    signal hw_C_0_we0 : STD_LOGIC;
    signal hw_C_0_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal hw_C_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal hw_C_1_ce0 : STD_LOGIC;
    signal hw_C_1_we0 : STD_LOGIC;
    signal hw_C_1_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal input_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal output_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal icmp_ln436_reg_949 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal val_fu_422_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal val_reg_851 : STD_LOGIC_VECTOR (127 downto 0);
    signal val_2_reg_856 : STD_LOGIC_VECTOR (127 downto 0);
    signal val_4_reg_861 : STD_LOGIC_VECTOR (127 downto 0);
    signal val_6_reg_866 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_convert_endian_128_hw_fu_235_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal val_1_reg_871 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln307_fu_468_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_reg_877 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_convert_endian_128_hw_fu_240_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal val_3_reg_883 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln307_1_fu_472_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_1_reg_889 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_5_convert_endian_128_hw_fu_245_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal val_5_reg_895 : STD_LOGIC_VECTOR (127 downto 0);
    signal val_7_convert_endian_128_hw_fu_250_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal val_7_reg_903 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_data_V_2_reg_911 : STD_LOGIC_VECTOR (511 downto 0);
    signal val_9_convert_endian_128_hw_fu_255_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal val_9_reg_916 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln1_reg_921 : STD_LOGIC_VECTOR (120 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal xor_ln251_fu_524_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln251_reg_927 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln2_reg_935 : STD_LOGIC_VECTOR (120 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal p_Result_s_fu_720_p5 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_s_reg_943 : STD_LOGIC_VECTOR (511 downto 0);
    signal icmp_ln436_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal local_stream_last_V_fu_738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convert_endian_128_hw_fu_235_ap_ready : STD_LOGIC;
    signal grp_convert_endian_128_hw_fu_235_val_r : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_convert_endian_128_hw_fu_240_ap_ready : STD_LOGIC;
    signal grp_convert_endian_128_hw_fu_240_val_r : STD_LOGIC_VECTOR (127 downto 0);
    signal val_5_convert_endian_128_hw_fu_245_ap_ready : STD_LOGIC;
    signal val_7_convert_endian_128_hw_fu_250_ap_ready : STD_LOGIC;
    signal val_9_convert_endian_128_hw_fu_255_ap_ready : STD_LOGIC;
    signal val_9_convert_endian_128_hw_fu_255_val_r : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_done : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_idle : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_ready : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_input_r_TREADY : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_temp_V_13_out : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_temp_V_13_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_hw_AD_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_hw_AD_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_hw_AD_we0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_hw_AD_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_grp_convert_endian_128_hw_fu_235_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_done : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_idle : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_ready : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_xor_i_i_phi_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_xor_i_i_phi_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call_i_i_phi_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call_i_i_phi_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call2_i_i_phi_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call2_i_i_phi_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call4_i_i_phi_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call4_i_i_phi_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call6_i_i_phi_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call6_i_i_phi_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call8_i_i_phi_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call8_i_i_phi_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call10_i_i_phi_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call10_i_i_phi_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_5 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_5_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_6 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_6_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_1_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_1_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_0_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_0_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_2_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_2_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_3_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_3_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_4_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_4_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_1_hw_AES_fu_961_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_1_hw_AES_fu_961_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_2_hw_AES_fu_966_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_2_hw_AES_fu_966_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_3_hw_AES_fu_971_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_3_hw_AES_fu_971_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_4_hw_AES_fu_976_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_4_hw_AES_fu_976_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_5_hw_AES_fu_981_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_5_hw_AES_fu_981_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_6_hw_AES_fu_986_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_6_hw_AES_fu_986_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_done : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_idle : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_ready : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_input_r_TREADY : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_temp_V_14_out : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_temp_V_14_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_0_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_0_we0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_0_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_1_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_1_we0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_1_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_grp_convert_endian_128_hw_fu_235_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_done : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_idle : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_ready : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_AD_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_AD_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_AD_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_AD_ce1 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_6_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_6_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_1_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_1_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_0_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_0_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_2_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_2_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_3_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_3_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_4_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_4_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_5_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_5_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_1_hw_AES_fu_961_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_1_hw_AES_fu_961_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_2_hw_AES_fu_966_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_2_hw_AES_fu_966_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_3_hw_AES_fu_971_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_3_hw_AES_fu_971_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_4_hw_AES_fu_976_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_4_hw_AES_fu_976_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_5_hw_AES_fu_981_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_5_hw_AES_fu_981_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_6_hw_AES_fu_986_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_6_hw_AES_fu_986_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_done : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_idle : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_ready : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_3_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_3_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_5_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_5_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_0_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_0_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_M_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_M_0_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_0_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_0_we0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_0_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_4_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_4_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_6_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_6_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_2_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_2_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_M_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_M_1_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_1_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_1_we0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_1_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_1_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_1_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_1_hw_AES_fu_961_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_1_hw_AES_fu_961_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_2_hw_AES_fu_966_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_2_hw_AES_fu_966_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_3_hw_AES_fu_971_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_3_hw_AES_fu_971_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_4_hw_AES_fu_976_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_4_hw_AES_fu_976_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_5_hw_AES_fu_981_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_5_hw_AES_fu_981_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_6_hw_AES_fu_986_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_6_hw_AES_fu_986_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_done : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_idle : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_ready : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_xor_i_i714_phi_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_xor_i_i714_phi_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call_i_i715_phi_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call_i_i715_phi_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call2_i_i716_phi_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call2_i_i716_phi_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call4_i_i717_phi_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call4_i_i717_phi_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call6_i_i718_phi_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call6_i_i718_phi_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call8_i_i719_phi_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call8_i_i719_phi_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call10_i_i720_phi_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call10_i_i720_phi_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_6_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_6_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_1_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_1_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_0_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_0_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_2_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_2_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_3_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_3_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_4_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_4_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_5_o : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_5_o_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_1_hw_AES_fu_961_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_1_hw_AES_fu_961_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_2_hw_AES_fu_966_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_2_hw_AES_fu_966_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_3_hw_AES_fu_971_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_3_hw_AES_fu_971_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_4_hw_AES_fu_976_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_4_hw_AES_fu_976_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_5_hw_AES_fu_981_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_5_hw_AES_fu_981_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_6_hw_AES_fu_986_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_6_hw_AES_fu_986_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_done : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_idle : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_ready : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TREADY : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TVALID : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TKEEP : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_temp_V_15_out : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_temp_V_15_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_hw_C_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_hw_C_0_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_hw_C_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_hw_C_1_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_grp_convert_endian_128_hw_fu_235_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_1_hw_AES_fu_961_ap_ready : STD_LOGIC;
    signal Snew_1_hw_AES_fu_961_state : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_1_hw_AES_fu_961_key : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_1_hw_AES_fu_961_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_2_hw_AES_fu_966_ap_ready : STD_LOGIC;
    signal Snew_2_hw_AES_fu_966_state : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_2_hw_AES_fu_966_key : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_2_hw_AES_fu_966_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_3_hw_AES_fu_971_ap_ready : STD_LOGIC;
    signal Snew_3_hw_AES_fu_971_state : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_3_hw_AES_fu_971_key : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_3_hw_AES_fu_971_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_4_hw_AES_fu_976_ap_ready : STD_LOGIC;
    signal Snew_4_hw_AES_fu_976_state : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_4_hw_AES_fu_976_key : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_4_hw_AES_fu_976_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_5_hw_AES_fu_981_ap_ready : STD_LOGIC;
    signal Snew_5_hw_AES_fu_981_state : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_5_hw_AES_fu_981_key : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_5_hw_AES_fu_981_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_6_hw_AES_fu_986_ap_ready : STD_LOGIC;
    signal Snew_6_hw_AES_fu_986_state : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_6_hw_AES_fu_986_key : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_6_hw_AES_fu_986_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln302_2_fu_692_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln303_1_fu_705_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_start_reg : STD_LOGIC := '0';
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_NS_fsm_state8 : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state10 : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state16 : STD_LOGIC;
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal xor_ln261_fu_550_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal xor_ln262_fu_561_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln263_fu_572_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln264_fu_583_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln265_fu_594_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln266_fu_605_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln267_fu_616_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_state18 : BOOLEAN;
    signal ap_block_state18_io : BOOLEAN;
    signal sub_ln365_fu_499_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln365_fu_504_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal add_ln365_fu_508_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal sub_ln388_fu_631_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln388_fu_636_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal add_ln388_fu_640_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln302_1_fu_686_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln302_fu_680_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln303_fu_699_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_fu_712_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal regslice_both_output_r_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state19 : BOOLEAN;
    signal ap_block_state19_io : BOOLEAN;
    signal regslice_both_input_r_V_data_V_U_apdone_blk : STD_LOGIC;
    signal input_r_TDATA_int_regslice : STD_LOGIC_VECTOR (511 downto 0);
    signal input_r_TVALID_int_regslice : STD_LOGIC;
    signal input_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_input_r_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_r_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal input_r_TKEEP_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_input_r_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_r_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_r_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal input_r_TSTRB_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_input_r_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_r_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_r_V_last_V_U_apdone_blk : STD_LOGIC;
    signal input_r_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_r_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_r_V_last_V_U_ack_in : STD_LOGIC;
    signal output_r_TDATA_int_regslice : STD_LOGIC_VECTOR (511 downto 0);
    signal output_r_TVALID_int_regslice : STD_LOGIC;
    signal output_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_output_r_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_r_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal output_r_TKEEP_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_output_r_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_r_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_r_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal output_r_TSTRB_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_output_r_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_r_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_r_V_last_V_U_apdone_blk : STD_LOGIC;
    signal output_r_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_output_r_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_r_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Rocca_S_hw_v2_convert_endian_128_hw IS
    port (
        ap_ready : OUT STD_LOGIC;
        val_r : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_ad_reading IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_TVALID : IN STD_LOGIC;
        tmp_data_V_4 : IN STD_LOGIC_VECTOR (511 downto 0);
        trunc_ln1 : IN STD_LOGIC_VECTOR (120 downto 0);
        input_r_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        input_r_TREADY : OUT STD_LOGIC;
        input_r_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
        input_r_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        input_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        temp_V_13_out : OUT STD_LOGIC_VECTOR (511 downto 0);
        temp_V_13_out_ap_vld : OUT STD_LOGIC;
        hw_AD_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        hw_AD_ce0 : OUT STD_LOGIC;
        hw_AD_we0 : OUT STD_LOGIC;
        hw_AD_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_235_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_235_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_235_p_ready : IN STD_LOGIC );
    end component;


    component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        xor_ln251 : IN STD_LOGIC_VECTOR (127 downto 0);
        xor_i_i_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        xor_i_i_phi_out_ap_vld : OUT STD_LOGIC;
        call_i_i_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call_i_i_phi_out_ap_vld : OUT STD_LOGIC;
        call2_i_i_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call2_i_i_phi_out_ap_vld : OUT STD_LOGIC;
        call4_i_i_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call4_i_i_phi_out_ap_vld : OUT STD_LOGIC;
        call6_i_i_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call6_i_i_phi_out_ap_vld : OUT STD_LOGIC;
        call8_i_i_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call8_i_i_phi_out_ap_vld : OUT STD_LOGIC;
        call10_i_i_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call10_i_i_phi_out_ap_vld : OUT STD_LOGIC;
        hw_S_5 : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_5_ap_vld : OUT STD_LOGIC;
        hw_S_6 : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_6_ap_vld : OUT STD_LOGIC;
        hw_S_1_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_1_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_1_o_ap_vld : OUT STD_LOGIC;
        hw_S_0_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_0_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_0_o_ap_vld : OUT STD_LOGIC;
        hw_S_2_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_2_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_2_o_ap_vld : OUT STD_LOGIC;
        hw_S_3_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_3_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_3_o_ap_vld : OUT STD_LOGIC;
        hw_S_4_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_4_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_4_o_ap_vld : OUT STD_LOGIC;
        Snew_1_hw_AES_fu_961_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_1_hw_AES_fu_961_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_1_hw_AES_fu_961_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_1_hw_AES_fu_961_p_ready : IN STD_LOGIC;
        Snew_2_hw_AES_fu_966_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_2_hw_AES_fu_966_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_2_hw_AES_fu_966_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_2_hw_AES_fu_966_p_ready : IN STD_LOGIC;
        Snew_3_hw_AES_fu_971_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_3_hw_AES_fu_971_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_3_hw_AES_fu_971_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_3_hw_AES_fu_971_p_ready : IN STD_LOGIC;
        Snew_4_hw_AES_fu_976_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_4_hw_AES_fu_976_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_4_hw_AES_fu_976_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_4_hw_AES_fu_976_p_ready : IN STD_LOGIC;
        Snew_5_hw_AES_fu_981_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_5_hw_AES_fu_981_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_5_hw_AES_fu_981_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_5_hw_AES_fu_981_p_ready : IN STD_LOGIC;
        Snew_6_hw_AES_fu_986_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_6_hw_AES_fu_986_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_6_hw_AES_fu_986_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_6_hw_AES_fu_986_p_ready : IN STD_LOGIC );
    end component;


    component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_message_reading IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_TVALID : IN STD_LOGIC;
        temp_V_13_reload : IN STD_LOGIC_VECTOR (511 downto 0);
        trunc_ln2 : IN STD_LOGIC_VECTOR (120 downto 0);
        input_r_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        input_r_TREADY : OUT STD_LOGIC;
        input_r_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
        input_r_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        input_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        temp_V_14_out : OUT STD_LOGIC_VECTOR (511 downto 0);
        temp_V_14_out_ap_vld : OUT STD_LOGIC;
        hw_M_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hw_M_0_ce0 : OUT STD_LOGIC;
        hw_M_0_we0 : OUT STD_LOGIC;
        hw_M_0_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_M_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hw_M_1_ce0 : OUT STD_LOGIC;
        hw_M_1_we0 : OUT STD_LOGIC;
        hw_M_1_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_235_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_235_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_235_p_ready : IN STD_LOGIC );
    end component;


    component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln1 : IN STD_LOGIC_VECTOR (120 downto 0);
        hw_AD_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        hw_AD_ce0 : OUT STD_LOGIC;
        hw_AD_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_AD_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        hw_AD_ce1 : OUT STD_LOGIC;
        hw_AD_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_6_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_6_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_6_o_ap_vld : OUT STD_LOGIC;
        hw_S_1_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_1_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_1_o_ap_vld : OUT STD_LOGIC;
        hw_S_0_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_0_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_0_o_ap_vld : OUT STD_LOGIC;
        hw_S_2_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_2_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_2_o_ap_vld : OUT STD_LOGIC;
        hw_S_3_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_3_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_3_o_ap_vld : OUT STD_LOGIC;
        hw_S_4_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_4_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_4_o_ap_vld : OUT STD_LOGIC;
        hw_S_5_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_5_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_5_o_ap_vld : OUT STD_LOGIC;
        Snew_1_hw_AES_fu_961_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_1_hw_AES_fu_961_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_1_hw_AES_fu_961_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_1_hw_AES_fu_961_p_ready : IN STD_LOGIC;
        Snew_2_hw_AES_fu_966_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_2_hw_AES_fu_966_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_2_hw_AES_fu_966_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_2_hw_AES_fu_966_p_ready : IN STD_LOGIC;
        Snew_3_hw_AES_fu_971_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_3_hw_AES_fu_971_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_3_hw_AES_fu_971_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_3_hw_AES_fu_971_p_ready : IN STD_LOGIC;
        Snew_4_hw_AES_fu_976_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_4_hw_AES_fu_976_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_4_hw_AES_fu_976_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_4_hw_AES_fu_976_p_ready : IN STD_LOGIC;
        Snew_5_hw_AES_fu_981_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_5_hw_AES_fu_981_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_5_hw_AES_fu_981_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_5_hw_AES_fu_981_p_ready : IN STD_LOGIC;
        Snew_6_hw_AES_fu_986_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_6_hw_AES_fu_986_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_6_hw_AES_fu_986_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_6_hw_AES_fu_986_p_ready : IN STD_LOGIC );
    end component;


    component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln2 : IN STD_LOGIC_VECTOR (120 downto 0);
        hw_S_3_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_3_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_3_o_ap_vld : OUT STD_LOGIC;
        hw_S_5_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_5_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_5_o_ap_vld : OUT STD_LOGIC;
        hw_S_0_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_0_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_0_o_ap_vld : OUT STD_LOGIC;
        hw_M_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hw_M_0_ce0 : OUT STD_LOGIC;
        hw_M_0_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_C_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hw_C_0_ce0 : OUT STD_LOGIC;
        hw_C_0_we0 : OUT STD_LOGIC;
        hw_C_0_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_4_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_4_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_4_o_ap_vld : OUT STD_LOGIC;
        hw_S_6_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_6_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_6_o_ap_vld : OUT STD_LOGIC;
        hw_S_2_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_2_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_2_o_ap_vld : OUT STD_LOGIC;
        hw_M_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hw_M_1_ce0 : OUT STD_LOGIC;
        hw_M_1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_C_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hw_C_1_ce0 : OUT STD_LOGIC;
        hw_C_1_we0 : OUT STD_LOGIC;
        hw_C_1_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_1_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_1_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_1_o_ap_vld : OUT STD_LOGIC;
        Snew_1_hw_AES_fu_961_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_1_hw_AES_fu_961_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_1_hw_AES_fu_961_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_1_hw_AES_fu_961_p_ready : IN STD_LOGIC;
        Snew_2_hw_AES_fu_966_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_2_hw_AES_fu_966_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_2_hw_AES_fu_966_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_2_hw_AES_fu_966_p_ready : IN STD_LOGIC;
        Snew_3_hw_AES_fu_971_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_3_hw_AES_fu_971_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_3_hw_AES_fu_971_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_3_hw_AES_fu_971_p_ready : IN STD_LOGIC;
        Snew_4_hw_AES_fu_976_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_4_hw_AES_fu_976_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_4_hw_AES_fu_976_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_4_hw_AES_fu_976_p_ready : IN STD_LOGIC;
        Snew_5_hw_AES_fu_981_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_5_hw_AES_fu_981_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_5_hw_AES_fu_981_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_5_hw_AES_fu_981_p_ready : IN STD_LOGIC;
        Snew_6_hw_AES_fu_986_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_6_hw_AES_fu_986_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_6_hw_AES_fu_986_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_6_hw_AES_fu_986_p_ready : IN STD_LOGIC );
    end component;


    component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        val_1 : IN STD_LOGIC_VECTOR (127 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (7 downto 0);
        val_3 : IN STD_LOGIC_VECTOR (127 downto 0);
        trunc_ln307_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        xor_i_i714_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        xor_i_i714_phi_out_ap_vld : OUT STD_LOGIC;
        call_i_i715_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call_i_i715_phi_out_ap_vld : OUT STD_LOGIC;
        call2_i_i716_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call2_i_i716_phi_out_ap_vld : OUT STD_LOGIC;
        call4_i_i717_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call4_i_i717_phi_out_ap_vld : OUT STD_LOGIC;
        call6_i_i718_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call6_i_i718_phi_out_ap_vld : OUT STD_LOGIC;
        call8_i_i719_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call8_i_i719_phi_out_ap_vld : OUT STD_LOGIC;
        call10_i_i720_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call10_i_i720_phi_out_ap_vld : OUT STD_LOGIC;
        hw_S_6_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_6_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_6_o_ap_vld : OUT STD_LOGIC;
        hw_S_1_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_1_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_1_o_ap_vld : OUT STD_LOGIC;
        hw_S_0_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_0_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_0_o_ap_vld : OUT STD_LOGIC;
        hw_S_2_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_2_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_2_o_ap_vld : OUT STD_LOGIC;
        hw_S_3_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_3_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_3_o_ap_vld : OUT STD_LOGIC;
        hw_S_4_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_4_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_4_o_ap_vld : OUT STD_LOGIC;
        hw_S_5_i : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_S_5_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_S_5_o_ap_vld : OUT STD_LOGIC;
        Snew_1_hw_AES_fu_961_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_1_hw_AES_fu_961_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_1_hw_AES_fu_961_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_1_hw_AES_fu_961_p_ready : IN STD_LOGIC;
        Snew_2_hw_AES_fu_966_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_2_hw_AES_fu_966_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_2_hw_AES_fu_966_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_2_hw_AES_fu_966_p_ready : IN STD_LOGIC;
        Snew_3_hw_AES_fu_971_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_3_hw_AES_fu_971_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_3_hw_AES_fu_971_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_3_hw_AES_fu_971_p_ready : IN STD_LOGIC;
        Snew_4_hw_AES_fu_976_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_4_hw_AES_fu_976_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_4_hw_AES_fu_976_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_4_hw_AES_fu_976_p_ready : IN STD_LOGIC;
        Snew_5_hw_AES_fu_981_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_5_hw_AES_fu_981_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_5_hw_AES_fu_981_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_5_hw_AES_fu_981_p_ready : IN STD_LOGIC;
        Snew_6_hw_AES_fu_986_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_6_hw_AES_fu_986_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        Snew_6_hw_AES_fu_986_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        Snew_6_hw_AES_fu_986_p_ready : IN STD_LOGIC );
    end component;


    component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_cipher_writing IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_r_TREADY : IN STD_LOGIC;
        p_Result_s : IN STD_LOGIC_VECTOR (511 downto 0);
        trunc_ln2 : IN STD_LOGIC_VECTOR (120 downto 0);
        output_r_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        output_r_TVALID : OUT STD_LOGIC;
        output_r_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_r_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        temp_V_15_out : OUT STD_LOGIC_VECTOR (511 downto 0);
        temp_V_15_out_ap_vld : OUT STD_LOGIC;
        hw_C_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hw_C_0_ce0 : OUT STD_LOGIC;
        hw_C_0_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_C_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hw_C_1_ce0 : OUT STD_LOGIC;
        hw_C_1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_235_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_235_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_235_p_ready : IN STD_LOGIC );
    end component;


    component Rocca_S_hw_v2_hw_AES IS
    port (
        ap_ready : OUT STD_LOGIC;
        state : IN STD_LOGIC_VECTOR (127 downto 0);
        key : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Rocca_S_hw_v2_hw_AD_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (127 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (127 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Rocca_S_hw_v2_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    hw_AD_U : component Rocca_S_hw_v2_hw_AD_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hw_AD_address0,
        ce0 => hw_AD_ce0,
        we0 => hw_AD_we0,
        d0 => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_hw_AD_d0,
        q0 => hw_AD_q0,
        address1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_AD_address1,
        ce1 => hw_AD_ce1,
        q1 => hw_AD_q1);

    hw_M_0_U : component Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 300,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hw_M_0_address0,
        ce0 => hw_M_0_ce0,
        we0 => hw_M_0_we0,
        d0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_0_d0,
        q0 => hw_M_0_q0);

    hw_M_1_U : component Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 300,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hw_M_1_address0,
        ce0 => hw_M_1_ce0,
        we0 => hw_M_1_we0,
        d0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_1_d0,
        q0 => hw_M_1_q0);

    hw_C_0_U : component Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 300,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hw_C_0_address0,
        ce0 => hw_C_0_ce0,
        we0 => hw_C_0_we0,
        d0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_0_d0,
        q0 => hw_C_0_q0);

    hw_C_1_U : component Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 300,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hw_C_1_address0,
        ce0 => hw_C_1_ce0,
        we0 => hw_C_1_we0,
        d0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_1_d0,
        q0 => hw_C_1_q0);

    grp_convert_endian_128_hw_fu_235 : component Rocca_S_hw_v2_convert_endian_128_hw
    port map (
        ap_ready => grp_convert_endian_128_hw_fu_235_ap_ready,
        val_r => grp_convert_endian_128_hw_fu_235_val_r,
        ap_return => grp_convert_endian_128_hw_fu_235_ap_return);

    grp_convert_endian_128_hw_fu_240 : component Rocca_S_hw_v2_convert_endian_128_hw
    port map (
        ap_ready => grp_convert_endian_128_hw_fu_240_ap_ready,
        val_r => grp_convert_endian_128_hw_fu_240_val_r,
        ap_return => grp_convert_endian_128_hw_fu_240_ap_return);

    val_5_convert_endian_128_hw_fu_245 : component Rocca_S_hw_v2_convert_endian_128_hw
    port map (
        ap_ready => val_5_convert_endian_128_hw_fu_245_ap_ready,
        val_r => val_4_reg_861,
        ap_return => val_5_convert_endian_128_hw_fu_245_ap_return);

    val_7_convert_endian_128_hw_fu_250 : component Rocca_S_hw_v2_convert_endian_128_hw
    port map (
        ap_ready => val_7_convert_endian_128_hw_fu_250_ap_ready,
        val_r => val_6_reg_866,
        ap_return => val_7_convert_endian_128_hw_fu_250_ap_return);

    val_9_convert_endian_128_hw_fu_255 : component Rocca_S_hw_v2_convert_endian_128_hw
    port map (
        ap_ready => val_9_convert_endian_128_hw_fu_255_ap_ready,
        val_r => val_9_convert_endian_128_hw_fu_255_val_r,
        ap_return => val_9_convert_endian_128_hw_fu_255_ap_return);

    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260 : component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_ad_reading
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_start,
        ap_done => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_done,
        ap_idle => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_idle,
        ap_ready => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_ready,
        input_r_TVALID => input_r_TVALID_int_regslice,
        tmp_data_V_4 => tmp_data_V_2_reg_911,
        trunc_ln1 => trunc_ln1_reg_921,
        input_r_TDATA => input_r_TDATA_int_regslice,
        input_r_TREADY => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_input_r_TREADY,
        input_r_TKEEP => input_r_TKEEP_int_regslice,
        input_r_TSTRB => input_r_TSTRB_int_regslice,
        input_r_TLAST => input_r_TLAST_int_regslice,
        temp_V_13_out => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_temp_V_13_out,
        temp_V_13_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_temp_V_13_out_ap_vld,
        hw_AD_address0 => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_hw_AD_address0,
        hw_AD_ce0 => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_hw_AD_ce0,
        hw_AD_we0 => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_hw_AD_we0,
        hw_AD_d0 => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_hw_AD_d0,
        grp_convert_endian_128_hw_fu_235_p_din1 => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_grp_convert_endian_128_hw_fu_235_p_din1,
        grp_convert_endian_128_hw_fu_235_p_dout0 => grp_convert_endian_128_hw_fu_235_ap_return,
        grp_convert_endian_128_hw_fu_235_p_ready => grp_convert_endian_128_hw_fu_235_ap_ready);

    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277 : component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_start,
        ap_done => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_done,
        ap_idle => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_idle,
        ap_ready => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_ready,
        xor_ln251 => xor_ln251_reg_927,
        xor_i_i_phi_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_xor_i_i_phi_out,
        xor_i_i_phi_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_xor_i_i_phi_out_ap_vld,
        call_i_i_phi_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call_i_i_phi_out,
        call_i_i_phi_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call_i_i_phi_out_ap_vld,
        call2_i_i_phi_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call2_i_i_phi_out,
        call2_i_i_phi_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call2_i_i_phi_out_ap_vld,
        call4_i_i_phi_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call4_i_i_phi_out,
        call4_i_i_phi_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call4_i_i_phi_out_ap_vld,
        call6_i_i_phi_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call6_i_i_phi_out,
        call6_i_i_phi_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call6_i_i_phi_out_ap_vld,
        call8_i_i_phi_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call8_i_i_phi_out,
        call8_i_i_phi_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call8_i_i_phi_out_ap_vld,
        call10_i_i_phi_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call10_i_i_phi_out,
        call10_i_i_phi_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call10_i_i_phi_out_ap_vld,
        hw_S_5 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_5,
        hw_S_5_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_5_ap_vld,
        hw_S_6 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_6,
        hw_S_6_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_6_ap_vld,
        hw_S_1_i => hw_S_1,
        hw_S_1_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_1_o,
        hw_S_1_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_1_o_ap_vld,
        hw_S_0_i => hw_S_0,
        hw_S_0_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_0_o,
        hw_S_0_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_0_o_ap_vld,
        hw_S_2_i => hw_S_2,
        hw_S_2_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_2_o,
        hw_S_2_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_2_o_ap_vld,
        hw_S_3_i => hw_S_3,
        hw_S_3_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_3_o,
        hw_S_3_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_3_o_ap_vld,
        hw_S_4_i => hw_S_4,
        hw_S_4_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_4_o,
        hw_S_4_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_4_o_ap_vld,
        Snew_1_hw_AES_fu_961_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_1_hw_AES_fu_961_p_din1,
        Snew_1_hw_AES_fu_961_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_1_hw_AES_fu_961_p_din2,
        Snew_1_hw_AES_fu_961_p_dout0 => Snew_1_hw_AES_fu_961_ap_return,
        Snew_1_hw_AES_fu_961_p_ready => Snew_1_hw_AES_fu_961_ap_ready,
        Snew_2_hw_AES_fu_966_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_2_hw_AES_fu_966_p_din1,
        Snew_2_hw_AES_fu_966_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_2_hw_AES_fu_966_p_din2,
        Snew_2_hw_AES_fu_966_p_dout0 => Snew_2_hw_AES_fu_966_ap_return,
        Snew_2_hw_AES_fu_966_p_ready => Snew_2_hw_AES_fu_966_ap_ready,
        Snew_3_hw_AES_fu_971_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_3_hw_AES_fu_971_p_din1,
        Snew_3_hw_AES_fu_971_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_3_hw_AES_fu_971_p_din2,
        Snew_3_hw_AES_fu_971_p_dout0 => Snew_3_hw_AES_fu_971_ap_return,
        Snew_3_hw_AES_fu_971_p_ready => Snew_3_hw_AES_fu_971_ap_ready,
        Snew_4_hw_AES_fu_976_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_4_hw_AES_fu_976_p_din1,
        Snew_4_hw_AES_fu_976_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_4_hw_AES_fu_976_p_din2,
        Snew_4_hw_AES_fu_976_p_dout0 => Snew_4_hw_AES_fu_976_ap_return,
        Snew_4_hw_AES_fu_976_p_ready => Snew_4_hw_AES_fu_976_ap_ready,
        Snew_5_hw_AES_fu_981_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_5_hw_AES_fu_981_p_din1,
        Snew_5_hw_AES_fu_981_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_5_hw_AES_fu_981_p_din2,
        Snew_5_hw_AES_fu_981_p_dout0 => Snew_5_hw_AES_fu_981_ap_return,
        Snew_5_hw_AES_fu_981_p_ready => Snew_5_hw_AES_fu_981_ap_ready,
        Snew_6_hw_AES_fu_986_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_6_hw_AES_fu_986_p_din1,
        Snew_6_hw_AES_fu_986_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_6_hw_AES_fu_986_p_din2,
        Snew_6_hw_AES_fu_986_p_dout0 => Snew_6_hw_AES_fu_986_ap_return,
        Snew_6_hw_AES_fu_986_p_ready => Snew_6_hw_AES_fu_986_ap_ready);

    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303 : component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_message_reading
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_start,
        ap_done => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_done,
        ap_idle => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_idle,
        ap_ready => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_ready,
        input_r_TVALID => input_r_TVALID_int_regslice,
        temp_V_13_reload => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_temp_V_13_out,
        trunc_ln2 => trunc_ln2_reg_935,
        input_r_TDATA => input_r_TDATA_int_regslice,
        input_r_TREADY => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_input_r_TREADY,
        input_r_TKEEP => input_r_TKEEP_int_regslice,
        input_r_TSTRB => input_r_TSTRB_int_regslice,
        input_r_TLAST => input_r_TLAST_int_regslice,
        temp_V_14_out => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_temp_V_14_out,
        temp_V_14_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_temp_V_14_out_ap_vld,
        hw_M_0_address0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_0_address0,
        hw_M_0_ce0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_0_ce0,
        hw_M_0_we0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_0_we0,
        hw_M_0_d0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_0_d0,
        hw_M_1_address0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_1_address0,
        hw_M_1_ce0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_1_ce0,
        hw_M_1_we0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_1_we0,
        hw_M_1_d0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_1_d0,
        grp_convert_endian_128_hw_fu_235_p_din1 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_grp_convert_endian_128_hw_fu_235_p_din1,
        grp_convert_endian_128_hw_fu_235_p_dout0 => grp_convert_endian_128_hw_fu_235_ap_return,
        grp_convert_endian_128_hw_fu_235_p_ready => grp_convert_endian_128_hw_fu_235_ap_ready);

    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322 : component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_start,
        ap_done => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_done,
        ap_idle => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_idle,
        ap_ready => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_ready,
        trunc_ln1 => trunc_ln1_reg_921,
        hw_AD_address0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_AD_address0,
        hw_AD_ce0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_AD_ce0,
        hw_AD_q0 => hw_AD_q0,
        hw_AD_address1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_AD_address1,
        hw_AD_ce1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_AD_ce1,
        hw_AD_q1 => hw_AD_q1,
        hw_S_6_i => hw_S_6,
        hw_S_6_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_6_o,
        hw_S_6_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_6_o_ap_vld,
        hw_S_1_i => hw_S_1,
        hw_S_1_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_1_o,
        hw_S_1_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_1_o_ap_vld,
        hw_S_0_i => hw_S_0,
        hw_S_0_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_0_o,
        hw_S_0_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_0_o_ap_vld,
        hw_S_2_i => hw_S_2,
        hw_S_2_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_2_o,
        hw_S_2_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_2_o_ap_vld,
        hw_S_3_i => hw_S_3,
        hw_S_3_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_3_o,
        hw_S_3_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_3_o_ap_vld,
        hw_S_4_i => hw_S_4,
        hw_S_4_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_4_o,
        hw_S_4_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_4_o_ap_vld,
        hw_S_5_i => hw_S_5,
        hw_S_5_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_5_o,
        hw_S_5_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_5_o_ap_vld,
        Snew_1_hw_AES_fu_961_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_1_hw_AES_fu_961_p_din1,
        Snew_1_hw_AES_fu_961_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_1_hw_AES_fu_961_p_din2,
        Snew_1_hw_AES_fu_961_p_dout0 => Snew_1_hw_AES_fu_961_ap_return,
        Snew_1_hw_AES_fu_961_p_ready => Snew_1_hw_AES_fu_961_ap_ready,
        Snew_2_hw_AES_fu_966_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_2_hw_AES_fu_966_p_din1,
        Snew_2_hw_AES_fu_966_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_2_hw_AES_fu_966_p_din2,
        Snew_2_hw_AES_fu_966_p_dout0 => Snew_2_hw_AES_fu_966_ap_return,
        Snew_2_hw_AES_fu_966_p_ready => Snew_2_hw_AES_fu_966_ap_ready,
        Snew_3_hw_AES_fu_971_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_3_hw_AES_fu_971_p_din1,
        Snew_3_hw_AES_fu_971_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_3_hw_AES_fu_971_p_din2,
        Snew_3_hw_AES_fu_971_p_dout0 => Snew_3_hw_AES_fu_971_ap_return,
        Snew_3_hw_AES_fu_971_p_ready => Snew_3_hw_AES_fu_971_ap_ready,
        Snew_4_hw_AES_fu_976_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_4_hw_AES_fu_976_p_din1,
        Snew_4_hw_AES_fu_976_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_4_hw_AES_fu_976_p_din2,
        Snew_4_hw_AES_fu_976_p_dout0 => Snew_4_hw_AES_fu_976_ap_return,
        Snew_4_hw_AES_fu_976_p_ready => Snew_4_hw_AES_fu_976_ap_ready,
        Snew_5_hw_AES_fu_981_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_5_hw_AES_fu_981_p_din1,
        Snew_5_hw_AES_fu_981_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_5_hw_AES_fu_981_p_din2,
        Snew_5_hw_AES_fu_981_p_dout0 => Snew_5_hw_AES_fu_981_ap_return,
        Snew_5_hw_AES_fu_981_p_ready => Snew_5_hw_AES_fu_981_ap_ready,
        Snew_6_hw_AES_fu_986_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_6_hw_AES_fu_986_p_din1,
        Snew_6_hw_AES_fu_986_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_6_hw_AES_fu_986_p_din2,
        Snew_6_hw_AES_fu_986_p_dout0 => Snew_6_hw_AES_fu_986_ap_return,
        Snew_6_hw_AES_fu_986_p_ready => Snew_6_hw_AES_fu_986_ap_ready);

    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343 : component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_start,
        ap_done => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_done,
        ap_idle => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_idle,
        ap_ready => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_ready,
        trunc_ln2 => trunc_ln2_reg_935,
        hw_S_3_i => hw_S_3,
        hw_S_3_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_3_o,
        hw_S_3_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_3_o_ap_vld,
        hw_S_5_i => hw_S_5,
        hw_S_5_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_5_o,
        hw_S_5_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_5_o_ap_vld,
        hw_S_0_i => hw_S_0,
        hw_S_0_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_0_o,
        hw_S_0_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_0_o_ap_vld,
        hw_M_0_address0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_M_0_address0,
        hw_M_0_ce0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_M_0_ce0,
        hw_M_0_q0 => hw_M_0_q0,
        hw_C_0_address0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_0_address0,
        hw_C_0_ce0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_0_ce0,
        hw_C_0_we0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_0_we0,
        hw_C_0_d0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_0_d0,
        hw_S_4_i => hw_S_4,
        hw_S_4_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_4_o,
        hw_S_4_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_4_o_ap_vld,
        hw_S_6_i => hw_S_6,
        hw_S_6_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_6_o,
        hw_S_6_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_6_o_ap_vld,
        hw_S_2_i => hw_S_2,
        hw_S_2_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_2_o,
        hw_S_2_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_2_o_ap_vld,
        hw_M_1_address0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_M_1_address0,
        hw_M_1_ce0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_M_1_ce0,
        hw_M_1_q0 => hw_M_1_q0,
        hw_C_1_address0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_1_address0,
        hw_C_1_ce0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_1_ce0,
        hw_C_1_we0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_1_we0,
        hw_C_1_d0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_1_d0,
        hw_S_1_i => hw_S_1,
        hw_S_1_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_1_o,
        hw_S_1_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_1_o_ap_vld,
        Snew_1_hw_AES_fu_961_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_1_hw_AES_fu_961_p_din1,
        Snew_1_hw_AES_fu_961_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_1_hw_AES_fu_961_p_din2,
        Snew_1_hw_AES_fu_961_p_dout0 => Snew_1_hw_AES_fu_961_ap_return,
        Snew_1_hw_AES_fu_961_p_ready => Snew_1_hw_AES_fu_961_ap_ready,
        Snew_2_hw_AES_fu_966_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_2_hw_AES_fu_966_p_din1,
        Snew_2_hw_AES_fu_966_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_2_hw_AES_fu_966_p_din2,
        Snew_2_hw_AES_fu_966_p_dout0 => Snew_2_hw_AES_fu_966_ap_return,
        Snew_2_hw_AES_fu_966_p_ready => Snew_2_hw_AES_fu_966_ap_ready,
        Snew_3_hw_AES_fu_971_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_3_hw_AES_fu_971_p_din1,
        Snew_3_hw_AES_fu_971_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_3_hw_AES_fu_971_p_din2,
        Snew_3_hw_AES_fu_971_p_dout0 => Snew_3_hw_AES_fu_971_ap_return,
        Snew_3_hw_AES_fu_971_p_ready => Snew_3_hw_AES_fu_971_ap_ready,
        Snew_4_hw_AES_fu_976_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_4_hw_AES_fu_976_p_din1,
        Snew_4_hw_AES_fu_976_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_4_hw_AES_fu_976_p_din2,
        Snew_4_hw_AES_fu_976_p_dout0 => Snew_4_hw_AES_fu_976_ap_return,
        Snew_4_hw_AES_fu_976_p_ready => Snew_4_hw_AES_fu_976_ap_ready,
        Snew_5_hw_AES_fu_981_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_5_hw_AES_fu_981_p_din1,
        Snew_5_hw_AES_fu_981_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_5_hw_AES_fu_981_p_din2,
        Snew_5_hw_AES_fu_981_p_dout0 => Snew_5_hw_AES_fu_981_ap_return,
        Snew_5_hw_AES_fu_981_p_ready => Snew_5_hw_AES_fu_981_ap_ready,
        Snew_6_hw_AES_fu_986_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_6_hw_AES_fu_986_p_din1,
        Snew_6_hw_AES_fu_986_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_6_hw_AES_fu_986_p_din2,
        Snew_6_hw_AES_fu_986_p_dout0 => Snew_6_hw_AES_fu_986_ap_return,
        Snew_6_hw_AES_fu_986_p_ready => Snew_6_hw_AES_fu_986_ap_ready);

    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370 : component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_start,
        ap_done => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_done,
        ap_idle => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_idle,
        ap_ready => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_ready,
        val_1 => val_1_reg_871,
        trunc_ln => trunc_ln307_reg_877,
        val_3 => val_3_reg_883,
        trunc_ln307_1 => trunc_ln307_1_reg_889,
        xor_i_i714_phi_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_xor_i_i714_phi_out,
        xor_i_i714_phi_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_xor_i_i714_phi_out_ap_vld,
        call_i_i715_phi_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call_i_i715_phi_out,
        call_i_i715_phi_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call_i_i715_phi_out_ap_vld,
        call2_i_i716_phi_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call2_i_i716_phi_out,
        call2_i_i716_phi_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call2_i_i716_phi_out_ap_vld,
        call4_i_i717_phi_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call4_i_i717_phi_out,
        call4_i_i717_phi_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call4_i_i717_phi_out_ap_vld,
        call6_i_i718_phi_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call6_i_i718_phi_out,
        call6_i_i718_phi_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call6_i_i718_phi_out_ap_vld,
        call8_i_i719_phi_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call8_i_i719_phi_out,
        call8_i_i719_phi_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call8_i_i719_phi_out_ap_vld,
        call10_i_i720_phi_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call10_i_i720_phi_out,
        call10_i_i720_phi_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call10_i_i720_phi_out_ap_vld,
        hw_S_6_i => hw_S_6,
        hw_S_6_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_6_o,
        hw_S_6_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_6_o_ap_vld,
        hw_S_1_i => hw_S_1,
        hw_S_1_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_1_o,
        hw_S_1_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_1_o_ap_vld,
        hw_S_0_i => hw_S_0,
        hw_S_0_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_0_o,
        hw_S_0_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_0_o_ap_vld,
        hw_S_2_i => hw_S_2,
        hw_S_2_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_2_o,
        hw_S_2_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_2_o_ap_vld,
        hw_S_3_i => hw_S_3,
        hw_S_3_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_3_o,
        hw_S_3_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_3_o_ap_vld,
        hw_S_4_i => hw_S_4,
        hw_S_4_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_4_o,
        hw_S_4_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_4_o_ap_vld,
        hw_S_5_i => hw_S_5,
        hw_S_5_o => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_5_o,
        hw_S_5_o_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_5_o_ap_vld,
        Snew_1_hw_AES_fu_961_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_1_hw_AES_fu_961_p_din1,
        Snew_1_hw_AES_fu_961_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_1_hw_AES_fu_961_p_din2,
        Snew_1_hw_AES_fu_961_p_dout0 => Snew_1_hw_AES_fu_961_ap_return,
        Snew_1_hw_AES_fu_961_p_ready => Snew_1_hw_AES_fu_961_ap_ready,
        Snew_2_hw_AES_fu_966_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_2_hw_AES_fu_966_p_din1,
        Snew_2_hw_AES_fu_966_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_2_hw_AES_fu_966_p_din2,
        Snew_2_hw_AES_fu_966_p_dout0 => Snew_2_hw_AES_fu_966_ap_return,
        Snew_2_hw_AES_fu_966_p_ready => Snew_2_hw_AES_fu_966_ap_ready,
        Snew_3_hw_AES_fu_971_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_3_hw_AES_fu_971_p_din1,
        Snew_3_hw_AES_fu_971_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_3_hw_AES_fu_971_p_din2,
        Snew_3_hw_AES_fu_971_p_dout0 => Snew_3_hw_AES_fu_971_ap_return,
        Snew_3_hw_AES_fu_971_p_ready => Snew_3_hw_AES_fu_971_ap_ready,
        Snew_4_hw_AES_fu_976_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_4_hw_AES_fu_976_p_din1,
        Snew_4_hw_AES_fu_976_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_4_hw_AES_fu_976_p_din2,
        Snew_4_hw_AES_fu_976_p_dout0 => Snew_4_hw_AES_fu_976_ap_return,
        Snew_4_hw_AES_fu_976_p_ready => Snew_4_hw_AES_fu_976_ap_ready,
        Snew_5_hw_AES_fu_981_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_5_hw_AES_fu_981_p_din1,
        Snew_5_hw_AES_fu_981_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_5_hw_AES_fu_981_p_din2,
        Snew_5_hw_AES_fu_981_p_dout0 => Snew_5_hw_AES_fu_981_ap_return,
        Snew_5_hw_AES_fu_981_p_ready => Snew_5_hw_AES_fu_981_ap_ready,
        Snew_6_hw_AES_fu_986_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_6_hw_AES_fu_986_p_din1,
        Snew_6_hw_AES_fu_986_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_6_hw_AES_fu_986_p_din2,
        Snew_6_hw_AES_fu_986_p_dout0 => Snew_6_hw_AES_fu_986_ap_return,
        Snew_6_hw_AES_fu_986_p_ready => Snew_6_hw_AES_fu_986_ap_ready);

    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399 : component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_cipher_writing
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_start,
        ap_done => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_done,
        ap_idle => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_idle,
        ap_ready => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_ready,
        output_r_TREADY => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TREADY,
        p_Result_s => p_Result_s_reg_943,
        trunc_ln2 => trunc_ln2_reg_935,
        output_r_TDATA => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TDATA,
        output_r_TVALID => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TVALID,
        output_r_TKEEP => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TKEEP,
        output_r_TSTRB => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TSTRB,
        output_r_TLAST => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TLAST,
        temp_V_15_out => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_temp_V_15_out,
        temp_V_15_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_temp_V_15_out_ap_vld,
        hw_C_0_address0 => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_hw_C_0_address0,
        hw_C_0_ce0 => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_hw_C_0_ce0,
        hw_C_0_q0 => hw_C_0_q0,
        hw_C_1_address0 => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_hw_C_1_address0,
        hw_C_1_ce0 => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_hw_C_1_ce0,
        hw_C_1_q0 => hw_C_1_q0,
        grp_convert_endian_128_hw_fu_235_p_din1 => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_grp_convert_endian_128_hw_fu_235_p_din1,
        grp_convert_endian_128_hw_fu_235_p_dout0 => grp_convert_endian_128_hw_fu_235_ap_return,
        grp_convert_endian_128_hw_fu_235_p_ready => grp_convert_endian_128_hw_fu_235_ap_ready);

    Snew_1_hw_AES_fu_961 : component Rocca_S_hw_v2_hw_AES
    port map (
        ap_ready => Snew_1_hw_AES_fu_961_ap_ready,
        state => Snew_1_hw_AES_fu_961_state,
        key => Snew_1_hw_AES_fu_961_key,
        ap_return => Snew_1_hw_AES_fu_961_ap_return);

    Snew_2_hw_AES_fu_966 : component Rocca_S_hw_v2_hw_AES
    port map (
        ap_ready => Snew_2_hw_AES_fu_966_ap_ready,
        state => Snew_2_hw_AES_fu_966_state,
        key => Snew_2_hw_AES_fu_966_key,
        ap_return => Snew_2_hw_AES_fu_966_ap_return);

    Snew_3_hw_AES_fu_971 : component Rocca_S_hw_v2_hw_AES
    port map (
        ap_ready => Snew_3_hw_AES_fu_971_ap_ready,
        state => Snew_3_hw_AES_fu_971_state,
        key => Snew_3_hw_AES_fu_971_key,
        ap_return => Snew_3_hw_AES_fu_971_ap_return);

    Snew_4_hw_AES_fu_976 : component Rocca_S_hw_v2_hw_AES
    port map (
        ap_ready => Snew_4_hw_AES_fu_976_ap_ready,
        state => Snew_4_hw_AES_fu_976_state,
        key => Snew_4_hw_AES_fu_976_key,
        ap_return => Snew_4_hw_AES_fu_976_ap_return);

    Snew_5_hw_AES_fu_981 : component Rocca_S_hw_v2_hw_AES
    port map (
        ap_ready => Snew_5_hw_AES_fu_981_ap_ready,
        state => Snew_5_hw_AES_fu_981_state,
        key => Snew_5_hw_AES_fu_981_key,
        ap_return => Snew_5_hw_AES_fu_981_ap_return);

    Snew_6_hw_AES_fu_986 : component Rocca_S_hw_v2_hw_AES
    port map (
        ap_ready => Snew_6_hw_AES_fu_986_ap_ready,
        state => Snew_6_hw_AES_fu_986_state,
        key => Snew_6_hw_AES_fu_986_key,
        ap_return => Snew_6_hw_AES_fu_986_ap_return);

    regslice_both_input_r_V_data_V_U : component Rocca_S_hw_v2_regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_r_TDATA,
        vld_in => input_r_TVALID,
        ack_in => regslice_both_input_r_V_data_V_U_ack_in,
        data_out => input_r_TDATA_int_regslice,
        vld_out => input_r_TVALID_int_regslice,
        ack_out => input_r_TREADY_int_regslice,
        apdone_blk => regslice_both_input_r_V_data_V_U_apdone_blk);

    regslice_both_input_r_V_keep_V_U : component Rocca_S_hw_v2_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_r_TKEEP,
        vld_in => input_r_TVALID,
        ack_in => regslice_both_input_r_V_keep_V_U_ack_in,
        data_out => input_r_TKEEP_int_regslice,
        vld_out => regslice_both_input_r_V_keep_V_U_vld_out,
        ack_out => input_r_TREADY_int_regslice,
        apdone_blk => regslice_both_input_r_V_keep_V_U_apdone_blk);

    regslice_both_input_r_V_strb_V_U : component Rocca_S_hw_v2_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_r_TSTRB,
        vld_in => input_r_TVALID,
        ack_in => regslice_both_input_r_V_strb_V_U_ack_in,
        data_out => input_r_TSTRB_int_regslice,
        vld_out => regslice_both_input_r_V_strb_V_U_vld_out,
        ack_out => input_r_TREADY_int_regslice,
        apdone_blk => regslice_both_input_r_V_strb_V_U_apdone_blk);

    regslice_both_input_r_V_last_V_U : component Rocca_S_hw_v2_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_r_TLAST,
        vld_in => input_r_TVALID,
        ack_in => regslice_both_input_r_V_last_V_U_ack_in,
        data_out => input_r_TLAST_int_regslice,
        vld_out => regslice_both_input_r_V_last_V_U_vld_out,
        ack_out => input_r_TREADY_int_regslice,
        apdone_blk => regslice_both_input_r_V_last_V_U_apdone_blk);

    regslice_both_output_r_V_data_V_U : component Rocca_S_hw_v2_regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_r_TDATA_int_regslice,
        vld_in => output_r_TVALID_int_regslice,
        ack_in => output_r_TREADY_int_regslice,
        data_out => output_r_TDATA,
        vld_out => regslice_both_output_r_V_data_V_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_r_V_data_V_U_apdone_blk);

    regslice_both_output_r_V_keep_V_U : component Rocca_S_hw_v2_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_r_TKEEP_int_regslice,
        vld_in => output_r_TVALID_int_regslice,
        ack_in => regslice_both_output_r_V_keep_V_U_ack_in_dummy,
        data_out => output_r_TKEEP,
        vld_out => regslice_both_output_r_V_keep_V_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_r_V_keep_V_U_apdone_blk);

    regslice_both_output_r_V_strb_V_U : component Rocca_S_hw_v2_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_r_TSTRB_int_regslice,
        vld_in => output_r_TVALID_int_regslice,
        ack_in => regslice_both_output_r_V_strb_V_U_ack_in_dummy,
        data_out => output_r_TSTRB,
        vld_out => regslice_both_output_r_V_strb_V_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_r_V_strb_V_U_apdone_blk);

    regslice_both_output_r_V_last_V_U : component Rocca_S_hw_v2_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_r_TLAST_int_regslice,
        vld_in => output_r_TVALID_int_regslice,
        ack_in => regslice_both_output_r_V_last_V_U_ack_in_dummy,
        data_out => output_r_TLAST,
        vld_out => regslice_both_output_r_V_last_V_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_r_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_ready = ap_const_logic_1)) then 
                    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state8) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_ready = ap_const_logic_1)) then 
                    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state10) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_ready = ap_const_logic_1)) then 
                    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_ready = ap_const_logic_1)) then 
                    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_ready = ap_const_logic_1)) then 
                    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state16) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_ready = ap_const_logic_1)) then 
                    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_ready = ap_const_logic_1)) then 
                    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    hw_S_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (input_r_TVALID_int_regslice = ap_const_logic_1))) then 
                hw_S_0 <= val_7_convert_endian_128_hw_fu_250_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                hw_S_0 <= xor_ln261_fu_550_p2;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                hw_S_0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_0_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                hw_S_0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_0_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                hw_S_0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_0_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                hw_S_0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_0_o;
            end if; 
        end if;
    end process;

    hw_S_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (input_r_TVALID_int_regslice = ap_const_logic_1))) then 
                hw_S_1 <= val_9_convert_endian_128_hw_fu_255_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                hw_S_1 <= xor_ln262_fu_561_p2;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                hw_S_1 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_1_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                hw_S_1 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_1_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                hw_S_1 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_1_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                hw_S_1 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_1_o;
            end if; 
        end if;
    end process;

    hw_S_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (input_r_TVALID_int_regslice = ap_const_logic_1))) then 
                hw_S_2 <= ap_const_lv128_lc_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                hw_S_2 <= xor_ln263_fu_572_p2;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                hw_S_2 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_2_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                hw_S_2 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_2_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                hw_S_2 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_2_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                hw_S_2 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_2_o;
            end if; 
        end if;
    end process;

    hw_S_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (input_r_TVALID_int_regslice = ap_const_logic_1))) then 
                hw_S_3 <= val_5_convert_endian_128_hw_fu_245_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                hw_S_3 <= xor_ln264_fu_583_p2;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                hw_S_3 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_3_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                hw_S_3 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_3_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                hw_S_3 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_3_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                hw_S_3 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_3_o;
            end if; 
        end if;
    end process;

    hw_S_4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (input_r_TVALID_int_regslice = ap_const_logic_1))) then 
                hw_S_4 <= ap_const_lv128_lc_2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                hw_S_4 <= xor_ln265_fu_594_p2;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                hw_S_4 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_4_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                hw_S_4 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_4_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                hw_S_4 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_4_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                hw_S_4 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_4_o;
            end if; 
        end if;
    end process;

    hw_S_5_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                hw_S_5 <= xor_ln266_fu_605_p2;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                hw_S_5 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_5_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                hw_S_5 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_5_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                hw_S_5 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_5_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_5_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                hw_S_5 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_5;
            end if; 
        end if;
    end process;

    hw_S_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                hw_S_6 <= xor_ln267_fu_616_p2;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                hw_S_6 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_hw_S_6_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                hw_S_6 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_S_6_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                hw_S_6 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_S_6_o;
            elsif (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_6_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                hw_S_6 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_hw_S_6;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                icmp_ln436_reg_949 <= icmp_ln436_fu_733_p2;
                p_Result_s_reg_943 <= p_Result_s_fu_720_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                tmp_data_V_2_reg_911 <= input_r_TDATA_int_regslice;
                trunc_ln307_1_reg_889 <= trunc_ln307_1_fu_472_p1;
                trunc_ln307_reg_877 <= trunc_ln307_fu_468_p1;
                val_1_reg_871 <= grp_convert_endian_128_hw_fu_235_ap_return;
                val_3_reg_883 <= grp_convert_endian_128_hw_fu_240_ap_return;
                val_5_reg_895 <= val_5_convert_endian_128_hw_fu_245_ap_return;
                val_7_reg_903 <= val_7_convert_endian_128_hw_fu_250_ap_return;
                val_9_reg_916 <= val_9_convert_endian_128_hw_fu_255_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                trunc_ln1_reg_921 <= add_ln365_fu_508_p2(127 downto 7);
                xor_ln251_reg_927 <= xor_ln251_fu_524_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                trunc_ln2_reg_935 <= add_ln388_fu_640_p2(127 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                val_2_reg_856 <= input_r_TDATA_int_regslice(255 downto 128);
                val_4_reg_861 <= input_r_TDATA_int_regslice(383 downto 256);
                val_6_reg_866 <= input_r_TDATA_int_regslice(511 downto 384);
                val_reg_851 <= val_fu_422_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state18, icmp_ln436_reg_949, ap_CS_fsm_state19, grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_done, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_done, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_done, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_done, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_block_state18_io, ap_block_state4_on_subcall_done, regslice_both_output_r_V_data_V_U_apdone_blk, ap_block_state19_io, input_r_TVALID_int_regslice, output_r_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (input_r_TVALID_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (input_r_TVALID_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                if ((not(((ap_const_boolean_1 = ap_block_state18_io) or ((icmp_ln436_reg_949 = ap_const_lv1_1) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if ((not(((ap_const_boolean_1 = ap_block_state19_io) or (regslice_both_output_r_V_data_V_U_apdone_blk = ap_const_logic_1) or ((icmp_ln436_reg_949 = ap_const_lv1_1) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    Snew_1_hw_AES_fu_961_key_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_1_hw_AES_fu_961_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_1_hw_AES_fu_961_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_1_hw_AES_fu_961_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_1_hw_AES_fu_961_p_din2, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Snew_1_hw_AES_fu_961_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_1_hw_AES_fu_961_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Snew_1_hw_AES_fu_961_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_1_hw_AES_fu_961_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Snew_1_hw_AES_fu_961_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_1_hw_AES_fu_961_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Snew_1_hw_AES_fu_961_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_1_hw_AES_fu_961_p_din2;
        else 
            Snew_1_hw_AES_fu_961_key <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Snew_1_hw_AES_fu_961_state_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_1_hw_AES_fu_961_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_1_hw_AES_fu_961_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_1_hw_AES_fu_961_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_1_hw_AES_fu_961_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Snew_1_hw_AES_fu_961_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_1_hw_AES_fu_961_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Snew_1_hw_AES_fu_961_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_1_hw_AES_fu_961_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Snew_1_hw_AES_fu_961_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_1_hw_AES_fu_961_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Snew_1_hw_AES_fu_961_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_1_hw_AES_fu_961_p_din1;
        else 
            Snew_1_hw_AES_fu_961_state <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Snew_2_hw_AES_fu_966_key_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_2_hw_AES_fu_966_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_2_hw_AES_fu_966_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_2_hw_AES_fu_966_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_2_hw_AES_fu_966_p_din2, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Snew_2_hw_AES_fu_966_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_2_hw_AES_fu_966_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Snew_2_hw_AES_fu_966_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_2_hw_AES_fu_966_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Snew_2_hw_AES_fu_966_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_2_hw_AES_fu_966_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Snew_2_hw_AES_fu_966_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_2_hw_AES_fu_966_p_din2;
        else 
            Snew_2_hw_AES_fu_966_key <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Snew_2_hw_AES_fu_966_state_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_2_hw_AES_fu_966_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_2_hw_AES_fu_966_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_2_hw_AES_fu_966_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_2_hw_AES_fu_966_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Snew_2_hw_AES_fu_966_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_2_hw_AES_fu_966_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Snew_2_hw_AES_fu_966_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_2_hw_AES_fu_966_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Snew_2_hw_AES_fu_966_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_2_hw_AES_fu_966_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Snew_2_hw_AES_fu_966_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_2_hw_AES_fu_966_p_din1;
        else 
            Snew_2_hw_AES_fu_966_state <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Snew_3_hw_AES_fu_971_key_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_3_hw_AES_fu_971_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_3_hw_AES_fu_971_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_3_hw_AES_fu_971_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_3_hw_AES_fu_971_p_din2, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Snew_3_hw_AES_fu_971_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_3_hw_AES_fu_971_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Snew_3_hw_AES_fu_971_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_3_hw_AES_fu_971_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Snew_3_hw_AES_fu_971_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_3_hw_AES_fu_971_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Snew_3_hw_AES_fu_971_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_3_hw_AES_fu_971_p_din2;
        else 
            Snew_3_hw_AES_fu_971_key <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Snew_3_hw_AES_fu_971_state_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_3_hw_AES_fu_971_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_3_hw_AES_fu_971_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_3_hw_AES_fu_971_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_3_hw_AES_fu_971_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Snew_3_hw_AES_fu_971_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_3_hw_AES_fu_971_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Snew_3_hw_AES_fu_971_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_3_hw_AES_fu_971_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Snew_3_hw_AES_fu_971_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_3_hw_AES_fu_971_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Snew_3_hw_AES_fu_971_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_3_hw_AES_fu_971_p_din1;
        else 
            Snew_3_hw_AES_fu_971_state <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Snew_4_hw_AES_fu_976_key_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_4_hw_AES_fu_976_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_4_hw_AES_fu_976_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_4_hw_AES_fu_976_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_4_hw_AES_fu_976_p_din2, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Snew_4_hw_AES_fu_976_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_4_hw_AES_fu_976_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Snew_4_hw_AES_fu_976_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_4_hw_AES_fu_976_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Snew_4_hw_AES_fu_976_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_4_hw_AES_fu_976_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Snew_4_hw_AES_fu_976_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_4_hw_AES_fu_976_p_din2;
        else 
            Snew_4_hw_AES_fu_976_key <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Snew_4_hw_AES_fu_976_state_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_4_hw_AES_fu_976_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_4_hw_AES_fu_976_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_4_hw_AES_fu_976_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_4_hw_AES_fu_976_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Snew_4_hw_AES_fu_976_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_4_hw_AES_fu_976_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Snew_4_hw_AES_fu_976_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_4_hw_AES_fu_976_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Snew_4_hw_AES_fu_976_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_4_hw_AES_fu_976_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Snew_4_hw_AES_fu_976_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_4_hw_AES_fu_976_p_din1;
        else 
            Snew_4_hw_AES_fu_976_state <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Snew_5_hw_AES_fu_981_key_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_5_hw_AES_fu_981_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_5_hw_AES_fu_981_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_5_hw_AES_fu_981_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_5_hw_AES_fu_981_p_din2, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Snew_5_hw_AES_fu_981_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_5_hw_AES_fu_981_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Snew_5_hw_AES_fu_981_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_5_hw_AES_fu_981_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Snew_5_hw_AES_fu_981_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_5_hw_AES_fu_981_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Snew_5_hw_AES_fu_981_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_5_hw_AES_fu_981_p_din2;
        else 
            Snew_5_hw_AES_fu_981_key <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Snew_5_hw_AES_fu_981_state_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_5_hw_AES_fu_981_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_5_hw_AES_fu_981_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_5_hw_AES_fu_981_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_5_hw_AES_fu_981_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Snew_5_hw_AES_fu_981_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_5_hw_AES_fu_981_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Snew_5_hw_AES_fu_981_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_5_hw_AES_fu_981_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Snew_5_hw_AES_fu_981_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_5_hw_AES_fu_981_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Snew_5_hw_AES_fu_981_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_5_hw_AES_fu_981_p_din1;
        else 
            Snew_5_hw_AES_fu_981_state <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Snew_6_hw_AES_fu_986_key_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_6_hw_AES_fu_986_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_6_hw_AES_fu_986_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_6_hw_AES_fu_986_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_6_hw_AES_fu_986_p_din2, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Snew_6_hw_AES_fu_986_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_6_hw_AES_fu_986_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Snew_6_hw_AES_fu_986_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_6_hw_AES_fu_986_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Snew_6_hw_AES_fu_986_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_6_hw_AES_fu_986_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Snew_6_hw_AES_fu_986_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_6_hw_AES_fu_986_p_din2;
        else 
            Snew_6_hw_AES_fu_986_key <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Snew_6_hw_AES_fu_986_state_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_6_hw_AES_fu_986_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_6_hw_AES_fu_986_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_6_hw_AES_fu_986_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_6_hw_AES_fu_986_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Snew_6_hw_AES_fu_986_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_Snew_6_hw_AES_fu_986_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Snew_6_hw_AES_fu_986_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_Snew_6_hw_AES_fu_986_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Snew_6_hw_AES_fu_986_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_Snew_6_hw_AES_fu_986_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Snew_6_hw_AES_fu_986_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_Snew_6_hw_AES_fu_986_p_din1;
        else 
            Snew_6_hw_AES_fu_986_state <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    add_ln365_fu_508_p2 <= std_logic_vector(unsigned(zext_ln365_fu_504_p1) + unsigned(val_1_reg_871));
    add_ln388_fu_640_p2 <= std_logic_vector(unsigned(zext_ln388_fu_636_p1) + unsigned(val_3_reg_883));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state10 <= ap_NS_fsm(9);
    ap_NS_fsm_state16 <= ap_NS_fsm(15);
    ap_NS_fsm_state8 <= ap_NS_fsm(7);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_done)
    begin
        if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_done)
    begin
        if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state15_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_done)
    begin
        if ((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state18_blk_assign_proc : process(icmp_ln436_reg_949, ap_block_state18_io, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state18_io) or ((icmp_ln436_reg_949 = ap_const_lv1_1) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state19_blk_assign_proc : process(icmp_ln436_reg_949, regslice_both_output_r_V_data_V_U_apdone_blk, ap_block_state19_io, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state19_io) or (regslice_both_output_r_V_data_V_U_apdone_blk = ap_const_logic_1) or ((icmp_ln436_reg_949 = ap_const_lv1_1) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(input_r_TVALID_int_regslice)
    begin
        if ((input_r_TVALID_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(input_r_TVALID_int_regslice)
    begin
        if ((input_r_TVALID_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_done)
    begin
        if ((grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_done)
    begin
        if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state18_assign_proc : process(icmp_ln436_reg_949, output_r_TREADY_int_regslice)
    begin
                ap_block_state18 <= ((icmp_ln436_reg_949 = ap_const_lv1_1) and (output_r_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state18_io_assign_proc : process(icmp_ln436_reg_949, output_r_TREADY_int_regslice)
    begin
                ap_block_state18_io <= ((icmp_ln436_reg_949 = ap_const_lv1_1) and (output_r_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state19_assign_proc : process(icmp_ln436_reg_949, regslice_both_output_r_V_data_V_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
                ap_block_state19 <= ((regslice_both_output_r_V_data_V_U_apdone_blk = ap_const_logic_1) or ((icmp_ln436_reg_949 = ap_const_lv1_1) and (output_r_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state19_io_assign_proc : process(icmp_ln436_reg_949, output_r_TREADY_int_regslice)
    begin
                ap_block_state19_io <= ((icmp_ln436_reg_949 = ap_const_lv1_1) and (output_r_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_done, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_done = ap_const_logic_0) or (grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_done = ap_const_logic_0));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_start <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_ap_start_reg;
    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_start <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_ap_start_reg;
    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_start <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_ap_start_reg;
    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_start <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_ap_start_reg;
    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_start <= grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_ap_start_reg;
    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_start <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_ap_start_reg;
    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TREADY <= (output_r_TREADY_int_regslice and ap_CS_fsm_state17);
    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_start <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_ap_start_reg;

    grp_convert_endian_128_hw_fu_235_val_r_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, val_reg_851, grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_grp_convert_endian_128_hw_fu_235_p_din1, grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_grp_convert_endian_128_hw_fu_235_p_din1, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_grp_convert_endian_128_hw_fu_235_p_din1, xor_ln302_2_fu_692_p2, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_convert_endian_128_hw_fu_235_val_r <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_grp_convert_endian_128_hw_fu_235_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_convert_endian_128_hw_fu_235_val_r <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_grp_convert_endian_128_hw_fu_235_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_convert_endian_128_hw_fu_235_val_r <= grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_grp_convert_endian_128_hw_fu_235_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_convert_endian_128_hw_fu_235_val_r <= xor_ln302_2_fu_692_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_convert_endian_128_hw_fu_235_val_r <= val_reg_851;
        else 
            grp_convert_endian_128_hw_fu_235_val_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_convert_endian_128_hw_fu_240_val_r_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, val_2_reg_856, xor_ln303_1_fu_705_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_convert_endian_128_hw_fu_240_val_r <= xor_ln303_1_fu_705_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_convert_endian_128_hw_fu_240_val_r <= val_2_reg_856;
        else 
            grp_convert_endian_128_hw_fu_240_val_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hw_AD_address0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_hw_AD_address0, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_AD_address0, ap_CS_fsm_state4, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hw_AD_address0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_AD_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hw_AD_address0 <= grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_hw_AD_address0;
        else 
            hw_AD_address0 <= "XXXXXX";
        end if; 
    end process;


    hw_AD_ce0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_hw_AD_ce0, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_AD_ce0, ap_CS_fsm_state4, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hw_AD_ce0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_AD_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hw_AD_ce0 <= grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_hw_AD_ce0;
        else 
            hw_AD_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_AD_ce1_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_AD_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hw_AD_ce1 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_273_1_fu_322_hw_AD_ce1;
        else 
            hw_AD_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    hw_AD_we0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_hw_AD_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hw_AD_we0 <= grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_hw_AD_we0;
        else 
            hw_AD_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_C_0_address0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_0_address0, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_hw_C_0_address0, ap_CS_fsm_state11, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            hw_C_0_address0 <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_hw_C_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hw_C_0_address0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_0_address0;
        else 
            hw_C_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    hw_C_0_ce0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_0_ce0, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_hw_C_0_ce0, ap_CS_fsm_state11, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            hw_C_0_ce0 <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_hw_C_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hw_C_0_ce0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_0_ce0;
        else 
            hw_C_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_C_0_we0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_0_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hw_C_0_we0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_0_we0;
        else 
            hw_C_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_C_1_address0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_1_address0, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_hw_C_1_address0, ap_CS_fsm_state11, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            hw_C_1_address0 <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_hw_C_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hw_C_1_address0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_1_address0;
        else 
            hw_C_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    hw_C_1_ce0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_1_ce0, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_hw_C_1_ce0, ap_CS_fsm_state11, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            hw_C_1_ce0 <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_hw_C_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hw_C_1_ce0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_1_ce0;
        else 
            hw_C_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_C_1_we0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_1_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hw_C_1_we0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_C_1_we0;
        else 
            hw_C_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_M_0_address0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_0_address0, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_M_0_address0, ap_CS_fsm_state7, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hw_M_0_address0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_M_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hw_M_0_address0 <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_0_address0;
        else 
            hw_M_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    hw_M_0_ce0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_0_ce0, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_M_0_ce0, ap_CS_fsm_state7, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hw_M_0_ce0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_M_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hw_M_0_ce0 <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_0_ce0;
        else 
            hw_M_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_M_0_we0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_0_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hw_M_0_we0 <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_0_we0;
        else 
            hw_M_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_M_1_address0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_1_address0, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_M_1_address0, ap_CS_fsm_state7, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hw_M_1_address0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_M_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hw_M_1_address0 <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_1_address0;
        else 
            hw_M_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    hw_M_1_ce0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_1_ce0, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_M_1_ce0, ap_CS_fsm_state7, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hw_M_1_ce0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1_fu_343_hw_M_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hw_M_1_ce0 <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_1_ce0;
        else 
            hw_M_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_M_1_we0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_1_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hw_M_1_we0 <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_hw_M_1_we0;
        else 
            hw_M_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln436_fu_733_p2 <= "0" when (trunc_ln2_reg_935 = ap_const_lv121_0) else "1";

    input_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, input_r_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            input_r_TDATA_blk_n <= input_r_TVALID_int_regslice;
        else 
            input_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    input_r_TREADY <= regslice_both_input_r_V_data_V_U_ack_in;

    input_r_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_input_r_TREADY, grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_input_r_TREADY, ap_CS_fsm_state4, ap_CS_fsm_state7, input_r_TVALID_int_regslice)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (input_r_TVALID_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (input_r_TVALID_int_regslice = ap_const_logic_1)))) then 
            input_r_TREADY_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_r_TREADY_int_regslice <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_input_r_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_r_TREADY_int_regslice <= grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_260_input_r_TREADY;
        else 
            input_r_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    local_stream_last_V_fu_738_p2 <= (icmp_ln436_fu_733_p2 xor ap_const_lv1_1);

    output_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state18, icmp_ln436_reg_949, ap_CS_fsm_state19, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln436_reg_949 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln436_reg_949 = ap_const_lv1_1)))) then 
            output_r_TDATA_blk_n <= output_r_TREADY_int_regslice;
        else 
            output_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    output_r_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state18, icmp_ln436_reg_949, p_Result_s_fu_720_p5, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TDATA, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TVALID, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_temp_V_15_out, ap_CS_fsm_state17, output_r_TREADY_int_regslice)
    begin
        if ((not(((icmp_ln436_reg_949 = ap_const_lv1_1) and (output_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln436_reg_949 = ap_const_lv1_1))) then 
            output_r_TDATA_int_regslice <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_temp_V_15_out;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then 
            output_r_TDATA_int_regslice <= p_Result_s_fu_720_p5;
        elsif (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            output_r_TDATA_int_regslice <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TDATA;
        else 
            output_r_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_r_TKEEP_int_regslice_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state18, icmp_ln436_reg_949, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TVALID, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TKEEP, ap_CS_fsm_state17, output_r_TREADY_int_regslice)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state14) and (output_r_TREADY_int_regslice = ap_const_logic_1)) or (not(((icmp_ln436_reg_949 = ap_const_lv1_1) and (output_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln436_reg_949 = ap_const_lv1_1)))) then 
            output_r_TKEEP_int_regslice <= ap_const_lv64_FFFFFFFFFFFFFFFF;
        elsif (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            output_r_TKEEP_int_regslice <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TKEEP;
        else 
            output_r_TKEEP_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_r_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state18, icmp_ln436_reg_949, local_stream_last_V_fu_738_p2, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TVALID, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TLAST, ap_CS_fsm_state17, output_r_TREADY_int_regslice)
    begin
        if ((not(((icmp_ln436_reg_949 = ap_const_lv1_1) and (output_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln436_reg_949 = ap_const_lv1_1))) then 
            output_r_TLAST_int_regslice <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then 
            output_r_TLAST_int_regslice <= local_stream_last_V_fu_738_p2;
        elsif (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            output_r_TLAST_int_regslice <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TLAST;
        else 
            output_r_TLAST_int_regslice <= "X";
        end if; 
    end process;


    output_r_TSTRB_int_regslice_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state18, icmp_ln436_reg_949, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TVALID, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TSTRB, ap_CS_fsm_state17, output_r_TREADY_int_regslice)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state14) and (output_r_TREADY_int_regslice = ap_const_logic_1)) or (not(((icmp_ln436_reg_949 = ap_const_lv1_1) and (output_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln436_reg_949 = ap_const_lv1_1)))) then 
            output_r_TSTRB_int_regslice <= ap_const_lv64_FFFFFFFFFFFFFFFF;
        elsif (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            output_r_TSTRB_int_regslice <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TSTRB;
        else 
            output_r_TSTRB_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    output_r_TVALID <= regslice_both_output_r_V_data_V_U_vld_out;

    output_r_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state18, icmp_ln436_reg_949, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TVALID, ap_CS_fsm_state17, ap_block_state18_io, output_r_TREADY_int_regslice)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state14) and (output_r_TREADY_int_regslice = ap_const_logic_1)) or (not(((ap_const_boolean_1 = ap_block_state18_io) or ((icmp_ln436_reg_949 = ap_const_lv1_1) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln436_reg_949 = ap_const_lv1_1)))) then 
            output_r_TVALID_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            output_r_TVALID_int_regslice <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_399_output_r_TVALID;
        else 
            output_r_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_s_fu_720_p5 <= (grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_303_temp_V_14_out(511 downto 256) & tmp_fu_712_p3);
    sub_ln365_fu_499_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln307_reg_877));
    sub_ln388_fu_631_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln307_1_reg_889));
    tmp_fu_712_p3 <= (grp_convert_endian_128_hw_fu_240_ap_return & grp_convert_endian_128_hw_fu_235_ap_return);
    trunc_ln307_1_fu_472_p1 <= grp_convert_endian_128_hw_fu_240_ap_return(8 - 1 downto 0);
    trunc_ln307_fu_468_p1 <= grp_convert_endian_128_hw_fu_235_ap_return(8 - 1 downto 0);
    val_9_convert_endian_128_hw_fu_255_val_r <= input_r_TDATA_int_regslice(128 - 1 downto 0);
    val_fu_422_p1 <= input_r_TDATA_int_regslice(128 - 1 downto 0);
    xor_ln251_fu_524_p2 <= (val_9_reg_916 xor val_7_reg_903);
    xor_ln261_fu_550_p2 <= (val_5_reg_895 xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_xor_i_i_phi_out);
    xor_ln262_fu_561_p2 <= (val_5_reg_895 xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call_i_i_phi_out);
    xor_ln263_fu_572_p2 <= (val_7_reg_903 xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call2_i_i_phi_out);
    xor_ln264_fu_583_p2 <= (val_5_reg_895 xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call4_i_i_phi_out);
    xor_ln265_fu_594_p2 <= (val_5_reg_895 xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call6_i_i_phi_out);
    xor_ln266_fu_605_p2 <= (val_7_reg_903 xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call8_i_i_phi_out);
    xor_ln267_fu_616_p2 <= (val_7_reg_903 xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_256_1_fu_277_call10_i_i_phi_out);
    xor_ln302_1_fu_686_p2 <= (grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_xor_i_i714_phi_out xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call_i_i715_phi_out);
    xor_ln302_2_fu_692_p2 <= (xor_ln302_fu_680_p2 xor xor_ln302_1_fu_686_p2);
    xor_ln302_fu_680_p2 <= (grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call4_i_i717_phi_out xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call2_i_i716_phi_out);
    xor_ln303_1_fu_705_p2 <= (xor_ln303_fu_699_p2 xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call8_i_i719_phi_out);
    xor_ln303_fu_699_p2 <= (grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call6_i_i718_phi_out xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1_fu_370_call10_i_i720_phi_out);
    zext_ln365_fu_504_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln365_fu_499_p2),128));
    zext_ln388_fu_636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln388_fu_631_p2),128));
end behav;
