Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system.qsys --block-symbol-file --output-directory=/home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading isa_stack/soc_system.qsys
Progress: Reading input file
Progress: Adding address_span_extender_0 [altera_address_span_extender 22.1]
Progress: Parameterizing module address_span_extender_0
Progress: Adding bridge_0 [altera_up_external_bus_to_avalon_bridge 18.0]
Progress: Parameterizing module bridge_0
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 22.1]
Progress: Parameterizing module hps_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system.qsys --synthesis=VERILOG --output-directory=/home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading isa_stack/soc_system.qsys
Progress: Reading input file
Progress: Adding address_span_extender_0 [altera_address_span_extender 22.1]
Progress: Parameterizing module address_span_extender_0
Progress: Adding bridge_0 [altera_up_external_bus_to_avalon_bridge 18.0]
Progress: Parameterizing module bridge_0
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 22.1]
Progress: Parameterizing module hps_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master bridge_0.avalon_master and slave address_span_extender_0.windowed_slave because the master has address signal 22 bit wide, but the slave is 20 bit wide.
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 29 bit wide.
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 64 bit wide.
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 64 bit wide.
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 1 bit wide, but the slave is 8 bit wide.
Info: address_span_extender_0: "soc_system" instantiated altera_address_span_extender "address_span_extender_0"
Info: bridge_0: Starting Generation of External Bus to Avalon Bridge
Info: bridge_0: "soc_system" instantiated altera_up_external_bus_to_avalon_bridge "bridge_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: rs232_0: Starting Generation of RS232 UART
Info: rs232_0: "soc_system" instantiated altera_up_avalon_rs232 "rs232_0"
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: bridge_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "bridge_0_avalon_master_translator"
Info: address_span_extender_0_windowed_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "address_span_extender_0_windowed_slave_translator"
Info: address_span_extender_0_expanded_master_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "address_span_extender_0_expanded_master_agent"
Info: hps_0_f2h_sdram0_data_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "hps_0_f2h_sdram0_data_agent"
Info: hps_0_f2h_sdram0_data_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "hps_0_f2h_sdram0_data_agent_rsp_fifo"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_f2h_sdram0_data_cmd_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "hps_0_f2h_sdram0_data_cmd_width_adapter"
Info: Reusing file /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 24 modules, 76 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
