
---------- Begin Simulation Statistics ----------
final_tick                               18894274323489                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74287                       # Simulator instruction rate (inst/s)
host_mem_usage                               17865360                       # Number of bytes of host memory used
host_op_rate                                   132698                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13134.46                       # Real time elapsed on the host
host_tick_rate                               51400079                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   975718185                       # Number of instructions simulated
sim_ops                                    1742914041                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.675112                       # Number of seconds simulated
sim_ticks                                675112079466                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12218693                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         3582                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     24434380                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         3582                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              33                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        33                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu0.num_fp_insts                           24                       # number of float instructions
system.cpu0.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 24                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    7                       # Number of integer alu accesses
system.cpu0.num_int_insts                           7                       # number of integer instructions
system.cpu0.num_int_register_reads                 16                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       11     40.74%     40.74% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     40.74% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     40.74% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      8     29.63%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  4     14.81%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     14.81%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     12064786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops      5248419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     24124363                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops      5248419                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         13                       # Number of instructions committed
system.cpu2.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     12235022                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         3485                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     24467274                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         3485                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              33                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        33                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu2.num_fp_insts                           24                       # number of float instructions
system.cpu2.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 24                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    7                       # Number of integer alu accesses
system.cpu2.num_int_insts                           7                       # number of integer instructions
system.cpu2.num_int_register_reads                 16                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       11     40.74%     40.74% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     40.74% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     40.74% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      8     29.63%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  4     14.81%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     14.81%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        27                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     12072183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops      5248854                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     24138815                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops      5248855                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   2                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu3.num_fp_insts                           24                       # number of float instructions
system.cpu3.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 23                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu3.num_int_insts                           5                       # number of integer instructions
system.cpu3.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        4     16.67%     16.67% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     16.67% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     16.67% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     16.67%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  6     25.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      4.17%     62.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      4.17%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 3     12.50%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     20.83%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     42933111                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       85869451                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     34399077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      68872868                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        200360927                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       124172248                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249568171                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            446225198                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      8.123486                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                8.123486                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        381082770                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       287049705                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  47075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       655096                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        29625746                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.296846                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           186254115                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          65084825                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      360398180                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    116153328                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          121                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         8871                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     66668300                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    606662933                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    121169290                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1366022                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    601813976                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1637709                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    403545548                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1696521                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    406101831                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         7395                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       325403                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       329693                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        556350238                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            579849519                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.618834                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        344288585                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.286012                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             592990832                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       593789779                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      192612174                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.123100                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.123100                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass     13174362      2.18%      2.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    250905570     41.60%     43.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     43.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     43.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     73507411     12.19%     55.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     55.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     55.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     55.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     55.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     55.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     55.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     55.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     55.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     55.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        58144      0.01%     55.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     55.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     55.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     55.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     55.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     55.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     55.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     55.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     55.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     28656411      4.75%     60.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp     29599462      4.91%     65.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      5702455      0.95%     66.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     14971843      2.48%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     69.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     27335066      4.53%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     21752913      3.61%     77.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     94081021     15.60%     92.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     43435342      7.20%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     603180000                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      358086567                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    701398800                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    336106839                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    388692085                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           24737730                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.041012                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1247770      5.04%      5.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        21606      0.09%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       213726      0.86%      6.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp       903550      3.65%      9.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        26122      0.11%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1800129      7.28%     17.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      6917504     27.96%     44.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      9870563     39.90%     84.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite      3736760     15.11%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     256656801                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   2557211365                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    243742680                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    378415675                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         606652493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        603180000                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded        10440                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    160437618                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       195943                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         9399                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     53020180                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2027316494                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.297526                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.191006                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1859615340     91.73%     91.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     41730658      2.06%     93.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     28530636      1.41%     95.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     21164245      1.04%     96.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     19970335      0.99%     97.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     15949747      0.79%     98.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15765104      0.78%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     10048796      0.50%     99.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     14541633      0.72%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2027316494                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.297519                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     17438849                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     16692776                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    116153328                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     66668300                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      247237384                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              2027363569                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        190140391                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       118939482                       # number of cc regfile writes
system.switch_cpus1.committedInsts          237037201                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            422885435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      8.552934                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                8.552934                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        366361831                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       275470096                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  51189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       589743                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        27813673                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.283817                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           179478578                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          62784049                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      358807960                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    111322517                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           71                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         8621                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     64193823                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    578953576                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    116694529                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1163363                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    575401042                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1719093                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    415347879                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1620867                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    418038991                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         5824                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       296650                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       293093                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        528508840                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            553430430                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.619470                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        327395420                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.272980                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             566336685                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       567093861                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182163869                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.116919                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.116919                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass     12882200      2.23%      2.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    238072191     41.29%     43.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     43.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     43.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     70050197     12.15%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt           14      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        37404      0.01%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     55.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     27553062      4.78%     60.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp     28414754      4.93%     65.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      5389557      0.93%     66.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     14403082      2.50%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25790860      4.47%     73.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     20747767      3.60%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     91102397     15.80%     92.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     42120922      7.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     576564407                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      344773176                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    675038917                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    322927935                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    373714601                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           24117814                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.041830                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1023927      4.25%      4.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        14210      0.06%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       208024      0.86%      5.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp       881391      3.65%      8.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        23440      0.10%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1789803      7.42%     16.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      6806087     28.22%     44.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      9693435     40.19%     84.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      3677497     15.25%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     243026845                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   2529675100                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    230502495                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    361312712                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         578946554                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        576564407                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded         7022                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    156068056                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       155011                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6348                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     49569981                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2027312380                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.284398                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.159332                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1864698192     91.98%     91.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     41120922      2.03%     94.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     28441792      1.40%     95.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     20515668      1.01%     96.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     19571935      0.97%     97.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     15197943      0.75%     98.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15009128      0.74%     98.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9373726      0.46%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     13383074      0.66%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2027312380                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.284391                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     16590898                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     16028019                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    111322517                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     64193823                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      236907649                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              2027363569                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        200685631                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       124314882                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            446992435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      8.109454                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                8.109454                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        381784646                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       287546331                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  53375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       654929                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29666276                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.297508                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           186970225                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          65147523                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      360228806                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    116306161                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          117                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         8869                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     66732046                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    607504517                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    121822702                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1366142                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    603155905                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1664340                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    427595034                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1697163                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    430177821                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         7411                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       325178                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       329751                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        557389027                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            580682216                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.618858                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        344944678                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.286422                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             593834277                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       595499767                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192834103                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.123313                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.123313                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass     13184407      2.18%      2.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    251247771     41.56%     43.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     43.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     43.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     73630481     12.18%     55.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     55.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     55.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     55.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     55.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     55.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     55.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     55.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     55.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     55.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        58169      0.01%     55.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     55.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     55.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     55.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     55.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     55.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     55.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     55.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     55.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     28713068      4.75%     60.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp     29651213      4.90%     65.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      5714011      0.95%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     15002595      2.48%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     69.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     27363834      4.53%     73.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     21770840      3.60%     77.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     94705977     15.67%     92.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     43479685      7.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     604522051                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      359179410                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    703542672                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    336659061                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    389259125                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           24804074                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.041031                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1250735      5.04%      5.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      5.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        21310      0.09%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       214804      0.87%      5.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      5.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp       901141      3.63%      9.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      9.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        25915      0.10%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1817133      7.33%     17.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      6922978     27.91%     44.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      9911141     39.96%     84.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite      3738917     15.07%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256962308                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   2557810877                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    244023155                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    378764525                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         607494086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        604522051                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        10431                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    160511915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       195183                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         9389                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     53021170                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   2027310194                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.298189                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.192332                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1859149055     91.71%     91.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     41961167      2.07%     93.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     28708744      1.42%     95.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     21059174      1.04%     96.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     19946382      0.98%     97.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     15946081      0.79%     98.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15871563      0.78%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10123661      0.50%     99.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     14544367      0.72%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   2027310194                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.298181                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     17461750                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     16775607                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    116306161                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     66732046                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      248031761                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              2027363569                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        191937298                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       119848021                       # number of cc regfile writes
system.switch_cpus3.committedInsts          239112756                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            426810872                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      8.478693                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                8.478693                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        368464897                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       277134762                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  57248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       601815                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        28154364                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.286232                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           181059460                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          63149386                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      355765705                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    112097346                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         8602                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     64597013                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    583593787                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    117910074                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1200742                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    580296041                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1708216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    433634223                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1633332                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    436311038                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         6315                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       302392                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       299423                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        533151876                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            557815458                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.619492                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        330283137                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.275143                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             570748038                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       572751431                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      184130392                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.117943                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.117943                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass     12922187      2.22%      2.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    240384531     41.34%     43.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     43.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     43.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     70576266     12.14%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        42199      0.01%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     27710233      4.77%     60.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp     28577034      4.91%     65.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      5443618      0.94%     66.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     14484765      2.49%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     68.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     26093501      4.49%     73.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     20935962      3.60%     76.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     92024330     15.83%     92.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     42302165      7.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     581496791                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      347144562                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    679805199                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    324822166                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    375915941                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           24147434                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.041526                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1068575      4.43%      4.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        16009      0.07%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       207901      0.86%      5.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      5.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp       882810      3.66%      9.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      9.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        23519      0.10%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1785982      7.40%     16.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      6815816     28.23%     44.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      9658339     40.00%     84.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite      3688483     15.27%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     245577476                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   2534807198                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    232993292                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    364466879                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         583586039                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        581496791                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded         7748                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    156782885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       165068                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6983                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     50336942                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   2027306321                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.286832                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.166433                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1864327266     91.96%     91.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     40834421      2.01%     93.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     28151729      1.39%     95.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20445929      1.01%     96.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     19915331      0.98%     97.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     15248659      0.75%     98.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     15229827      0.75%     98.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9487728      0.47%     99.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     13665431      0.67%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   2027306321                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.286824                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     16720140                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     16146861                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    112097346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     64597013                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      239159052                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              2027363569                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     98918870                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        98918872                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    104472934                       # number of overall hits
system.cpu0.dcache.overall_hits::total      104472936                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     36863254                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36863256                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     37897061                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37897063                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 4752766013595                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 4752766013595                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 4752766013595                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 4752766013595                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    135782124                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    135782128                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    142369995                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    142369999                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.271488                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.271488                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.266187                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.266187                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 128929.638539                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 128929.631544                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 125412.522454                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 125412.515835                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      3273855                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          10524                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   311.084664                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12214888                       # number of writebacks
system.cpu0.dcache.writebacks::total         12214888                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25059779                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25059779                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25059779                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25059779                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11803475                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11803475                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     12219149                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12219149                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 2019213066831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2019213066831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 2082800300946                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2082800300946                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.086930                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086930                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.085827                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085827                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 171069.372946                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 171069.372946                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 170453.793545                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 170453.793545                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12214888                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     73895454                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       73895456                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     34207798                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34207800                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 4297175468388                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 4297175468388                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    108103252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    108103256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.316436                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.316436                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 125619.762733                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 125619.755389                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25059502                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25059502                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9148296                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9148296                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 1564532067834                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1564532067834                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.084626                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.084626                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 171018.960016                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 171018.960016                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25023416                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25023416                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2655456                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2655456                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 455590545207                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 455590545207                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     27678872                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27678872                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.095938                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095938                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 171567.725169                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 171567.725169                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          277                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          277                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2655179                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2655179                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 454680998997                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 454680998997                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.095928                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.095928                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 171243.068357                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 171243.068357                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      5554064                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      5554064                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1033807                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1033807                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      6587871                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      6587871                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.156926                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.156926                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       415674                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       415674                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  63587234115                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  63587234115                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.063097                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.063097                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 152973.806673                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 152973.806673                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.987882                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          116692161                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12215400                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.552873                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18219162245355                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000106                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.987777                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          457                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1151175392                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1151175392                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           17                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     46489432                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        46489449                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           17                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     46489432                       # number of overall hits
system.cpu0.icache.overall_hits::total       46489449                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          338                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           340                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          338                       # number of overall misses
system.cpu0.icache.overall_misses::total          340                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     53205741                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     53205741                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     53205741                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     53205741                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           19                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     46489770                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     46489789                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           19                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     46489770                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     46489789                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.105263                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.105263                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 157413.434911                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156487.473529                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 157413.434911                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156487.473529                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           60                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           60                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          278                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          278                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          278                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          278                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     43732224                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     43732224                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     43732224                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     43732224                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 157310.158273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157310.158273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 157310.158273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157310.158273                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           17                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     46489432                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       46489449                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          338                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          340                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     53205741                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     53205741                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     46489770                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     46489789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 157413.434911                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156487.473529                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           60                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          278                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          278                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     43732224                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     43732224                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 157310.158273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157310.158273                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          126.847602                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           46489729                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              280                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         166034.746429                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   124.847602                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.243843                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.247749                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        371918592                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       371918592                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        9564241                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      5557593                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     16946997                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         3783                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         3783                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq       2651439                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp      2651439                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      9564242                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          560                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     36653255                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           36653815                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        17920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1563538432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1563556352                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     10289702                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              658540928                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      22509172                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000160                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.012647                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            22505571     99.98%     99.98% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                3601      0.02%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        22509172                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     16271771237                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           2.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         278054                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    12204442341                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          1.8                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1925193                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1925193                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1925193                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1925193                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          278                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data     10290206                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     10290488                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          278                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data     10290206                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     10290488                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     43541082                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 2065462514939                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 2065506056021                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     43541082                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 2065462514939                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 2065506056021                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          278                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data     12215399                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     12215681                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          278                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data     12215399                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     12215681                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.842396                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.842400                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.842396                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.842400                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 156622.597122                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 200721.201785                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 200719.932429                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 156622.597122                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 200721.201785                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 200719.932429                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     10289702                       # number of writebacks
system.cpu0.l2cache.writebacks::total        10289702                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          278                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data     10290206                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     10290484                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          278                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data     10290206                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     10290484                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     43448508                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 2062035876341                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 2062079324849                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     43448508                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 2062035876341                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 2062079324849                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.842396                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.842400                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.842396                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.842400                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 156289.597122                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 200388.201785                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 200387.010451                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 156289.597122                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 200388.201785                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 200387.010451                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             10289702                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2843612                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2843612                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2843612                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2843612                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      9371242                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      9371242                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      9371242                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      9371242                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         3783                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         3783                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         3783                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         3783                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       212565                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       212565                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data      2438874                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      2438874                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 451456944808                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 451456944808                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data      2651439                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      2651439                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.919830                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.919830                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 185108.761177                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 185108.761177                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data      2438874                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      2438874                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 450644799766                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 450644799766                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.919830                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.919830                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 184775.761177                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 184775.761177                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1712628                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1712628                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          278                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      7851332                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      7851614                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     43541082                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1614005570131                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 1614049111213                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          278                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      9563960                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      9564242                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.820929                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.820934                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 156622.597122                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 205570.923524                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 205569.085695                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          278                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      7851332                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      7851610                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     43448508                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1611391076575                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 1611434525083                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.820929                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.820934                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 156289.597122                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 205237.923524                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 205236.190422                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4088.851241                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          24434318                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        10293798                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.373693                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.571798                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.012010                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000406                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     1.269428                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4086.997600                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000140                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000003                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000310                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.997802                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.998255                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          442                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1564                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          204                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1844                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       401243126                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      401243126                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 675112068477                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29062.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29062.numOps                      0                       # Number of Ops committed
system.cpu0.thread29062.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     93029419                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        93029420                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     98476713                       # number of overall hits
system.cpu1.dcache.overall_hits::total       98476714                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     36575367                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      36575368                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     37621222                       # number of overall misses
system.cpu1.dcache.overall_misses::total     37621223                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 4703261100056                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 4703261100056                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 4703261100056                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 4703261100056                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    129604786                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    129604788                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    136097935                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    136097937                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.282207                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.282207                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.276428                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.276428                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 128590.947565                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 128590.944049                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 125016.170396                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125016.167073                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3336621                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11266                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   296.167318                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     12058782                       # number of writebacks
system.cpu1.dcache.writebacks::total         12058782                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     24921422                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     24921422                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     24921422                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     24921422                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     11653945                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     11653945                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     12065213                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     12065213                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 2006697429989                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 2006697429989                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 2071116399203                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 2071116399203                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.089919                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089919                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.088651                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.088651                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 172190.398186                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172190.398186                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 171660.160430                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 171660.160430                       # average overall mshr miss latency
system.cpu1.dcache.replacements              12058782                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     69672303                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       69672304                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     33961436                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     33961437                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 4245654460635                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 4245654460635                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    103633739                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    103633741                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.327706                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.327706                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 125013.985293                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 125013.981612                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     24921190                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     24921190                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9040246                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9040246                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 1549981291176                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1549981291176                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.087233                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.087233                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 171453.441773                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 171453.441773                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     23357116                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      23357116                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2613931                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2613931                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 457606639421                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 457606639421                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     25971047                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25971047                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.100648                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.100648                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 175064.544328                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 175064.544328                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          232                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          232                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2613699                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2613699                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 456716138813                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 456716138813                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.100639                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.100639                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 174739.378487                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 174739.378487                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      5447294                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      5447294                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1045855                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1045855                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      6493149                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      6493149                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.161071                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.161071                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       411268                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       411268                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  64418969214                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  64418969214                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.063339                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.063339                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 156635.014672                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 156635.014672                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.987907                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          110542072                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         12059294                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.166546                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000025                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.987882                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1100842790                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1100842790                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     44428193                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        44428215                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     44428193                       # number of overall hits
system.cpu1.icache.overall_hits::total       44428215                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          343                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           345                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          343                       # number of overall misses
system.cpu1.icache.overall_misses::total          345                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     62489115                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     62489115                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     62489115                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     62489115                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     44428536                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     44428560                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     44428536                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     44428560                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 182184.008746                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 181127.869565                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 182184.008746                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 181127.869565                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           75                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           75                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          268                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          268                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          268                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          268                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     51935679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     51935679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     51935679                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     51935679                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 193789.847015                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 193789.847015                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 193789.847015                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 193789.847015                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     44428193                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       44428215                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          343                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          345                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     62489115                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     62489115                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     44428536                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     44428560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 182184.008746                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 181127.869565                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           75                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          268                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          268                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     51935679                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     51935679                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 193789.847015                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 193789.847015                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          124.192056                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           44428485                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              270                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         164549.944444                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   122.192056                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.238656                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.242563                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          270                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.527344                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        355428750                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       355428750                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        9451777                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      5467362                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean     22798061                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         5954                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         5954                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq       2607787                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp      2607787                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      9451777                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          540                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     36189278                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           36189818                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        17280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1543556864                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1543574144                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     16206641                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic             1037225024                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      28272172                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.185640                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.388816                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            23023739     81.44%     81.44% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1             5248433     18.56%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        28272172                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     16064576944                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           2.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         268396                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    12049216389                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          1.8                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1071398                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1071398                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1071398                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1071398                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          268                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data     10987895                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     10988166                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          268                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data     10987895                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     10988166                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     51748533                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 2057117162638                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 2057168911171                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     51748533                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 2057117162638                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 2057168911171                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          268                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data     12059293                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     12059564                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          268                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data     12059293                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     12059564                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.911156                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.911158                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.911156                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.911158                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 193091.541045                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 187216.674589                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 187216.766763                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 193091.541045                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 187216.674589                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 187216.766763                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     16206641                       # number of writebacks
system.cpu1.l2cache.writebacks::total        16206641                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          268                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data     10987895                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     10988163                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          268                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data     10987895                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     10988163                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     51659289                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 2053458193603                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 2053509852892                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     51659289                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 2053458193603                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 2053509852892                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.911156                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.911158                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.911156                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.911158                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 192758.541045                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 186883.674589                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 186883.817877                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 192758.541045                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 186883.674589                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 186883.817877                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             16206641                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      2698824                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      2698824                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      2698824                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      2698824                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      9333080                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      9333080                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      9333080                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      9333080                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         5885                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         5885                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data           69                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total           69                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data       879786                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total       879786                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         5954                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         5954                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.011589                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.011589                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data 12750.521739                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 12750.521739                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data           69                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total           69                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      1241757                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total      1241757                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.011589                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.011589                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 17996.478261                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17996.478261                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       112189                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       112189                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data      2495598                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      2495598                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 453885589732                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 453885589732                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data      2607787                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      2607787                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.956979                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.956979                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 181874.480478                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 181874.480478                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data      2495598                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      2495598                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 453054555598                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 453054555598                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.956979                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.956979                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 181541.480478                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 181541.480478                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       959209                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       959209                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          268                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      8492297                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      8492568                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     51748533                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1603231572906                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 1603283321439                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          268                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      9451506                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      9451777                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.898513                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.898515                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 193091.541045                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 188786.564213                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 188786.633376                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          268                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      8492297                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      8492565                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     51659289                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1600403638005                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 1600455297294                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.898513                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.898515                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 192758.541045                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 188453.564213                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 188453.700065                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2221.619588                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          24097401                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        16209252                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.486645                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   266.376524                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.000102                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    53.459525                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1899.783437                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.065033                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.013052                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.463814                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.542388                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2611                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          693                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          670                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          893                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.637451                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       402197828                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      402197828                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 675112068477                       # Cumulative time (in ticks) in various power states
system.cpu1.thread4450.numInsts                     0                       # Number of Instructions committed
system.cpu1.thread4450.numOps                       0                       # Number of Ops committed
system.cpu1.thread4450.numMemRefs                   0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     99097970                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        99097972                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    104661916                       # number of overall hits
system.cpu2.dcache.overall_hits::total      104661918                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     36867934                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      36867936                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     37897259                       # number of overall misses
system.cpu2.dcache.overall_misses::total     37897261                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 4741706196137                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 4741706196137                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 4741706196137                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 4741706196137                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    135965904                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    135965908                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    142559175                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    142559179                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.271156                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.271156                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.265835                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.265835                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 128613.287529                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 128613.280552                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 125120.030347                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 125120.023744                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      3178613                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          10189                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   311.965159                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     12231451                       # number of writebacks
system.cpu2.dcache.writebacks::total         12231451                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     25048689                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     25048689                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     25048689                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     25048689                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     11819245                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     11819245                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     12235495                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     12235495                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 2016951104711                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 2016951104711                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 2080744419539                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 2080744419539                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.086928                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.086928                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.085827                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.085827                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 170649.741562                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 170649.741562                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 170058.049923                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 170058.049923                       # average overall mshr miss latency
system.cpu2.dcache.replacements              12231451                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     74042459                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       74042461                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     34208622                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     34208624                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 4286310743322                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 4286310743322                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    108251081                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    108251085                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.316012                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.316012                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 125299.134918                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 125299.127592                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     25048440                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     25048440                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      9160182                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9160182                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 1562462571735                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1562462571735                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.084620                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.084620                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 170571.127488                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 170571.127488                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25055511                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25055511                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      2659312                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2659312                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 455395452815                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 455395452815                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     27714823                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     27714823                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.095953                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.095953                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 171245.590143                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 171245.590143                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          249                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          249                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      2659063                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      2659063                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 454488532976                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 454488532976                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.095944                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.095944                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 170920.558473                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 170920.558473                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      5563946                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      5563946                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      1029325                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      1029325                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      6593271                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      6593271                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.156118                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.156118                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       416250                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       416250                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data  63793314828                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  63793314828                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.063133                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.063133                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 153257.212800                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 153257.212800                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.987852                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          116897481                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         12231963                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.556723                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18219162245355                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000106                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.987747                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1152705395                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1152705395                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           17                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     46541674                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        46541691                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           17                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     46541674                       # number of overall hits
system.cpu2.icache.overall_hits::total       46541691                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          342                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           344                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          342                       # number of overall misses
system.cpu2.icache.overall_misses::total          344                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     58860081                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     58860081                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     58860081                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     58860081                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           19                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     46542016                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     46542035                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           19                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     46542016                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     46542035                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.105263                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.105263                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 172105.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 171104.886628                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 172105.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 171104.886628                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           64                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           64                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          278                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          278                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          278                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          278                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     49952997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     49952997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     49952997                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     49952997                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 179687.039568                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 179687.039568                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 179687.039568                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 179687.039568                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           17                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     46541674                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       46541691                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          342                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          344                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     58860081                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     58860081                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     46542016                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     46542035                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 172105.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 171104.886628                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           64                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          278                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          278                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     49952997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     49952997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 179687.039568                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 179687.039568                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          126.839836                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           46541971                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              280                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         166221.325000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   124.839836                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.243828                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.247734                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        372336560                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       372336560                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        9576700                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      5577139                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean     16952407                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         3556                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         3556                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq       2655544                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp      2655543                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      9576701                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          560                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     36702491                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           36703051                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        17920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1565658496                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1565676416                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     10298095                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              659078080                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      22533903                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000155                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.012467                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            22530400     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                3503      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        22533903                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     16293754574                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           2.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         278054                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    12220913187                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          1.8                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1933274                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1933274                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1933274                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1933274                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          278                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data     10298689                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     10298971                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          278                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data     10298689                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     10298971                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     49762188                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 2063355707525                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 2063405469713                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     49762188                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 2063355707525                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 2063405469713                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          278                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data     12231963                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     12232245                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          278                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data     12231963                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     12232245                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.841949                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.841953                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.841949                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.841953                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 179000.676259                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 200351.297872                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 200350.643740                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 179000.676259                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 200351.297872                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 200350.643740                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     10298095                       # number of writebacks
system.cpu2.l2cache.writebacks::total        10298095                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          278                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data     10298689                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     10298967                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          278                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data     10298689                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     10298967                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     49669614                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 2059926244754                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 2059975914368                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     49669614                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 2059926244754                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 2059975914368                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.841949                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.841952                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.841949                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.841952                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 178667.676259                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 200018.297936                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 200017.721619                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 178667.676259                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 200018.297936                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 200017.721619                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             10298095                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      2853351                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      2853351                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      2853351                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      2853351                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      9378068                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      9378068                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      9378068                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      9378068                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         3556                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         3556                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         3556                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         3556                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       213809                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       213809                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data      2441735                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      2441735                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 451250202095                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 451250202095                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data      2655544                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      2655544                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.919486                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.919486                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 184807.197380                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 184807.197380                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data      2441735                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      2441735                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 450437104673                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 450437104673                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.919486                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.919486                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 184474.197517                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 184474.197517                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1719465                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1719465                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          278                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      7856954                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      7857236                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     49762188                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1612105505430                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 1612155267618                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          278                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      9576419                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      9576701                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.820448                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.820453                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 179000.676259                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 205181.996157                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 205180.965370                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          278                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      7856954                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      7857232                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     49669614                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1609489140081                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 1609538809695                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.820448                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.820453                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 178667.676259                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 204848.996199                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 204848.069867                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4088.869990                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          24467218                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        10302191                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.374953                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.592863                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.012615                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000406                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     1.569221                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4086.694885                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000145                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000003                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000383                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.997728                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.998259                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0         1193                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          693                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1819                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       401777935                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      401777935                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 675112068477                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29062.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29062.numOps                      0                       # Number of Ops committed
system.cpu2.thread29062.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     94011295                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        94011299                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     99456686                       # number of overall hits
system.cpu3.dcache.overall_hits::total       99456690                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     36598049                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      36598050                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     37653825                       # number of overall misses
system.cpu3.dcache.overall_misses::total     37653826                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 4713791075501                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 4713791075501                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 4713791075501                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 4713791075501                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    130609344                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    130609349                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    137110511                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    137110516                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.200000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.280210                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.280210                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.200000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.274624                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.274624                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 128798.971647                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128798.968128                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 125187.575910                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 125187.572586                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3607069                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          11656                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   309.460278                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     12065840                       # number of writebacks
system.cpu3.dcache.writebacks::total         12065840                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data     24936978                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     24936978                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data     24936978                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     24936978                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     11661071                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     11661071                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     12072606                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     12072606                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 2013129645296                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 2013129645296                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 2077566289151                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 2077566289151                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.089282                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.089282                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.088050                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.088050                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 172636.771125                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 172636.771125                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 172089.297800                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 172089.297800                       # average overall mshr miss latency
system.cpu3.dcache.replacements              12065840                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            4                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     70353271                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       70353275                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     33980833                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     33980834                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 4255207054146                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 4255207054146                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    104334104                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    104334109                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.200000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.325692                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.325692                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 125223.741694                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 125223.738009                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data     24936725                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     24936725                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      9044108                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      9044108                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 1555439610393                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1555439610393                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.086684                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.086684                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 171983.750127                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 171983.750127                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     23658024                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      23658024                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      2617216                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2617216                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 458584021355                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 458584021355                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     26275240                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     26275240                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.099608                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.099608                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 175218.255335                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 175218.255335                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          253                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          253                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      2616963                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      2616963                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 457690034903                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 457690034903                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.099598                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.099598                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 174893.582715                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 174893.582715                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      5445391                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      5445391                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1055776                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1055776                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      6501167                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      6501167                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.162398                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.162398                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       411535                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       411535                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  64436643855                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  64436643855                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.063302                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.063302                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 156576.339449                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 156576.339449                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.987883                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          111529466                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         12066352                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.243014                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000025                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.987858                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1108950480                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1108950480                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           20                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     44786234                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        44786254                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           20                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     44786234                       # number of overall hits
system.cpu3.icache.overall_hits::total       44786254                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          348                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           350                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          348                       # number of overall misses
system.cpu3.icache.overall_misses::total          350                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     64775826                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     64775826                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     64775826                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     64775826                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     44786582                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     44786604                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     44786582                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     44786604                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.090909                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.090909                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 186137.431034                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 185073.788571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 186137.431034                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 185073.788571                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           77                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           77                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          271                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          271                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          271                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          271                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     54684927                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     54684927                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     54684927                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     54684927                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 201789.398524                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 201789.398524                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 201789.398524                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 201789.398524                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           20                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     44786234                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       44786254                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          348                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          350                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     64775826                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     64775826                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     44786582                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     44786604                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 186137.431034                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 185073.788571                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           77                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          271                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          271                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     54684927                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     54684927                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 201789.398524                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 201789.398524                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          124.453384                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           44786527                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              273                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         164053.212454                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   122.453384                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.239167                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.243073                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          272                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        358293105                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       358293105                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        9455907                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      5475309                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean     22799591                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         6293                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         6293                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq       2610718                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp      2610718                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      9455907                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          546                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     36211130                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           36211676                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        17472                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1544460288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1544477760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     16209060                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic             1037379840                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      28281985                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.185591                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.388776                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            23033116     81.44%     81.44% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1             5248868     18.56%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        28281985                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     16074090090                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           2.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         271061                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    12056380218                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.8                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1076472                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1076473                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1076472                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1076473                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          270                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data     10989879                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     10990152                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          270                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data     10989879                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     10990152                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     54486126                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 2063549394303                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 2063603880429                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     54486126                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 2063549394303                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 2063603880429                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          271                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data     12066351                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     12066625                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          271                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data     12066351                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     12066625                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.996310                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.910787                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.910789                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.996310                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.910787                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.910789                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 201800.466667                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 187768.163262                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 187768.456745                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 201800.466667                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 187768.163262                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 187768.456745                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     16209060                       # number of writebacks
system.cpu3.l2cache.writebacks::total        16209060                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          270                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data     10989879                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     10990149                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          270                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data     10989879                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     10990149                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     54396216                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 2059889764596                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 2059944160812                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     54396216                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 2059889764596                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 2059944160812                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.996310                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.910787                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.910789                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.996310                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.910787                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.910789                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 201467.466667                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 187435.163262                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 187435.508000                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 201467.466667                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 187435.163262                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 187435.508000                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             16209060                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      2704591                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      2704591                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      2704591                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      2704591                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      9334445                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      9334445                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      9334445                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      9334445                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         6222                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         6222                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data           71                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total           71                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data       861804                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total       861804                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         6293                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         6293                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.011282                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.011282                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 12138.084507                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 12138.084507                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data           71                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total           71                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      1278054                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total      1278054                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.011282                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.011282                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18000.760563                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18000.760563                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       113881                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       113881                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data      2496837                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      2496837                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 454855401287                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 454855401287                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data      2610718                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      2610718                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.956379                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.956379                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 182172.645346                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 182172.645346                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data      2496837                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      2496837                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 454023954566                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 454023954566                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.956379                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.956379                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 181839.645346                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 181839.645346                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       962591                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       962592                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          270                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      8493042                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      8493315                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     54486126                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1608693993016                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 1608748479142                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          271                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      9455633                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      9455907                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.996310                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.898199                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.898202                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 201800.466667                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 189413.168217                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 189413.495101                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          270                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      8493042                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      8493312                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     54396216                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1605865810030                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 1605920206246                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.996310                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.898199                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.898202                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 201467.466667                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 189080.168217                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 189080.562005                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2256.277285                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          24111930                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        16211817                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.487306                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   266.546438                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.003819                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.000102                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    69.206988                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  1920.519938                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.065075                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.016896                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.468877                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.550849                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2757                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          559                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          542                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1171                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.673096                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       402431737                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      402431737                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 675112068477                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            32694732                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      20182898                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      31603720                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict          25193176                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               752                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              752                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            9872432                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           9872431                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       32694733                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     30867127                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     32975495                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     30892579                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     32981375                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               127716576                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1316904896                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1407160704                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1317990912                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1407409536                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               5449466048                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          34399050                       # Total snoops (count)
system.l3bus.snoopTraffic                   589175936                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           77336169                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 77336169    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             77336169                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          42994293865                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.4                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          6866878731                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          7331103416                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          6872543015                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.0                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          7331881284                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      1677440                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      2358026                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      1698475                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      2359406                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             8093347                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      1677440                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      2358026                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      1698475                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      2359406                       # number of overall hits
system.l3cache.overall_hits::total            8093347                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          278                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      8612766                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          268                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      8629564                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          278                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      8600214                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          270                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      8630166                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          34473818                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          278                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      8612766                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          268                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      8629564                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          278                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      8600214                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          270                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      8630166                       # number of overall misses
system.l3cache.overall_misses::total         34473818                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     42324299                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 1996097268819                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     50582034                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 1975143680432                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     48533414                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 1993660728199                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     53298981                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 1981558421262                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 7946654837440                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     42324299                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 1996097268819                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     50582034                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 1975143680432                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     48533414                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 1993660728199                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     53298981                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 1981558421262                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 7946654837440                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          278                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data     10290206                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          268                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data     10987590                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          278                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data     10298689                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          270                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data     10989572                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        42567165                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          278                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data     10290206                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          268                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data     10987590                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          278                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data     10298689                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          270                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data     10989572                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       42567165                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.836987                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.785392                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.835079                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.785305                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.809869                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.836987                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.785392                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.835079                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.785305                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.809869                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 152245.679856                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 231760.304276                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 188738.932836                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 228881.051283                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 174580.625899                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 231815.246481                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 197403.633333                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 229608.378479                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 230512.757172                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 152245.679856                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 231760.304276                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 188738.932836                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 228881.051283                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 174580.625899                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 231815.246481                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 197403.633333                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 229608.378479                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 230512.757172                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        9205874                       # number of writebacks
system.l3cache.writebacks::total              9205874                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          278                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      8612766                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          268                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      8629564                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          278                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      8600214                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          270                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      8630166                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     34473804                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          278                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      8612766                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          268                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      8629564                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          278                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      8600214                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          270                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      8630166                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     34473804                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     40472819                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 1938736247259                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     48797154                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 1917670784192                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     46681934                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 1936383302959                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     51500781                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 1924081515702                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 7717059302800                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     40472819                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 1938736247259                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     48797154                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 1917670784192                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     46681934                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 1936383302959                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     51500781                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 1924081515702                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 7717059302800                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.836987                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.785392                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.835079                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.785305                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.809868                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.836987                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.785392                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.835079                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.785305                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.809868                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 145585.679856                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 225100.304276                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 182078.932836                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 222221.051283                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 167920.625899                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 225155.246481                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 190743.633333                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 222948.378479                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 223852.850785                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 145585.679856                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 225100.304276                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 182078.932836                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 222221.051283                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 167920.625899                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 225155.246481                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 190743.633333                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 222948.378479                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 223852.850785                       # average overall mshr miss latency
system.l3cache.replacements                  34399050                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     10977024                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     10977024                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     10977024                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     10977024                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     31603720                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     31603720                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     31603720                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     31603720                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data          374                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data          378                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             752                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data          374                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data          378                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          752                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       222158                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       279457                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       228984                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       280368                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1010967                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data      2216716                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data      2215836                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data      2212751                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data      2216162                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        8861465                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 437593048820                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 438995224672                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 437276848042                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 439947522336                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 1753812643870                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data      2438874                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data      2495293                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data      2441735                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data      2496530                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      9872432                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.908910                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.888006                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.906221                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.887697                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.897597                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 197406.004567                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 198117.200313                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 197616.834448                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 198517.762842                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 197914.525857                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data      2216716                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data      2215836                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data      2212751                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data      2216162                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      8861465                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 422829720260                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 424237756912                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 422539926382                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 425187883416                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 1694795286970                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.908910                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.888006                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.906221                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.887697                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.897597                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 190746.004567                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 191457.200313                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 190956.834448                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 191857.762842                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 191254.525857                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      1455282                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      2078569                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      1469491                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      2079038                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      7082380                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          278                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      6396050                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          268                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      6413728                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          278                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      6387463                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          270                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      6414004                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     25612353                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     42324299                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1558504219999                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     50582034                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1536148455760                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     48533414                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1556383880157                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     53298981                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1541610898926                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 6192842193570                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          278                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      7851332                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          268                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      8492297                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          278                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      7856954                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          270                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      8493042                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     32694733                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.814645                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.755241                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.812969                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.755207                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.783379                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 152245.679856                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 243666.672399                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 188738.932836                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 239509.448446                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 174580.625899                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 243662.292863                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 197403.633333                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 240350.785395                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 241791.224476                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          278                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      6396050                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          268                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      6413728                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          278                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      6387463                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          270                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      6414004                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     25612339                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     40472819                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1515906526999                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     48797154                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1493433027280                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     46681934                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1513843376577                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     51500781                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1498893632286                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 6022264015830                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.814645                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.755241                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.812969                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.755207                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.783378                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 145585.679856                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 237006.672399                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 182078.932836                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 232849.448446                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 167920.625899                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 237002.292863                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 190743.633333                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 233690.785395                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 235131.356641                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64982.597380                       # Cycle average of tags in use
system.l3cache.tags.total_refs               50674843                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             42553594                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.190848                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18219199081149                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64982.597380                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.991556                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.991556                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        60445                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1482                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4506                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        22165                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        32292                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.922318                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1404932170                       # Number of tag accesses
system.l3cache.tags.data_accesses          1404932170                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   9205874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   8612490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   8629287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   8599938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   8629909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.052521140810                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       574504                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       574504                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            48547039                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8750949                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    34473804                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9205874                       # Number of write requests accepted
system.mem_ctrls.readBursts                  34473804                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9205874                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1086                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      10.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      66.12                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              34473804                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9205874                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1880535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2913412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3586647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3694058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3160794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2577496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2057154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1598771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1186846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  912446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 723155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 612303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 555377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 537009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 540255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 556552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 578978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 600933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 619885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 633142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 634937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 623734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 597154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 557652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 506521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 445627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 381079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 313754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 249946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 192976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 144014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 103442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                  71935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                  48054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                  31002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                  19213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                  11542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                   6563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                   3781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                   2032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                   1029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                    525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                    251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                    121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  23620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  67263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 135194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 222868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 317421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 403382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 470402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 518955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 554546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 581710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 602492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 618301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 627656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 632144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 636071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 626737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 216092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 139038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  92908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  64251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  45917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  34340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  26750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  22188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  18867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  16446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  14686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  13530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  12649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  12016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  11547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  11304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  11204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  11461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  11764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  11960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  12495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  13031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  13679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  14348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  14869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  15686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  16377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  17025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  31349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  49125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  63603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  72604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  77701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  80223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  81261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 81447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 81346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 80845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 80442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 79979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 79437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 78609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 78484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 78694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 35320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 16201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  8110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  4478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  2598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  1536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       574504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.004275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3546.613719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       574495    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-196607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::458752-491519            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::589824-622591            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-688127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.57286e+06-1.60563e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.83501e+06-1.86778e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        574504                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       574504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.023930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.020940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.409879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        570952     99.38%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          2298      0.40%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           927      0.16%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           220      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            51      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            19      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-105            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-141            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        574504                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   69504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              2206323456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            589175936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3268.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    872.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  675112042836                       # Total gap between requests
system.mem_ctrls.avgGap                      15455.98                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        17792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    551199360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        17152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    552274368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        17792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    550396032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    552314176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    589171968                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 26354.142580403997                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 816456077.094617366791                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 25406.151840101698                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 818048417.141103148460                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 26354.142580403997                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 815266159.117389917374                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 25595.749988162159                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 818107382.165149927139                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 872702453.296381592751                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          278                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      8612766                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          268                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      8629564                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          278                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      8600214                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          270                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      8630166                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      9205874                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     30048109                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 1615536911021                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     38747161                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 1593877414028                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     36252748                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 1613652839318                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     41371255                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 1600270108283                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 44017026248670                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    108086.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    187574.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst    144578.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    184699.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    130405.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    187629.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    153226.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    185427.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4781406.55                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         28407500                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets             170653                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                  1971382                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                3549303                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            6                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            7                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8           10                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            7                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            9                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        17792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    551217024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        17152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    552292096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        17792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    550413696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    552330624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    2206324352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        17792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        17152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        17792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        70528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    589175936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    589175936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          278                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      8612766                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          268                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      8629564                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          278                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      8600214                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          270                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      8630166                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       34473818                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      9205874                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       9205874                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data           95                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data           95                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        26354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    816482242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        25406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    818074676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        26354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    815292324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst        25596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    818131746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3268086025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        26354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        25406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        26354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst        25596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       104469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    872708331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       872708331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    872708331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data           95                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data           95                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        26354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    816482242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        25406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    818074676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        26354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    815292324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst        25596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    818131746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4140794356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             34472718                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             9205812                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1087136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1088199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1058890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1073616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1060374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1062460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1072940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1066315                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1082304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1078774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1079956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1080697                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1079076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1078085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1080732                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1087009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16      1103850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17      1102082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18      1064341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19      1067247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20      1070116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21      1080407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22      1083644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23      1086422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24      1099496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25      1100851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26      1084340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27      1075770                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28      1051547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29      1049365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30      1068110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31      1068567                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       286878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       288397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       283625                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       286749                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       284403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       285775                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       286982                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       287660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       289971                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       289774                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       287928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       288992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       287446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       288538                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       288049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       289767                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       291138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       291588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       286468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       287599                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       287096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       289358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       287695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       288928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       292092                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       293034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       287889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       287473                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       282757                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       283116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       283983                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       284664                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            5820486908667                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          114863096376                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       6423483691923                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               168843.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          186335.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            13598203                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1672812                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            39.45                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           18.17                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     28407511                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    98.404440                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    81.626474                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   101.379697                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     21525713     75.77%     75.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      5326989     18.75%     94.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       856790      3.02%     97.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       272634      0.96%     98.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       141715      0.50%     99.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        85741      0.30%     99.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        51526      0.18%     99.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        33591      0.12%     99.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       112812      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     28407511                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            2206253952                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          589171968                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3267.981746                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              872.702453                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   21.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               17.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               34.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    88595994221.279999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    117787221885.740250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   145003172865.062958                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  34600007578.756569                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 240689967438.820740                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 569009986627.321777                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 3507733081.310707                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1199194083698.669678                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1776.288886                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    110651732                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  60807600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 614193816745                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           25612353                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      9205874                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25193176                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8861465                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8861465                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       25612353                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port    103346686                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total    103346686                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              103346686                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   2795500288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   2795500288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2795500288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          34473818                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                34473818    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            34473818                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         35197172880                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        62938909272                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       36956095                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     34522525                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       614543                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     19994313                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       19988667                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.971762                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         916725                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       913481                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       900190                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        13291                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          252                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    135921421                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1041                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       614267                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   2008618158                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.222155                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.161652                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1902031197     94.69%     94.69% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     37814170      1.88%     96.58% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5184874      0.26%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9265926      0.46%     97.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4     10771348      0.54%     97.83% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3163105      0.16%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3914594      0.19%     98.18% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3928531      0.20%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     32544413      1.62%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   2008618158                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249568171                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     446225198                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          107781794                       # Number of memory references committed
system.switch_cpus0.commit.loads             80105297                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          23585681                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         286576664                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          242313439                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       832945                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       267803      0.06%      0.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    187050428     41.92%     41.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     72560512     16.26%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     28505654      6.39%     64.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp     29436728      6.60%     71.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      5663951      1.27%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     14904968      3.34%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     16920731      3.79%     79.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      7919876      1.77%     81.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     63184566     14.16%     95.57% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19756621      4.43%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    446225198                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     32544413                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        15587362                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1927689575                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         52135308                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     30207719                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1696521                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17754573                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          394                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     625614144                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         2441                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          123212545                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           65087686                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              2727512                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               329561                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       854545                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             359985683                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           36956095                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     21805582                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           2024762629                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        3393794                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles          104                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles         2319                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         46489770                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   2027316494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.339301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.501257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1912715673     94.35%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4871865      0.24%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        12946977      0.64%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7670440      0.38%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         6757685      0.33%     95.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        10287536      0.51%     96.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         6421979      0.32%     96.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         8061711      0.40%     97.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        57582628      2.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   2027316494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.018229                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.177563                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           46489959                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  217                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            1086784                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       36048016                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1357                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         7395                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      38991803                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      6718999                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache         10096                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 675112079466                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1696521                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        27072393                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles     1154878162                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         68969382                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    774700027                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     611600412                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     10737297                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents     170508349                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     355757973                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     380809174                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    624859824                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1460987225                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       607028790                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        384195308                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    471713368                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       153146328                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        166103417                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              2544222640                       # The number of ROB reads
system.switch_cpus0.rob.writes             1182999849                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249568171                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          446225198                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       34753258                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     32813110                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       556888                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     18998036                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       18993794                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.977671                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         771394                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       774569                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       761885                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        12684                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          213                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    132127503                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          674                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       556635                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   2009139116                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.210481                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.129868                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1907332490     94.93%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     36484230      1.82%     96.75% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5151235      0.26%     97.01% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      8990860      0.45%     97.45% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      9925456      0.49%     97.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3047739      0.15%     98.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3841945      0.19%     98.29% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3787322      0.19%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     30577839      1.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   2009139116                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    237037201                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     422885435                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          102044562                       # Number of memory references committed
system.switch_cpus1.commit.loads             76075028                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                 60                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          21931342                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         274625183                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          227344741                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       717494                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       173005      0.04%      0.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    175877627     41.59%     41.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     41.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     41.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     69318734     16.39%     58.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     58.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     58.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        34534      0.01%     58.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     58.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     58.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     58.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     58.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     58.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     27432179      6.49%     64.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp     28295814      6.69%     71.21% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      5361900      1.27%     72.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     14347080      3.39%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     15626098      3.70%     79.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      7155492      1.69%     81.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     60448930     14.29%     95.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     18814042      4.45%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    422885435                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     30577839                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        15145691                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1932299023                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         48680968                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     29565828                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1620867                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     16831305                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          306                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     596692314                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         1791                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          118715012                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           62785842                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              2711160                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               328544                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       817287                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             344282085                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           34753258                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     20527073                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           2024871855                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        3242314                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           43                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles         2038                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         44428536                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          180                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   2027312380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.324432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.468815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1917506948     94.58%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4748643      0.23%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        12459070      0.61%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7323971      0.36%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         6592131      0.33%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         9832042      0.48%     96.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         6294116      0.31%     96.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         7650980      0.38%     97.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        54904479      2.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   2027312380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.017142                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.169818                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           44428629                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  121                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             885413                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       35247469                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          938                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         5824                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      38224262                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      6935999                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache         10858                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 675112079466                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1620867                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        26350437                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles     1152847880                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         65141726                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    781351467                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     583192071                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents     10291652                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents     173340735                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     353076798                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     389737253                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    595809680                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1393163338                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       577412291                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        368889124                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    447549152                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       148260444                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        162901690                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              2519794797                       # The number of ROB reads
system.switch_cpus1.rob.writes             1128204965                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        237037201                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          422885435                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       36995875                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     34556395                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       614345                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     20012026                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       20006473                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.972252                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         919813                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       916521                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       903215                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        13306                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          236                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    135970502                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1042                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       614083                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   2008609065                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.222538                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.161619                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1901508913     94.67%     94.67% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     38194518      1.90%     96.57% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5202987      0.26%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9215596      0.46%     97.29% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4     10883866      0.54%     97.83% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3207935      0.16%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      4052028      0.20%     98.19% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3887928      0.19%     98.38% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     32455294      1.62%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   2008609065                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     446992435                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          107949271                       # Number of memory references committed
system.switch_cpus2.commit.loads             80236816                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          23624430                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         287099445                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          242688981                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       836070                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       267809      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    187368802     41.92%     41.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     72687698     16.26%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     28564268      6.39%     64.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp     29488972      6.60%     71.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      5675767      1.27%     72.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     14936488      3.34%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     16947031      3.79%     79.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      7929960      1.77%     81.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     63289785     14.16%     95.57% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19782495      4.43%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    446992435                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     32455294                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        15514944                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1927640518                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         52384893                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     30072667                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1697163                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17772562                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          390                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     626468761                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         2413                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          123942361                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           65150390                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              2728234                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               329650                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       861421                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             360449584                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           36995875                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     21829501                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           2024749016                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        3395068                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          113                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2110                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         46542016                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          182                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   2027310194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.339726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.502145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1912484094     94.34%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4987307      0.25%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        12953661      0.64%     95.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7695369      0.38%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6766345      0.33%     95.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        10283748      0.51%     96.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         6448729      0.32%     96.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         7953869      0.39%     97.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        57737072      2.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   2027310194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.018248                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.177792                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           46542214                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  226                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            1088678                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       36069323                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1353                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         7411                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      39019580                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      7221851                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          9768                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 675112079466                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1697163                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        27052113                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles     1178234438                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         69038081                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    751288390                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     612446335                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents     10542412                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents     166963432                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     333556833                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     379522878                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    625723073                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1463032677                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       607748514                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        384893958                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    472518032                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       153204808                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        166160534                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              2545108116                       # The number of ROB reads
system.switch_cpus2.rob.writes             1184635404                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          446992435                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       35164449                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     33116176                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       567332                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     19170145                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       19165622                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.976406                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         802989                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       803571                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       791210                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        12361                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          215                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    132787445                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          765                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       567139                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   2009043537                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.212445                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.134939                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1906583835     94.90%     94.90% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     36506784      1.82%     96.72% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5136457      0.26%     96.97% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      8976050      0.45%     97.42% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      9962388      0.50%     97.92% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3223902      0.16%     98.08% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      4141952      0.21%     98.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3815102      0.19%     98.47% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     30697067      1.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   2009043537                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    239112756                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     426810872                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          103004021                       # Number of memory references committed
system.switch_cpus3.commit.loads             76730499                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          22246533                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         276354881                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          230058535                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       741910                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       194718      0.05%      0.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    177902653     41.68%     41.73% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     41.73% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     41.73% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     69800420     16.35%     58.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        38832      0.01%     58.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     27582114      6.46%     64.55% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp     28448701      6.67%     71.22% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      5413731      1.27%     72.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     14425682      3.38%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     15883424      3.72%     79.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      7317168      1.71%     81.30% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     60847075     14.26%     95.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     18956354      4.44%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    426810872                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     30697067                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        15188685                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1931536168                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         49345936                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     29602197                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1633332                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     16993225                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          328                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     601541204                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         1919                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          119977168                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           63151426                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              2711931                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               328607                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       824087                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             346918412                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           35164449                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     20759821                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           2024843937                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3267288                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles          123                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles         4530                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         44786582                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          197                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   2027306321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.326917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.474264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1916633716     94.54%     94.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4845020      0.24%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        12536540      0.62%     95.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         7399168      0.36%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6636157      0.33%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         9892352      0.49%     96.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6309076      0.31%     96.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         7649775      0.38%     97.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        55404517      2.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   2027306321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.017345                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.171118                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           44786766                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  214                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18894274323489                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             931043                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       35366842                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1034                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         6315                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      38323489                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      7397172                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache         11234                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 675112079466                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1633332                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        26449756                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles     1172731389                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         65801841                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    760690000                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     587956188                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents     10401843                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents     167115534                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     334944875                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     387049664                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    600698056                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1404579175                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       582621289                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        371112003                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    451601523                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       149096486                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        162958274                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              2524144403                       # The number of ROB reads
system.switch_cpus3.rob.writes             1137465594                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        239112756                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          426810872                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
