GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Gowin\FPGA_study\fpga_led\src\led.v'
WARN  (EX3792) : Literal value 'd111110 truncated to fit in 6 bits("D:\Gowin\FPGA_study\fpga_led\src\led.v":42)
Compiling module 'led'("D:\Gowin\FPGA_study\fpga_led\src\led.v":1)
NOTE  (EX0101) : Current top module is "led"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Gowin\FPGA_study\fpga_led\impl\gwsynthesis\fpga_led.vg" completed
[100%] Generate report file "D:\Gowin\FPGA_study\fpga_led\impl\gwsynthesis\fpga_led_syn.rpt.html" completed
GowinSynthesis finish
