# Verilog-SystemVerilog-Projects
Richard Ojo's previous projects using Verilog and SystemVerilog.                
Each project folder contains that projects src files(Modules, TestBenches, etc.).   
Simulations and Synthesis conducted using Xilinx Vivado and Mentor Graphics ModelSim.
