Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Feb  2 19:57:08 2025
| Host         : r7515ed520 running 64-bit CentOS Linux release 8.5.2111
| Command      : report_utilization -file vivado_synth.rpt
| Design       : myproject
| Device       : xcu55c-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+---------+-------+------------+-----------+-------+
|          Site Type         |   Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+---------+-------+------------+-----------+-------+
| CLB LUTs*                  | 1016346 |     0 |          0 |   1303680 | 77.96 |
|   LUT as Logic             |  972689 |     0 |          0 |   1303680 | 74.61 |
|   LUT as Memory            |   43657 |     0 |          0 |    600960 |  7.26 |
|     LUT as Distributed RAM |   42438 |     0 |            |           |       |
|     LUT as Shift Register  |    1219 |     0 |            |           |       |
| CLB Registers              |  138282 |     0 |          0 |   2607360 |  5.30 |
|   Register as Flip Flop    |  138282 |     0 |          0 |   2607360 |  5.30 |
|   Register as Latch        |       0 |     0 |          0 |   2607360 |  0.00 |
| CARRY8                     |   13682 |     0 |          0 |    162960 |  8.40 |
| F7 Muxes                   |  331705 |     0 |          0 |    651840 | 50.89 |
| F8 Muxes                   |  120769 |     0 |          0 |    325920 | 37.05 |
| F9 Muxes                   |       0 |     0 |          0 |    162960 |  0.00 |
+----------------------------+---------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 0      |          Yes |           - |          Set |
| 0      |          Yes |           - |        Reset |
| 1450   |          Yes |         Set |            - |
| 136832 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+--------+
|     Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+-------------------+------+-------+------------+-----------+--------+
| Block RAM Tile    | 4200 |     0 |          0 |      2016 | 208.33 |
|   RAMB36/FIFO*    | 4200 |     0 |          0 |      2016 | 208.33 |
|     RAMB36E2 only | 4200 |       |            |           |        |
|   RAMB18          |    0 |     0 |          0 |      4032 |   0.00 |
| URAM              |  432 |     0 |          0 |       960 |  45.00 |
+-------------------+------+-------+------------+-----------+--------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           | 1403 |     0 |          0 |      9024 | 15.55 |
|   DSP48E2 only | 1403 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   60 |     0 |          0 |       624 |  9.62 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    1 |     0 |          0 |       288 |  0.35 |
| BUFGCE_DIV |    0 |     0 |          0 |        48 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       576 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        96 |  0.00 |
| PLL        |    0 |     0 |          0 |        24 |  0.00 |
| MMCM       |    0 |     0 |          0 |        12 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| CMACE4               |    0 |     0 |          0 |         8 |  0.00 |
| GTYE4_CHANNEL        |    0 |     0 |          0 |        40 |  0.00 |
| GTYE4_COMMON         |    0 |     0 |          0 |        10 |  0.00 |
| HBM_REF_CLK          |    0 |     0 |          0 |         2 |  0.00 |
| HBM_SNGLBLI_INTF_APB |    0 |     0 |          0 |        32 |  0.00 |
| HBM_SNGLBLI_INTF_AXI |    0 |     0 |          0 |        32 |  0.00 |
| ILKNE4               |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        20 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        20 |  0.00 |
| PCIE40E4             |    0 |     0 |          0 |         2 |  0.00 |
| PCIE4CE4             |    0 |     0 |          0 |         4 |  0.00 |
| SYSMONE4             |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         3 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+--------+---------------------+
| Ref Name |  Used  | Functional Category |
+----------+--------+---------------------+
| LUT6     | 828308 |                 CLB |
| MUXF7    | 331705 |                 CLB |
| FDRE     | 136832 |            Register |
| MUXF8    | 120769 |                 CLB |
| LUT3     |  59535 |                 CLB |
| LUT5     |  53044 |                 CLB |
| LUT2     |  41978 |                 CLB |
| RAMD64E  |  41088 |                 CLB |
| LUT4     |  36891 |                 CLB |
| CARRY8   |  13682 |                 CLB |
| LUT1     |   5592 |                 CLB |
| RAMB36E2 |   4200 |            BLOCKRAM |
| FDSE     |   1450 |            Register |
| DSP48E2  |   1403 |          Arithmetic |
| RAMS64E  |   1350 |                 CLB |
| SRL16E   |   1219 |                 CLB |
| URAM288  |    432 |            BLOCKRAM |
| OBUF     |     37 |                 I/O |
| INBUF    |     23 |                 I/O |
| IBUFCTRL |     23 |              Others |
| BUFGCE   |      1 |               Clock |
+----------+--------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     23040 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     23040 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |
+-----------+------+------+------+


13. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


