# Spartan6---DSP48A1
Verilog implementation of a DSP48A1-based arithmetic unit with pipeline registers, OPMODE decoding, carry logic, pre/post adders, and cascading support. Designed for FPGA simulation and synthesis, ideal for high-speed signal processing applications.
