Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Mar  1 16:31:35 2022
| Host         : discovery running 64-bit Ubuntu 21.10
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mux_3bit_4to1_timing_summary_routed.rpt -pb mux_3bit_4to1_timing_summary_routed.pb -rpx mux_3bit_4to1_timing_summary_routed.rpx -warn_on_violation
| Design       : mux_3bit_4to1
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_i[2]
                            (input port)
  Destination:            f_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.496ns  (logic 4.601ns (40.024%)  route 6.895ns (59.976%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  b_i[2] (IN)
                         net (fo=0)                   0.000     0.000    b_i[2]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  b_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.824     4.768    b_i_IBUF[2]
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.892 r  f_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.071     7.963    f_o_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533    11.496 r  f_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.496    f_o[2]
    J13                                                               r  f_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_i[1]
                            (input port)
  Destination:            f_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.121ns  (logic 4.619ns (41.534%)  route 6.502ns (58.466%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  b_i[1] (IN)
                         net (fo=0)                   0.000     0.000    b_i[1]
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  b_i_IBUF[1]_inst/O
                         net (fo=1, routed)           3.996     4.948    b_i_IBUF[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.072 r  f_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.506     7.578    f_o_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.543    11.121 r  f_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.121    f_o[1]
    K15                                                               r  f_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_i[0]
                            (input port)
  Destination:            f_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.152ns  (logic 5.139ns (50.622%)  route 5.013ns (49.378%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sel_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sel_i_IBUF[0]_inst/O
                         net (fo=3, routed)           2.199     3.690    sel_i_IBUF[0]
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124     3.814 r  f_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.814     6.627    f_o_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.524    10.152 r  f_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.152    f_o[0]
    H17                                                               r  f_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_i[0]
                            (input port)
  Destination:            f_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.512ns (55.600%)  route 1.207ns (44.400%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  a_i[0] (IN)
                         net (fo=0)                   0.000     0.000    a_i[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  a_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.407     0.649    a_i_IBUF[0]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.045     0.694 r  f_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.801     1.494    f_o_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.225     2.719 r  f_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.719    f_o[0]
    H17                                                               r  f_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_i[1]
                            (input port)
  Destination:            f_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.780ns  (logic 1.548ns (55.676%)  route 1.232ns (44.324%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  a_i[1] (IN)
                         net (fo=0)                   0.000     0.000    a_i[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  a_i_IBUF[1]_inst/O
                         net (fo=1, routed)           0.551     0.810    a_i_IBUF[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.045     0.855 r  f_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.681     1.536    f_o_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.244     2.780 r  f_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.780    f_o[1]
    K15                                                               r  f_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_i[2]
                            (input port)
  Destination:            f_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.129ns  (logic 1.528ns (48.843%)  route 1.601ns (51.157%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  a_i[2] (IN)
                         net (fo=0)                   0.000     0.000    a_i[2]
    U18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.681     0.930    a_i_IBUF[2]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.045     0.975 r  f_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.920     1.895    f_o_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.234     3.129 r  f_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.129    f_o[2]
    J13                                                               r  f_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





