# fde_ip
An IP to fetch, decode and execute register-register RISC-V code (runnable on a Xilinx FPGA, e.g. as on the Pynq-Z1 development board)
