// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="DCT,hls_ip_2015_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.465000,HLS_SYN_LAT=1218,HLS_SYN_TPT=873,HLS_SYN_MEM=8,HLS_SYN_DSP=23,HLS_SYN_FF=11369,HLS_SYN_LUT=18339}" *)

module DCT (
        ap_clk,
        ap_rst,
        X_dout,
        X_empty_n,
        X_read,
        Y_din,
        Y_full_n,
        Y_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input  [31:0] X_dout;
input   X_empty_n;
output   X_read;
output  [31:0] Y_din;
input   Y_full_n;
output   Y_write;

wire   [6:0] Xbuff_i_address0;
wire    Xbuff_i_ce0;
wire    Xbuff_i_we0;
wire   [31:0] Xbuff_i_d0;
wire   [31:0] Xbuff_i_q0;
wire   [6:0] Xbuff_t_address0;
wire    Xbuff_t_ce0;
wire    Xbuff_t_we0;
wire   [31:0] Xbuff_t_d0;
wire   [31:0] Xbuff_t_q0;
wire    Xbuff_U_ap_dummy_ce;
wire   [5:0] Xmat_i_address0;
wire    Xmat_i_ce0;
wire    Xmat_i_we0;
wire   [31:0] Xmat_i_d0;
wire   [31:0] Xmat_i_q0;
wire   [5:0] Xmat_t_address0;
wire    Xmat_t_ce0;
wire    Xmat_t_we0;
wire   [31:0] Xmat_t_d0;
wire   [31:0] Xmat_t_q0;
wire    Xmat_U_ap_dummy_ce;
wire   [5:0] Ymat_i_address0;
wire    Ymat_i_ce0;
wire    Ymat_i_we0;
wire   [31:0] Ymat_i_d0;
wire   [31:0] Ymat_i_q0;
wire   [5:0] Ymat_t_address0;
wire    Ymat_t_ce0;
wire    Ymat_t_we0;
wire   [31:0] Ymat_t_d0;
wire   [31:0] Ymat_t_q0;
wire    Ymat_U_ap_dummy_ce;
reg    DCT_Loop_1_proc_U0_ap_start = 1'b0;
wire    DCT_Loop_1_proc_U0_ap_done;
reg    DCT_Loop_1_proc_U0_ap_continue;
wire    DCT_Loop_1_proc_U0_ap_idle;
wire    DCT_Loop_1_proc_U0_ap_ready;
wire   [31:0] DCT_Loop_1_proc_U0_X_dout;
wire    DCT_Loop_1_proc_U0_X_empty_n;
wire    DCT_Loop_1_proc_U0_X_read;
wire   [6:0] DCT_Loop_1_proc_U0_Xbuff_address0;
wire    DCT_Loop_1_proc_U0_Xbuff_ce0;
wire    DCT_Loop_1_proc_U0_Xbuff_we0;
wire   [31:0] DCT_Loop_1_proc_U0_Xbuff_d0;
wire   [31:0] DCT_Loop_1_proc_U0_ap_return_0;
wire   [31:0] DCT_Loop_1_proc_U0_ap_return_1;
reg    ap_chn_write_DCT_Loop_1_proc_U0_Xbuff;
wire    DCT_Loop_1_proc_U0_Xbuff_pipo_status;
reg    ap_reg_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status = 1'b0;
reg    ap_sig_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status;
reg    ap_chn_write_DCT_Loop_1_proc_U0_opt_type_02_loc_loc_loc_channe;
wire    opt_type_02_loc_loc_loc_channe_full_n;
reg    ap_reg_ready_opt_type_02_loc_loc_loc_channe_full_n = 1'b0;
reg    ap_sig_ready_opt_type_02_loc_loc_loc_channe_full_n;
reg    ap_chn_write_DCT_Loop_1_proc_U0_opt_type_02_loc_loc_loc_channe_1;
wire    opt_type_02_loc_loc_loc_channe_1_full_n;
reg    ap_reg_ready_opt_type_02_loc_loc_loc_channe_1_full_n = 1'b0;
reg    ap_sig_ready_opt_type_02_loc_loc_loc_channe_1_full_n;
wire    DCT_Loop_2_proc_U0_ap_start;
wire    DCT_Loop_2_proc_U0_ap_done;
wire    DCT_Loop_2_proc_U0_ap_continue;
wire    DCT_Loop_2_proc_U0_ap_idle;
wire    DCT_Loop_2_proc_U0_ap_ready;
wire   [6:0] DCT_Loop_2_proc_U0_Xbuff_address0;
wire    DCT_Loop_2_proc_U0_Xbuff_ce0;
wire   [31:0] DCT_Loop_2_proc_U0_Xbuff_q0;
wire   [5:0] DCT_Loop_2_proc_U0_Xmat_address0;
wire    DCT_Loop_2_proc_U0_Xmat_ce0;
wire    DCT_Loop_2_proc_U0_Xmat_we0;
wire   [31:0] DCT_Loop_2_proc_U0_Xmat_d0;
wire    ap_chn_write_DCT_Loop_2_proc_U0_Xmat;
wire    DCT_Loop_2_proc_U0_Xmat_pipo_status;
wire    DCT_Block_proc1_U0_ap_start;
wire    DCT_Block_proc1_U0_ap_done;
wire    DCT_Block_proc1_U0_ap_continue;
wire    DCT_Block_proc1_U0_ap_idle;
wire    DCT_Block_proc1_U0_ap_ready;
wire   [31:0] DCT_Block_proc1_U0_p_read;
wire   [5:0] DCT_Block_proc1_U0_Xmat_address0;
wire    DCT_Block_proc1_U0_Xmat_ce0;
wire   [31:0] DCT_Block_proc1_U0_Xmat_q0;
wire   [5:0] DCT_Block_proc1_U0_Ymat_address0;
wire    DCT_Block_proc1_U0_Ymat_ce0;
wire    DCT_Block_proc1_U0_Ymat_we0;
wire   [31:0] DCT_Block_proc1_U0_Ymat_d0;
wire    ap_chn_write_DCT_Block_proc1_U0_Ymat;
wire    DCT_Block_proc1_U0_Ymat_pipo_status;
wire    DCT_Loop_3_proc1_U0_ap_start;
wire    DCT_Loop_3_proc1_U0_ap_done;
wire    DCT_Loop_3_proc1_U0_ap_continue;
wire    DCT_Loop_3_proc1_U0_ap_idle;
wire    DCT_Loop_3_proc1_U0_ap_ready;
wire   [31:0] DCT_Loop_3_proc1_U0_Y_din;
wire    DCT_Loop_3_proc1_U0_Y_full_n;
wire    DCT_Loop_3_proc1_U0_Y_write;
wire   [31:0] DCT_Loop_3_proc1_U0_p_read;
wire   [5:0] DCT_Loop_3_proc1_U0_Ymat_address0;
wire    DCT_Loop_3_proc1_U0_Ymat_ce0;
wire   [31:0] DCT_Loop_3_proc1_U0_Ymat_q0;
wire    ap_sig_hs_continue;
wire    Xbuff_i_full_n;
wire    Xbuff_i_write;
wire    Xbuff_t_empty_n;
wire    Xbuff_t_read;
wire    Xmat_i_full_n;
wire    Xmat_i_write;
wire    Xmat_t_empty_n;
wire    Xmat_t_read;
wire    Ymat_i_full_n;
wire    Ymat_i_write;
wire    Ymat_t_empty_n;
wire    Ymat_t_read;
wire    opt_type_02_loc_loc_loc_channe_U_ap_dummy_ce;
wire   [31:0] opt_type_02_loc_loc_loc_channe_din;
wire    opt_type_02_loc_loc_loc_channe_write;
wire   [31:0] opt_type_02_loc_loc_loc_channe_dout;
wire    opt_type_02_loc_loc_loc_channe_empty_n;
wire    opt_type_02_loc_loc_loc_channe_read;
wire    opt_type_02_loc_loc_loc_channe_1_U_ap_dummy_ce;
wire   [31:0] opt_type_02_loc_loc_loc_channe_1_din;
wire    opt_type_02_loc_loc_loc_channe_1_write;
wire   [31:0] opt_type_02_loc_loc_loc_channe_1_dout;
wire    opt_type_02_loc_loc_loc_channe_1_empty_n;
wire    opt_type_02_loc_loc_loc_channe_1_read;
reg    ap_CS;
reg    ap_sig_hs_done;


DCT_Xbuff #(
    .DataWidth( 32 ),
    .AddressRange( 66 ),
    .AddressWidth( 7 ))
Xbuff_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .i_address0( Xbuff_i_address0 ),
    .i_ce0( Xbuff_i_ce0 ),
    .i_we0( Xbuff_i_we0 ),
    .i_d0( Xbuff_i_d0 ),
    .i_q0( Xbuff_i_q0 ),
    .t_address0( Xbuff_t_address0 ),
    .t_ce0( Xbuff_t_ce0 ),
    .t_we0( Xbuff_t_we0 ),
    .t_d0( Xbuff_t_d0 ),
    .t_q0( Xbuff_t_q0 ),
    .i_ce( Xbuff_U_ap_dummy_ce ),
    .t_ce( Xbuff_U_ap_dummy_ce ),
    .i_full_n( Xbuff_i_full_n ),
    .i_write( Xbuff_i_write ),
    .t_empty_n( Xbuff_t_empty_n ),
    .t_read( Xbuff_t_read )
);

DCT_Xmat #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
Xmat_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .i_address0( Xmat_i_address0 ),
    .i_ce0( Xmat_i_ce0 ),
    .i_we0( Xmat_i_we0 ),
    .i_d0( Xmat_i_d0 ),
    .i_q0( Xmat_i_q0 ),
    .t_address0( Xmat_t_address0 ),
    .t_ce0( Xmat_t_ce0 ),
    .t_we0( Xmat_t_we0 ),
    .t_d0( Xmat_t_d0 ),
    .t_q0( Xmat_t_q0 ),
    .i_ce( Xmat_U_ap_dummy_ce ),
    .t_ce( Xmat_U_ap_dummy_ce ),
    .i_full_n( Xmat_i_full_n ),
    .i_write( Xmat_i_write ),
    .t_empty_n( Xmat_t_empty_n ),
    .t_read( Xmat_t_read )
);

DCT_Xmat #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
Ymat_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .i_address0( Ymat_i_address0 ),
    .i_ce0( Ymat_i_ce0 ),
    .i_we0( Ymat_i_we0 ),
    .i_d0( Ymat_i_d0 ),
    .i_q0( Ymat_i_q0 ),
    .t_address0( Ymat_t_address0 ),
    .t_ce0( Ymat_t_ce0 ),
    .t_we0( Ymat_t_we0 ),
    .t_d0( Ymat_t_d0 ),
    .t_q0( Ymat_t_q0 ),
    .i_ce( Ymat_U_ap_dummy_ce ),
    .t_ce( Ymat_U_ap_dummy_ce ),
    .i_full_n( Ymat_i_full_n ),
    .i_write( Ymat_i_write ),
    .t_empty_n( Ymat_t_empty_n ),
    .t_read( Ymat_t_read )
);

DCT_Loop_1_proc DCT_Loop_1_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( DCT_Loop_1_proc_U0_ap_start ),
    .ap_done( DCT_Loop_1_proc_U0_ap_done ),
    .ap_continue( DCT_Loop_1_proc_U0_ap_continue ),
    .ap_idle( DCT_Loop_1_proc_U0_ap_idle ),
    .ap_ready( DCT_Loop_1_proc_U0_ap_ready ),
    .X_dout( DCT_Loop_1_proc_U0_X_dout ),
    .X_empty_n( DCT_Loop_1_proc_U0_X_empty_n ),
    .X_read( DCT_Loop_1_proc_U0_X_read ),
    .Xbuff_address0( DCT_Loop_1_proc_U0_Xbuff_address0 ),
    .Xbuff_ce0( DCT_Loop_1_proc_U0_Xbuff_ce0 ),
    .Xbuff_we0( DCT_Loop_1_proc_U0_Xbuff_we0 ),
    .Xbuff_d0( DCT_Loop_1_proc_U0_Xbuff_d0 ),
    .ap_return_0( DCT_Loop_1_proc_U0_ap_return_0 ),
    .ap_return_1( DCT_Loop_1_proc_U0_ap_return_1 )
);

DCT_Loop_2_proc DCT_Loop_2_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( DCT_Loop_2_proc_U0_ap_start ),
    .ap_done( DCT_Loop_2_proc_U0_ap_done ),
    .ap_continue( DCT_Loop_2_proc_U0_ap_continue ),
    .ap_idle( DCT_Loop_2_proc_U0_ap_idle ),
    .ap_ready( DCT_Loop_2_proc_U0_ap_ready ),
    .Xbuff_address0( DCT_Loop_2_proc_U0_Xbuff_address0 ),
    .Xbuff_ce0( DCT_Loop_2_proc_U0_Xbuff_ce0 ),
    .Xbuff_q0( DCT_Loop_2_proc_U0_Xbuff_q0 ),
    .Xmat_address0( DCT_Loop_2_proc_U0_Xmat_address0 ),
    .Xmat_ce0( DCT_Loop_2_proc_U0_Xmat_ce0 ),
    .Xmat_we0( DCT_Loop_2_proc_U0_Xmat_we0 ),
    .Xmat_d0( DCT_Loop_2_proc_U0_Xmat_d0 )
);

DCT_Block_proc1 DCT_Block_proc1_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( DCT_Block_proc1_U0_ap_start ),
    .ap_done( DCT_Block_proc1_U0_ap_done ),
    .ap_continue( DCT_Block_proc1_U0_ap_continue ),
    .ap_idle( DCT_Block_proc1_U0_ap_idle ),
    .ap_ready( DCT_Block_proc1_U0_ap_ready ),
    .p_read( DCT_Block_proc1_U0_p_read ),
    .Xmat_address0( DCT_Block_proc1_U0_Xmat_address0 ),
    .Xmat_ce0( DCT_Block_proc1_U0_Xmat_ce0 ),
    .Xmat_q0( DCT_Block_proc1_U0_Xmat_q0 ),
    .Ymat_address0( DCT_Block_proc1_U0_Ymat_address0 ),
    .Ymat_ce0( DCT_Block_proc1_U0_Ymat_ce0 ),
    .Ymat_we0( DCT_Block_proc1_U0_Ymat_we0 ),
    .Ymat_d0( DCT_Block_proc1_U0_Ymat_d0 )
);

DCT_Loop_3_proc1 DCT_Loop_3_proc1_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( DCT_Loop_3_proc1_U0_ap_start ),
    .ap_done( DCT_Loop_3_proc1_U0_ap_done ),
    .ap_continue( DCT_Loop_3_proc1_U0_ap_continue ),
    .ap_idle( DCT_Loop_3_proc1_U0_ap_idle ),
    .ap_ready( DCT_Loop_3_proc1_U0_ap_ready ),
    .Y_din( DCT_Loop_3_proc1_U0_Y_din ),
    .Y_full_n( DCT_Loop_3_proc1_U0_Y_full_n ),
    .Y_write( DCT_Loop_3_proc1_U0_Y_write ),
    .p_read( DCT_Loop_3_proc1_U0_p_read ),
    .Ymat_address0( DCT_Loop_3_proc1_U0_Ymat_address0 ),
    .Ymat_ce0( DCT_Loop_3_proc1_U0_Ymat_ce0 ),
    .Ymat_q0( DCT_Loop_3_proc1_U0_Ymat_q0 )
);

FIFO_DCT_opt_type_02_loc_loc_loc_channe opt_type_02_loc_loc_loc_channe_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( opt_type_02_loc_loc_loc_channe_U_ap_dummy_ce ),
    .if_write_ce( opt_type_02_loc_loc_loc_channe_U_ap_dummy_ce ),
    .if_din( opt_type_02_loc_loc_loc_channe_din ),
    .if_full_n( opt_type_02_loc_loc_loc_channe_full_n ),
    .if_write( opt_type_02_loc_loc_loc_channe_write ),
    .if_dout( opt_type_02_loc_loc_loc_channe_dout ),
    .if_empty_n( opt_type_02_loc_loc_loc_channe_empty_n ),
    .if_read( opt_type_02_loc_loc_loc_channe_read )
);

FIFO_DCT_opt_type_02_loc_loc_loc_channe_1 opt_type_02_loc_loc_loc_channe_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( opt_type_02_loc_loc_loc_channe_1_U_ap_dummy_ce ),
    .if_write_ce( opt_type_02_loc_loc_loc_channe_1_U_ap_dummy_ce ),
    .if_din( opt_type_02_loc_loc_loc_channe_1_din ),
    .if_full_n( opt_type_02_loc_loc_loc_channe_1_full_n ),
    .if_write( opt_type_02_loc_loc_loc_channe_1_write ),
    .if_dout( opt_type_02_loc_loc_loc_channe_1_dout ),
    .if_empty_n( opt_type_02_loc_loc_loc_channe_1_empty_n ),
    .if_read( opt_type_02_loc_loc_loc_channe_1_read )
);



/// DCT_Loop_1_proc_U0_ap_start assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_DCT_Loop_1_proc_U0_ap_start
    if (ap_rst == 1'b1) begin
        DCT_Loop_1_proc_U0_ap_start <= ap_const_logic_0;
    end else begin
        DCT_Loop_1_proc_U0_ap_start <= ap_const_logic_1;
    end
end

/// ap_reg_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status
    if (ap_rst == 1'b1) begin
        ap_reg_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == DCT_Loop_1_proc_U0_ap_done) & (ap_const_logic_1 == DCT_Loop_1_proc_U0_ap_continue))) begin
            ap_reg_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == DCT_Loop_1_proc_U0_ap_done) & (ap_const_logic_1 == DCT_Loop_1_proc_U0_Xbuff_pipo_status))) begin
            ap_reg_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_opt_type_02_loc_loc_loc_channe_1_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_opt_type_02_loc_loc_loc_channe_1_full_n
    if (ap_rst == 1'b1) begin
        ap_reg_ready_opt_type_02_loc_loc_loc_channe_1_full_n <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == DCT_Loop_1_proc_U0_ap_done) & (ap_const_logic_1 == DCT_Loop_1_proc_U0_ap_continue))) begin
            ap_reg_ready_opt_type_02_loc_loc_loc_channe_1_full_n <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == DCT_Loop_1_proc_U0_ap_done) & (ap_const_logic_1 == opt_type_02_loc_loc_loc_channe_1_full_n))) begin
            ap_reg_ready_opt_type_02_loc_loc_loc_channe_1_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_opt_type_02_loc_loc_loc_channe_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_opt_type_02_loc_loc_loc_channe_full_n
    if (ap_rst == 1'b1) begin
        ap_reg_ready_opt_type_02_loc_loc_loc_channe_full_n <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == DCT_Loop_1_proc_U0_ap_done) & (ap_const_logic_1 == DCT_Loop_1_proc_U0_ap_continue))) begin
            ap_reg_ready_opt_type_02_loc_loc_loc_channe_full_n <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == DCT_Loop_1_proc_U0_ap_done) & (ap_const_logic_1 == opt_type_02_loc_loc_loc_channe_full_n))) begin
            ap_reg_ready_opt_type_02_loc_loc_loc_channe_full_n <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    ap_CS <= ap_const_logic_0;
end

/// DCT_Loop_1_proc_U0_ap_continue assign process. ///
always @ (ap_sig_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status or ap_sig_ready_opt_type_02_loc_loc_loc_channe_full_n or ap_sig_ready_opt_type_02_loc_loc_loc_channe_1_full_n)
begin
    if (((ap_const_logic_1 == ap_sig_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status) & (ap_const_logic_1 == ap_sig_ready_opt_type_02_loc_loc_loc_channe_full_n) & (ap_const_logic_1 == ap_sig_ready_opt_type_02_loc_loc_loc_channe_1_full_n))) begin
        DCT_Loop_1_proc_U0_ap_continue = ap_const_logic_1;
    end else begin
        DCT_Loop_1_proc_U0_ap_continue = ap_const_logic_0;
    end
end

/// ap_chn_write_DCT_Loop_1_proc_U0_Xbuff assign process. ///
always @ (DCT_Loop_1_proc_U0_ap_done or ap_reg_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status)
begin
    if ((ap_const_logic_1 == ap_reg_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status)) begin
        ap_chn_write_DCT_Loop_1_proc_U0_Xbuff = ap_const_logic_0;
    end else begin
        ap_chn_write_DCT_Loop_1_proc_U0_Xbuff = DCT_Loop_1_proc_U0_ap_done;
    end
end

/// ap_chn_write_DCT_Loop_1_proc_U0_opt_type_02_loc_loc_loc_channe assign process. ///
always @ (DCT_Loop_1_proc_U0_ap_done or ap_reg_ready_opt_type_02_loc_loc_loc_channe_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_opt_type_02_loc_loc_loc_channe_full_n)) begin
        ap_chn_write_DCT_Loop_1_proc_U0_opt_type_02_loc_loc_loc_channe = ap_const_logic_0;
    end else begin
        ap_chn_write_DCT_Loop_1_proc_U0_opt_type_02_loc_loc_loc_channe = DCT_Loop_1_proc_U0_ap_done;
    end
end

/// ap_chn_write_DCT_Loop_1_proc_U0_opt_type_02_loc_loc_loc_channe_1 assign process. ///
always @ (DCT_Loop_1_proc_U0_ap_done or ap_reg_ready_opt_type_02_loc_loc_loc_channe_1_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_opt_type_02_loc_loc_loc_channe_1_full_n)) begin
        ap_chn_write_DCT_Loop_1_proc_U0_opt_type_02_loc_loc_loc_channe_1 = ap_const_logic_0;
    end else begin
        ap_chn_write_DCT_Loop_1_proc_U0_opt_type_02_loc_loc_loc_channe_1 = DCT_Loop_1_proc_U0_ap_done;
    end
end

/// ap_sig_hs_done assign process. ///
always @ (DCT_Loop_3_proc1_U0_ap_done)
begin
    if ((ap_const_logic_1 == DCT_Loop_3_proc1_U0_ap_done)) begin
        ap_sig_hs_done = ap_const_logic_1;
    end else begin
        ap_sig_hs_done = ap_const_logic_0;
    end
end

/// ap_sig_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status assign process. ///
always @ (DCT_Loop_1_proc_U0_Xbuff_pipo_status or ap_reg_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status)
begin
    if ((ap_const_logic_0 == ap_reg_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status)) begin
        ap_sig_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status = DCT_Loop_1_proc_U0_Xbuff_pipo_status;
    end else begin
        ap_sig_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status = ap_const_logic_1;
    end
end

/// ap_sig_ready_opt_type_02_loc_loc_loc_channe_1_full_n assign process. ///
always @ (opt_type_02_loc_loc_loc_channe_1_full_n or ap_reg_ready_opt_type_02_loc_loc_loc_channe_1_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_opt_type_02_loc_loc_loc_channe_1_full_n)) begin
        ap_sig_ready_opt_type_02_loc_loc_loc_channe_1_full_n = opt_type_02_loc_loc_loc_channe_1_full_n;
    end else begin
        ap_sig_ready_opt_type_02_loc_loc_loc_channe_1_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_opt_type_02_loc_loc_loc_channe_full_n assign process. ///
always @ (opt_type_02_loc_loc_loc_channe_full_n or ap_reg_ready_opt_type_02_loc_loc_loc_channe_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_opt_type_02_loc_loc_loc_channe_full_n)) begin
        ap_sig_ready_opt_type_02_loc_loc_loc_channe_full_n = opt_type_02_loc_loc_loc_channe_full_n;
    end else begin
        ap_sig_ready_opt_type_02_loc_loc_loc_channe_full_n = ap_const_logic_1;
    end
end
assign DCT_Block_proc1_U0_Xmat_q0 = Xmat_t_q0;
assign DCT_Block_proc1_U0_Ymat_pipo_status = Ymat_i_full_n;
assign DCT_Block_proc1_U0_ap_continue = DCT_Block_proc1_U0_Ymat_pipo_status;
assign DCT_Block_proc1_U0_ap_start = (Xmat_t_empty_n & opt_type_02_loc_loc_loc_channe_empty_n);
assign DCT_Block_proc1_U0_p_read = opt_type_02_loc_loc_loc_channe_dout;
assign DCT_Loop_1_proc_U0_X_dout = X_dout;
assign DCT_Loop_1_proc_U0_X_empty_n = X_empty_n;
assign DCT_Loop_1_proc_U0_Xbuff_pipo_status = Xbuff_i_full_n;
assign DCT_Loop_2_proc_U0_Xbuff_q0 = Xbuff_t_q0;
assign DCT_Loop_2_proc_U0_Xmat_pipo_status = Xmat_i_full_n;
assign DCT_Loop_2_proc_U0_ap_continue = DCT_Loop_2_proc_U0_Xmat_pipo_status;
assign DCT_Loop_2_proc_U0_ap_start = Xbuff_t_empty_n;
assign DCT_Loop_3_proc1_U0_Y_full_n = Y_full_n;
assign DCT_Loop_3_proc1_U0_Ymat_q0 = Ymat_t_q0;
assign DCT_Loop_3_proc1_U0_ap_continue = ap_const_logic_1;
assign DCT_Loop_3_proc1_U0_ap_start = (Ymat_t_empty_n & opt_type_02_loc_loc_loc_channe_1_empty_n);
assign DCT_Loop_3_proc1_U0_p_read = opt_type_02_loc_loc_loc_channe_1_dout;
assign X_read = DCT_Loop_1_proc_U0_X_read;
assign Xbuff_U_ap_dummy_ce = ap_const_logic_1;
assign Xbuff_i_address0 = DCT_Loop_1_proc_U0_Xbuff_address0;
assign Xbuff_i_ce0 = DCT_Loop_1_proc_U0_Xbuff_ce0;
assign Xbuff_i_d0 = DCT_Loop_1_proc_U0_Xbuff_d0;
assign Xbuff_i_we0 = DCT_Loop_1_proc_U0_Xbuff_we0;
assign Xbuff_i_write = ap_chn_write_DCT_Loop_1_proc_U0_Xbuff;
assign Xbuff_t_address0 = DCT_Loop_2_proc_U0_Xbuff_address0;
assign Xbuff_t_ce0 = DCT_Loop_2_proc_U0_Xbuff_ce0;
assign Xbuff_t_d0 = ap_const_lv32_0;
assign Xbuff_t_read = DCT_Loop_2_proc_U0_ap_ready;
assign Xbuff_t_we0 = ap_const_logic_0;
assign Xmat_U_ap_dummy_ce = ap_const_logic_1;
assign Xmat_i_address0 = DCT_Loop_2_proc_U0_Xmat_address0;
assign Xmat_i_ce0 = DCT_Loop_2_proc_U0_Xmat_ce0;
assign Xmat_i_d0 = DCT_Loop_2_proc_U0_Xmat_d0;
assign Xmat_i_we0 = DCT_Loop_2_proc_U0_Xmat_we0;
assign Xmat_i_write = DCT_Loop_2_proc_U0_ap_done;
assign Xmat_t_address0 = DCT_Block_proc1_U0_Xmat_address0;
assign Xmat_t_ce0 = DCT_Block_proc1_U0_Xmat_ce0;
assign Xmat_t_d0 = ap_const_lv32_0;
assign Xmat_t_read = DCT_Block_proc1_U0_ap_ready;
assign Xmat_t_we0 = ap_const_logic_0;
assign Y_din = DCT_Loop_3_proc1_U0_Y_din;
assign Y_write = DCT_Loop_3_proc1_U0_Y_write;
assign Ymat_U_ap_dummy_ce = ap_const_logic_1;
assign Ymat_i_address0 = DCT_Block_proc1_U0_Ymat_address0;
assign Ymat_i_ce0 = DCT_Block_proc1_U0_Ymat_ce0;
assign Ymat_i_d0 = DCT_Block_proc1_U0_Ymat_d0;
assign Ymat_i_we0 = DCT_Block_proc1_U0_Ymat_we0;
assign Ymat_i_write = DCT_Block_proc1_U0_ap_done;
assign Ymat_t_address0 = DCT_Loop_3_proc1_U0_Ymat_address0;
assign Ymat_t_ce0 = DCT_Loop_3_proc1_U0_Ymat_ce0;
assign Ymat_t_d0 = ap_const_lv32_0;
assign Ymat_t_read = DCT_Loop_3_proc1_U0_ap_ready;
assign Ymat_t_we0 = ap_const_logic_0;
assign ap_chn_write_DCT_Block_proc1_U0_Ymat = DCT_Block_proc1_U0_ap_done;
assign ap_chn_write_DCT_Loop_2_proc_U0_Xmat = DCT_Loop_2_proc_U0_ap_done;
assign ap_sig_hs_continue = ap_const_logic_0;
assign opt_type_02_loc_loc_loc_channe_1_U_ap_dummy_ce = ap_const_logic_1;
assign opt_type_02_loc_loc_loc_channe_1_din = DCT_Loop_1_proc_U0_ap_return_1;
assign opt_type_02_loc_loc_loc_channe_1_read = DCT_Loop_3_proc1_U0_ap_ready;
assign opt_type_02_loc_loc_loc_channe_1_write = ap_chn_write_DCT_Loop_1_proc_U0_opt_type_02_loc_loc_loc_channe_1;
assign opt_type_02_loc_loc_loc_channe_U_ap_dummy_ce = ap_const_logic_1;
assign opt_type_02_loc_loc_loc_channe_din = DCT_Loop_1_proc_U0_ap_return_0;
assign opt_type_02_loc_loc_loc_channe_read = DCT_Block_proc1_U0_ap_ready;
assign opt_type_02_loc_loc_loc_channe_write = ap_chn_write_DCT_Loop_1_proc_U0_opt_type_02_loc_loc_loc_channe;


endmodule //DCT

