

================================================================
== Vitis HLS Report for 'sqrt_fixed_33_33_s'
================================================================
* Date:           Thu Oct  3 02:29:06 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral_DataFlow
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.166 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.27>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x"   --->   Operation 5 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i32 %x_read"   --->   Operation 6 'zext' 'zext_ln859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Result_51 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %x_read, i32 30, i32 31"   --->   Operation 7 'partselect' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln640 = zext i2 %p_Result_51"   --->   Operation 8 'zext' 'zext_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.51ns)   --->   "%icmp_ln489 = icmp_eq  i2 %p_Result_51, i2 0"   --->   Operation 9 'icmp' 'icmp_ln489' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.62ns)   --->   "%add_ln323 = add i3 %zext_ln640, i3 7"   --->   Operation 10 'add' 'add_ln323' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln323 = sext i3 %add_ln323"   --->   Operation 11 'sext' 'sext_ln323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_52 = partset i36 @_ssdm_op_PartSet.i36.i36.i4.i32.i32, i36 %zext_ln859, i4 %sext_ln323, i32 30, i32 33"   --->   Operation 12 'partset' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%select_ln239 = select i1 %icmp_ln489, i17 0, i17 32768" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_sqrt_apfixed.h:239]   --->   Operation 13 'select' 'select_ln239' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.44ns)   --->   "%x_l_I_V_31 = select i1 %icmp_ln489, i36 %zext_ln859, i36 %p_Result_52"   --->   Operation 14 'select' 'x_l_I_V_31' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.26ns)   --->   "%select_ln489 = select i1 %icmp_ln489, i2 0, i2 2"   --->   Operation 15 'select' 'select_ln489' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln489, i1 1"   --->   Operation 16 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_53 = partselect i5 @_ssdm_op_PartSelect.i5.i36.i32.i32, i36 %x_l_I_V_31, i32 28, i32 32"   --->   Operation 17 'partselect' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln489 = zext i3 %tmp"   --->   Operation 18 'zext' 'zext_ln489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.87ns)   --->   "%icmp_ln489_1 = icmp_ult  i5 %p_Result_53, i5 %zext_ln489"   --->   Operation 19 'icmp' 'icmp_ln489_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.87ns)   --->   "%sub_ln323 = sub i5 %p_Result_53, i5 %zext_ln489"   --->   Operation 20 'sub' 'sub_ln323' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_54 = partset i36 @_ssdm_op_PartSet.i36.i36.i5.i32.i32, i36 %x_l_I_V_31, i5 %sub_ln323, i32 28, i32 32"   --->   Operation 21 'partset' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_55 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %select_ln239, i32 14, i1 1"   --->   Operation 22 'bitset' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%res_I_V_31 = select i1 %icmp_ln489_1, i17 %select_ln239, i17 %p_Result_55"   --->   Operation 23 'select' 'res_I_V_31' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.44ns)   --->   "%x_l_I_V_32 = select i1 %icmp_ln489_1, i36 %x_l_I_V_31, i36 %p_Result_54"   --->   Operation 24 'select' 'x_l_I_V_32' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %res_I_V_31, i32 13, i32 16"   --->   Operation 25 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_1, i1 1"   --->   Operation 26 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_56 = partselect i6 @_ssdm_op_PartSelect.i6.i36.i32.i32, i36 %x_l_I_V_32, i32 26, i32 31"   --->   Operation 27 'partselect' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln489_1 = zext i5 %tmp_7"   --->   Operation 28 'zext' 'zext_ln489_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.87ns)   --->   "%icmp_ln489_2 = icmp_ult  i6 %p_Result_56, i6 %zext_ln489_1"   --->   Operation 29 'icmp' 'icmp_ln489_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.88ns)   --->   "%sub_ln323_1 = sub i6 %p_Result_56, i6 %zext_ln489_1"   --->   Operation 30 'sub' 'sub_ln323_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.82>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_57 = partset i36 @_ssdm_op_PartSet.i36.i36.i6.i32.i32, i36 %x_l_I_V_32, i6 %sub_ln323_1, i32 26, i32 31"   --->   Operation 31 'partset' 'p_Result_57' <Predicate = (!icmp_ln489_2)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_58 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_31, i32 13, i1 1"   --->   Operation 32 'bitset' 'p_Result_58' <Predicate = (!icmp_ln489_2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%res_I_V_32 = select i1 %icmp_ln489_2, i17 %res_I_V_31, i17 %p_Result_58"   --->   Operation 33 'select' 'res_I_V_32' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.44ns)   --->   "%x_l_I_V_33 = select i1 %icmp_ln489_2, i36 %x_l_I_V_32, i36 %p_Result_57"   --->   Operation 34 'select' 'x_l_I_V_33' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %res_I_V_32, i32 12, i32 16"   --->   Operation 35 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp_2, i1 1"   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_59 = partselect i7 @_ssdm_op_PartSelect.i7.i36.i32.i32, i36 %x_l_I_V_33, i32 24, i32 30"   --->   Operation 37 'partselect' 'p_Result_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln489_2 = zext i6 %tmp_s"   --->   Operation 38 'zext' 'zext_ln489_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.86ns)   --->   "%icmp_ln489_3 = icmp_ult  i7 %p_Result_59, i7 %zext_ln489_2"   --->   Operation 39 'icmp' 'icmp_ln489_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.89ns)   --->   "%sub_ln323_2 = sub i7 %p_Result_59, i7 %zext_ln489_2"   --->   Operation 40 'sub' 'sub_ln323_2' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_60 = partset i36 @_ssdm_op_PartSet.i36.i36.i7.i32.i32, i36 %x_l_I_V_33, i7 %sub_ln323_2, i32 24, i32 30"   --->   Operation 41 'partset' 'p_Result_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_61 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_32, i32 12, i1 1"   --->   Operation 42 'bitset' 'p_Result_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%res_I_V_33 = select i1 %icmp_ln489_3, i17 %res_I_V_32, i17 %p_Result_61"   --->   Operation 43 'select' 'res_I_V_33' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.44ns)   --->   "%x_l_I_V_34 = select i1 %icmp_ln489_3, i36 %x_l_I_V_33, i36 %p_Result_60"   --->   Operation 44 'select' 'x_l_I_V_34' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %res_I_V_33, i32 11, i32 16"   --->   Operation 45 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %tmp_3, i1 1"   --->   Operation 46 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_62 = partselect i8 @_ssdm_op_PartSelect.i8.i36.i32.i32, i36 %x_l_I_V_34, i32 22, i32 29"   --->   Operation 47 'partselect' 'p_Result_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln489_3 = zext i7 %tmp_4"   --->   Operation 48 'zext' 'zext_ln489_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.85ns)   --->   "%icmp_ln489_4 = icmp_ult  i8 %p_Result_62, i8 %zext_ln489_3"   --->   Operation 49 'icmp' 'icmp_ln489_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.90ns)   --->   "%sub_ln323_3 = sub i8 %p_Result_62, i8 %zext_ln489_3"   --->   Operation 50 'sub' 'sub_ln323_3' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_63 = partset i36 @_ssdm_op_PartSet.i36.i36.i8.i32.i32, i36 %x_l_I_V_34, i8 %sub_ln323_3, i32 22, i32 29"   --->   Operation 51 'partset' 'p_Result_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_64 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_33, i32 11, i1 1"   --->   Operation 52 'bitset' 'p_Result_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%res_I_V_34 = select i1 %icmp_ln489_4, i17 %res_I_V_33, i17 %p_Result_64"   --->   Operation 53 'select' 'res_I_V_34' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.44ns)   --->   "%x_l_I_V_35 = select i1 %icmp_ln489_4, i36 %x_l_I_V_34, i36 %p_Result_63"   --->   Operation 54 'select' 'x_l_I_V_35' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %res_I_V_34, i32 10, i32 16"   --->   Operation 55 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_6, i1 1"   --->   Operation 56 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_65 = partselect i9 @_ssdm_op_PartSelect.i9.i36.i32.i32, i36 %x_l_I_V_35, i32 20, i32 28"   --->   Operation 57 'partselect' 'p_Result_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln489_4 = zext i8 %tmp_5"   --->   Operation 58 'zext' 'zext_ln489_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.85ns)   --->   "%icmp_ln489_5 = icmp_ult  i9 %p_Result_65, i9 %zext_ln489_4"   --->   Operation 59 'icmp' 'icmp_ln489_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.92ns)   --->   "%sub_ln323_4 = sub i9 %p_Result_65, i9 %zext_ln489_4"   --->   Operation 60 'sub' 'sub_ln323_4' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_66 = partset i36 @_ssdm_op_PartSet.i36.i36.i9.i32.i32, i36 %x_l_I_V_35, i9 %sub_ln323_4, i32 20, i32 28"   --->   Operation 61 'partset' 'p_Result_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_67 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_34, i32 10, i1 1"   --->   Operation 62 'bitset' 'p_Result_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%res_I_V_35 = select i1 %icmp_ln489_5, i17 %res_I_V_34, i17 %p_Result_67"   --->   Operation 63 'select' 'res_I_V_35' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.44ns)   --->   "%x_l_I_V = select i1 %icmp_ln489_5, i36 %x_l_I_V_35, i36 %p_Result_66"   --->   Operation 64 'select' 'x_l_I_V' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %res_I_V_35, i32 9, i32 16"   --->   Operation 65 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_8, i1 1"   --->   Operation 66 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_68 = partselect i10 @_ssdm_op_PartSelect.i10.i36.i32.i32, i36 %x_l_I_V, i32 18, i32 27"   --->   Operation 67 'partselect' 'p_Result_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln489_5 = zext i9 %tmp_9"   --->   Operation 68 'zext' 'zext_ln489_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.85ns)   --->   "%icmp_ln489_6 = icmp_ult  i10 %p_Result_68, i10 %zext_ln489_5"   --->   Operation 69 'icmp' 'icmp_ln489_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.93ns)   --->   "%sub_ln323_5 = sub i10 %p_Result_68, i10 %zext_ln489_5"   --->   Operation 70 'sub' 'sub_ln323_5' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_69 = partset i36 @_ssdm_op_PartSet.i36.i36.i10.i32.i32, i36 %x_l_I_V, i10 %sub_ln323_5, i32 18, i32 27"   --->   Operation 71 'partset' 'p_Result_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_70 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_35, i32 9, i1 1"   --->   Operation 72 'bitset' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%res_I_V = select i1 %icmp_ln489_6, i17 %res_I_V_35, i17 %p_Result_70"   --->   Operation 73 'select' 'res_I_V' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.44ns)   --->   "%x_l_I_V_36 = select i1 %icmp_ln489_6, i36 %x_l_I_V, i36 %p_Result_69"   --->   Operation 74 'select' 'x_l_I_V_36' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i9 @_ssdm_op_PartSelect.i9.i17.i32.i32, i17 %res_I_V, i32 8, i32 16"   --->   Operation 75 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp_10, i1 1"   --->   Operation 76 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_71 = partselect i11 @_ssdm_op_PartSelect.i11.i36.i32.i32, i36 %x_l_I_V_36, i32 16, i32 26"   --->   Operation 77 'partselect' 'p_Result_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln489_6 = zext i10 %tmp_11"   --->   Operation 78 'zext' 'zext_ln489_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.85ns)   --->   "%icmp_ln489_7 = icmp_ult  i11 %p_Result_71, i11 %zext_ln489_6"   --->   Operation 79 'icmp' 'icmp_ln489_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.94ns)   --->   "%sub_ln323_6 = sub i11 %p_Result_71, i11 %zext_ln489_6"   --->   Operation 80 'sub' 'sub_ln323_6' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.16>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_72 = partset i36 @_ssdm_op_PartSet.i36.i36.i11.i32.i32, i36 %x_l_I_V_36, i11 %sub_ln323_6, i32 16, i32 26"   --->   Operation 81 'partset' 'p_Result_72' <Predicate = (!icmp_ln489_7)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_73 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V, i32 8, i1 1"   --->   Operation 82 'bitset' 'p_Result_73' <Predicate = (!icmp_ln489_7)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.42ns)   --->   "%res_I_V_36 = select i1 %icmp_ln489_7, i17 %res_I_V, i17 %p_Result_73"   --->   Operation 83 'select' 'res_I_V_36' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.44ns)   --->   "%x_l_I_V_37 = select i1 %icmp_ln489_7, i36 %x_l_I_V_36, i36 %p_Result_72"   --->   Operation 84 'select' 'x_l_I_V_37' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %res_I_V_36, i32 7, i32 16"   --->   Operation 85 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp_12, i1 1"   --->   Operation 86 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_74 = partselect i12 @_ssdm_op_PartSelect.i12.i36.i32.i32, i36 %x_l_I_V_37, i32 14, i32 25"   --->   Operation 87 'partselect' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln489_7 = zext i11 %tmp_13"   --->   Operation 88 'zext' 'zext_ln489_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.86ns)   --->   "%icmp_ln489_8 = icmp_ult  i12 %p_Result_74, i12 %zext_ln489_7"   --->   Operation 89 'icmp' 'icmp_ln489_8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.96ns)   --->   "%sub_ln323_7 = sub i12 %p_Result_74, i12 %zext_ln489_7"   --->   Operation 90 'sub' 'sub_ln323_7' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_75 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %x_l_I_V_37, i12 %sub_ln323_7, i32 14, i32 25"   --->   Operation 91 'partset' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_76 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_36, i32 7, i1 1"   --->   Operation 92 'bitset' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.42ns)   --->   "%res_I_V_37 = select i1 %icmp_ln489_8, i17 %res_I_V_36, i17 %p_Result_76"   --->   Operation 93 'select' 'res_I_V_37' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.44ns)   --->   "%x_l_I_V_38 = select i1 %icmp_ln489_8, i36 %x_l_I_V_37, i36 %p_Result_75"   --->   Operation 94 'select' 'x_l_I_V_38' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %res_I_V_37, i32 6, i32 16"   --->   Operation 95 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp_14, i1 1"   --->   Operation 96 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_77 = partselect i13 @_ssdm_op_PartSelect.i13.i36.i32.i32, i36 %x_l_I_V_38, i32 12, i32 24"   --->   Operation 97 'partselect' 'p_Result_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln489_8 = zext i12 %tmp_15"   --->   Operation 98 'zext' 'zext_ln489_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.86ns)   --->   "%icmp_ln489_9 = icmp_ult  i13 %p_Result_77, i13 %zext_ln489_8"   --->   Operation 99 'icmp' 'icmp_ln489_9' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.97ns)   --->   "%sub_ln323_8 = sub i13 %p_Result_77, i13 %zext_ln489_8"   --->   Operation 100 'sub' 'sub_ln323_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_78 = partset i36 @_ssdm_op_PartSet.i36.i36.i13.i32.i32, i36 %x_l_I_V_38, i13 %sub_ln323_8, i32 12, i32 24"   --->   Operation 101 'partset' 'p_Result_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_79 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_37, i32 6, i1 1"   --->   Operation 102 'bitset' 'p_Result_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.42ns)   --->   "%res_I_V_38 = select i1 %icmp_ln489_9, i17 %res_I_V_37, i17 %p_Result_79"   --->   Operation 103 'select' 'res_I_V_38' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.44ns)   --->   "%x_l_I_V_39 = select i1 %icmp_ln489_9, i36 %x_l_I_V_38, i36 %p_Result_78"   --->   Operation 104 'select' 'x_l_I_V_39' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %res_I_V_38, i32 5, i32 16"   --->   Operation 105 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %tmp_16, i1 1"   --->   Operation 106 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_80 = partselect i14 @_ssdm_op_PartSelect.i14.i36.i32.i32, i36 %x_l_I_V_39, i32 10, i32 23"   --->   Operation 107 'partselect' 'p_Result_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln489_9 = zext i13 %tmp_17"   --->   Operation 108 'zext' 'zext_ln489_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.86ns)   --->   "%icmp_ln489_10 = icmp_ult  i14 %p_Result_80, i14 %zext_ln489_9"   --->   Operation 109 'icmp' 'icmp_ln489_10' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.98ns)   --->   "%sub_ln323_9 = sub i14 %p_Result_80, i14 %zext_ln489_9"   --->   Operation 110 'sub' 'sub_ln323_9' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_81 = partset i36 @_ssdm_op_PartSet.i36.i36.i14.i32.i32, i36 %x_l_I_V_39, i14 %sub_ln323_9, i32 10, i32 23"   --->   Operation 111 'partset' 'p_Result_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_82 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_38, i32 5, i1 1"   --->   Operation 112 'bitset' 'p_Result_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.42ns)   --->   "%res_I_V_39 = select i1 %icmp_ln489_10, i17 %res_I_V_38, i17 %p_Result_82"   --->   Operation 113 'select' 'res_I_V_39' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.44ns)   --->   "%x_l_I_V_40 = select i1 %icmp_ln489_10, i36 %x_l_I_V_39, i36 %p_Result_81"   --->   Operation 114 'select' 'x_l_I_V_40' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i13 @_ssdm_op_PartSelect.i13.i17.i32.i32, i17 %res_I_V_39, i32 4, i32 16"   --->   Operation 115 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %tmp_18, i1 1"   --->   Operation 116 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_83 = partselect i15 @_ssdm_op_PartSelect.i15.i36.i32.i32, i36 %x_l_I_V_40, i32 8, i32 22"   --->   Operation 117 'partselect' 'p_Result_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln489_10 = zext i14 %tmp_19"   --->   Operation 118 'zext' 'zext_ln489_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.86ns)   --->   "%icmp_ln489_11 = icmp_ult  i15 %p_Result_83, i15 %zext_ln489_10"   --->   Operation 119 'icmp' 'icmp_ln489_11' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (1.00ns)   --->   "%sub_ln323_10 = sub i15 %p_Result_83, i15 %zext_ln489_10"   --->   Operation 120 'sub' 'sub_ln323_10' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_84 = partset i36 @_ssdm_op_PartSet.i36.i36.i15.i32.i32, i36 %x_l_I_V_40, i15 %sub_ln323_10, i32 8, i32 22"   --->   Operation 121 'partset' 'p_Result_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_85 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_39, i32 4, i1 1"   --->   Operation 122 'bitset' 'p_Result_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.42ns)   --->   "%res_I_V_40 = select i1 %icmp_ln489_11, i17 %res_I_V_39, i17 %p_Result_85"   --->   Operation 123 'select' 'res_I_V_40' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.44ns)   --->   "%x_l_I_V_41 = select i1 %icmp_ln489_11, i36 %x_l_I_V_40, i36 %p_Result_84"   --->   Operation 124 'select' 'x_l_I_V_41' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %res_I_V_40, i32 3, i32 16"   --->   Operation 125 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %tmp_20, i1 1"   --->   Operation 126 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_86 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %x_l_I_V_41, i32 6, i32 21"   --->   Operation 127 'partselect' 'p_Result_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln489_11 = zext i15 %tmp_21"   --->   Operation 128 'zext' 'zext_ln489_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.86ns)   --->   "%icmp_ln489_12 = icmp_ult  i16 %p_Result_86, i16 %zext_ln489_11"   --->   Operation 129 'icmp' 'icmp_ln489_12' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (1.01ns)   --->   "%sub_ln323_11 = sub i16 %p_Result_86, i16 %zext_ln489_11"   --->   Operation 130 'sub' 'sub_ln323_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_sqrt_apfixed.h:44]   --->   Operation 131 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_87 = partset i36 @_ssdm_op_PartSet.i36.i36.i16.i32.i32, i36 %x_l_I_V_41, i16 %sub_ln323_11, i32 6, i32 21"   --->   Operation 132 'partset' 'p_Result_87' <Predicate = (!icmp_ln489_12)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_88 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_40, i32 3, i1 1"   --->   Operation 133 'bitset' 'p_Result_88' <Predicate = (!icmp_ln489_12)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.42ns)   --->   "%res_I_V_41 = select i1 %icmp_ln489_12, i17 %res_I_V_40, i17 %p_Result_88"   --->   Operation 134 'select' 'res_I_V_41' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.44ns)   --->   "%x_l_I_V_42 = select i1 %icmp_ln489_12, i36 %x_l_I_V_41, i36 %p_Result_87"   --->   Operation 135 'select' 'x_l_I_V_42' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %res_I_V_41, i32 2, i32 16"   --->   Operation 136 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp_22, i1 1"   --->   Operation 137 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_89 = partselect i17 @_ssdm_op_PartSelect.i17.i36.i32.i32, i36 %x_l_I_V_42, i32 4, i32 20"   --->   Operation 138 'partselect' 'p_Result_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln489_12 = zext i16 %tmp_23"   --->   Operation 139 'zext' 'zext_ln489_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.88ns)   --->   "%icmp_ln489_13 = icmp_ult  i17 %p_Result_89, i17 %zext_ln489_12"   --->   Operation 140 'icmp' 'icmp_ln489_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (1.02ns)   --->   "%sub_ln323_12 = sub i17 %p_Result_89, i17 %zext_ln489_12"   --->   Operation 141 'sub' 'sub_ln323_12' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_90 = partset i36 @_ssdm_op_PartSet.i36.i36.i17.i32.i32, i36 %x_l_I_V_42, i17 %sub_ln323_12, i32 4, i32 20"   --->   Operation 142 'partset' 'p_Result_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_91 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_41, i32 2, i1 1"   --->   Operation 143 'bitset' 'p_Result_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.42ns)   --->   "%res_I_V_42 = select i1 %icmp_ln489_13, i17 %res_I_V_41, i17 %p_Result_91"   --->   Operation 144 'select' 'res_I_V_42' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.44ns)   --->   "%x_l_I_V_43 = select i1 %icmp_ln489_13, i36 %x_l_I_V_42, i36 %p_Result_90"   --->   Operation 145 'select' 'x_l_I_V_43' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %res_I_V_42, i32 1, i32 16"   --->   Operation 146 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_24, i1 1"   --->   Operation 147 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%p_Result_92 = partselect i18 @_ssdm_op_PartSelect.i18.i36.i32.i32, i36 %x_l_I_V_43, i32 2, i32 19"   --->   Operation 148 'partselect' 'p_Result_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln489_13 = zext i17 %tmp_25"   --->   Operation 149 'zext' 'zext_ln489_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.89ns)   --->   "%icmp_ln489_14 = icmp_ult  i18 %p_Result_92, i18 %zext_ln489_13"   --->   Operation 150 'icmp' 'icmp_ln489_14' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.03ns)   --->   "%sub_ln323_13 = sub i18 %p_Result_92, i18 %zext_ln489_13"   --->   Operation 151 'sub' 'sub_ln323_13' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_93 = partset i36 @_ssdm_op_PartSet.i36.i36.i18.i32.i32, i36 %x_l_I_V_43, i18 %sub_ln323_13, i32 2, i32 19"   --->   Operation 152 'partset' 'p_Result_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_94 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_42, i32 1, i1 1"   --->   Operation 153 'bitset' 'p_Result_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.42ns)   --->   "%res_I_V_43 = select i1 %icmp_ln489_14, i17 %res_I_V_42, i17 %p_Result_94"   --->   Operation 154 'select' 'res_I_V_43' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.44ns)   --->   "%x_l_I_V_44 = select i1 %icmp_ln489_14, i36 %x_l_I_V_43, i36 %p_Result_93"   --->   Operation 155 'select' 'x_l_I_V_44' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %res_I_V_43, i1 1"   --->   Operation 156 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_95 = trunc i36 %x_l_I_V_44"   --->   Operation 157 'trunc' 'p_Result_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln489_14 = zext i18 %tmp_26"   --->   Operation 158 'zext' 'zext_ln489_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.91ns)   --->   "%icmp_ln489_15 = icmp_ult  i19 %p_Result_95, i19 %zext_ln489_14"   --->   Operation 159 'icmp' 'icmp_ln489_15' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (1.05ns)   --->   "%sub_ln323_14 = sub i19 %p_Result_95, i19 %zext_ln489_14"   --->   Operation 160 'sub' 'sub_ln323_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%p_Result_96 = partset i36 @_ssdm_op_PartSet.i36.i36.i19.i32.i32, i36 %x_l_I_V_44, i19 %sub_ln323_14, i32 0, i32 18"   --->   Operation 161 'partset' 'p_Result_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_97 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_43, i32 0, i1 1"   --->   Operation 162 'bitset' 'p_Result_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.42ns)   --->   "%res_I_V_44 = select i1 %icmp_ln489_15, i17 %res_I_V_43, i17 %p_Result_97"   --->   Operation 163 'select' 'res_I_V_44' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%x_l_I_V_45 = select i1 %icmp_ln489_15, i36 %x_l_I_V_44, i36 %p_Result_96"   --->   Operation 164 'select' 'x_l_I_V_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%mul_I_V = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i17, i1 0, i17 %res_I_V_44"   --->   Operation 165 'bitconcatenate' 'mul_I_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln1695 = zext i18 %mul_I_V"   --->   Operation 166 'zext' 'zext_ln1695' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (1.19ns) (out node of the LUT)   --->   "%p_Result_s = icmp_ugt  i36 %x_l_I_V_45, i36 %zext_ln1695"   --->   Operation 167 'icmp' 'p_Result_s' <Predicate = true> <Delay = 1.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (1.02ns)   --->   "%res_I_V_29 = add i17 %res_I_V_44, i17 1"   --->   Operation 168 'add' 'res_I_V_29' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.42ns)   --->   "%res_I_V_45 = select i1 %p_Result_s, i17 %res_I_V_29, i17 %res_I_V_44" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_sqrt_apfixed.h:363]   --->   Operation 169 'select' 'res_I_V_45' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln372 = ret i17 %res_I_V_45" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_sqrt_apfixed.h:372]   --->   Operation 170 'ret' 'ret_ln372' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.28ns
The critical path consists of the following:
	wire read operation ('x_read') on port 'x' [2]  (0 ns)
	'add' operation ('add_ln323') [8]  (0.625 ns)
	'select' operation ('x_l_I.V') [12]  (0.445 ns)
	'sub' operation ('sub_ln323') [18]  (0.878 ns)
	'select' operation ('x_l_I.V') [22]  (0.445 ns)
	'sub' operation ('sub_ln323_1') [28]  (0.887 ns)

 <State 2>: 6.83ns
The critical path consists of the following:
	'select' operation ('x_l_I.V') [32]  (0.445 ns)
	'sub' operation ('sub_ln323_2') [38]  (0.897 ns)
	'select' operation ('x_l_I.V') [42]  (0.445 ns)
	'sub' operation ('sub_ln323_3') [48]  (0.907 ns)
	'select' operation ('x_l_I.V') [52]  (0.445 ns)
	'sub' operation ('sub_ln323_4') [58]  (0.921 ns)
	'select' operation ('x_l_I.V') [62]  (0.445 ns)
	'sub' operation ('sub_ln323_5') [68]  (0.934 ns)
	'select' operation ('x_l_I.V') [72]  (0.445 ns)
	'sub' operation ('sub_ln323_6') [78]  (0.948 ns)

 <State 3>: 7.17ns
The critical path consists of the following:
	'select' operation ('x_l_I.V') [82]  (0.445 ns)
	'sub' operation ('sub_ln323_7') [88]  (0.962 ns)
	'select' operation ('x_l_I.V') [92]  (0.445 ns)
	'sub' operation ('sub_ln323_8') [98]  (0.975 ns)
	'select' operation ('x_l_I.V') [102]  (0.445 ns)
	'sub' operation ('sub_ln323_9') [108]  (0.989 ns)
	'select' operation ('x_l_I.V') [112]  (0.445 ns)
	'sub' operation ('sub_ln323_10') [118]  (1 ns)
	'select' operation ('x_l_I.V') [122]  (0.445 ns)
	'sub' operation ('sub_ln323_11') [128]  (1.02 ns)

 <State 4>: 6.36ns
The critical path consists of the following:
	'select' operation ('x_l_I.V') [132]  (0.445 ns)
	'sub' operation ('sub_ln323_12') [138]  (1.03 ns)
	'select' operation ('x_l_I.V') [142]  (0.445 ns)
	'sub' operation ('sub_ln323_13') [148]  (1.04 ns)
	'select' operation ('x_l_I.V') [152]  (0.445 ns)
	'icmp' operation ('icmp_ln489_15') [156]  (0.912 ns)
	'select' operation ('res_I.V') [160]  (0.425 ns)
	'icmp' operation ('__Result__') [164]  (1.2 ns)
	'select' operation ('res_I.V', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_sqrt_apfixed.h:363) [166]  (0.425 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
