/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [2:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [31:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [16:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [11:0] celloutsig_0_25z;
  wire [15:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire [23:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [14:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire [5:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [13:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [12:0] celloutsig_0_45z;
  wire [16:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_50z;
  wire [2:0] celloutsig_0_51z;
  wire [33:0] celloutsig_0_53z;
  wire [2:0] celloutsig_0_56z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_67z;
  wire [27:0] celloutsig_0_69z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_81z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [20:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[172] & celloutsig_1_0z);
  assign celloutsig_1_10z = ~(celloutsig_1_8z[2] & celloutsig_1_3z[10]);
  assign celloutsig_1_19z = ~(in_data[134] & celloutsig_1_0z);
  assign celloutsig_0_7z = ~((celloutsig_0_3z[2] | celloutsig_0_1z) & (in_data[32] | celloutsig_0_3z[1]));
  assign celloutsig_1_7z = ~((celloutsig_1_0z | celloutsig_1_6z[15]) & (celloutsig_1_0z | celloutsig_1_5z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_0z | in_data[90]));
  assign celloutsig_0_0z = in_data[78] | in_data[12];
  assign celloutsig_0_5z = celloutsig_0_0z | in_data[90];
  assign celloutsig_1_0z = in_data[133] | in_data[167];
  assign celloutsig_0_33z = celloutsig_0_29z[3] ^ celloutsig_0_23z[8];
  assign celloutsig_0_44z = celloutsig_0_7z ^ celloutsig_0_4z;
  assign celloutsig_0_59z = celloutsig_0_56z[1] ^ celloutsig_0_38z[2];
  assign celloutsig_0_21z = celloutsig_0_11z ^ celloutsig_0_8z[1];
  assign celloutsig_0_27z = celloutsig_0_21z ^ celloutsig_0_18z[0];
  assign celloutsig_0_34z = celloutsig_0_19z[8:1] + { celloutsig_0_23z[16:10], celloutsig_0_7z };
  assign celloutsig_0_45z = { celloutsig_0_23z[15:6], celloutsig_0_2z, celloutsig_0_44z, celloutsig_0_41z } + { celloutsig_0_24z[2:0], celloutsig_0_21z, celloutsig_0_44z, celloutsig_0_30z, celloutsig_0_18z };
  assign celloutsig_0_28z = celloutsig_0_19z[7:0] + celloutsig_0_20z[23:16];
  assign celloutsig_0_29z = { celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_3z } + { celloutsig_0_8z[0], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_19z };
  reg [2:0] _21_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 3'h0;
    else _21_ <= { celloutsig_0_30z[2:1], celloutsig_0_27z };
  assign { _00_, _01_[1:0] } = _21_;
  reg [6:0] _22_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 7'h00;
    else _22_ <= { celloutsig_0_28z[3], celloutsig_0_44z, celloutsig_0_61z, celloutsig_0_7z, celloutsig_0_67z, celloutsig_0_59z, celloutsig_0_44z };
  assign out_data[6:0] = _22_;
  reg [18:0] _23_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _23_ <= 19'h00000;
    else _23_ <= { celloutsig_1_17z[4:0], celloutsig_1_16z, celloutsig_1_3z };
  assign out_data[146:128] = _23_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_38z = in_data[56:52] / { 1'h1, celloutsig_0_18z[2:0], celloutsig_0_11z };
  assign celloutsig_0_53z = { celloutsig_0_34z[4:2], celloutsig_0_51z, celloutsig_0_17z, celloutsig_0_33z, celloutsig_0_35z, celloutsig_0_25z, celloutsig_0_44z, celloutsig_0_11z, celloutsig_0_48z, celloutsig_0_0z, celloutsig_0_8z } / { 1'h1, celloutsig_0_19z[7], celloutsig_0_6z[6:5], celloutsig_0_6z[6], celloutsig_0_6z[3:0], celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_14z };
  assign celloutsig_0_16z = { in_data[76:73], celloutsig_0_7z } / { 1'h1, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_32z = { celloutsig_0_6z[6], celloutsig_0_6z[3:2], celloutsig_0_25z } / { 1'h1, in_data[77:66], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_67z = { celloutsig_0_19z[3:0], celloutsig_0_56z } > celloutsig_0_32z[9:3];
  assign celloutsig_0_17z = { celloutsig_0_14z[4:2], celloutsig_0_9z, celloutsig_0_6z[6:5], celloutsig_0_6z[6], celloutsig_0_6z[3:0], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_11z } > { celloutsig_0_14z[3:1], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_16z };
  assign celloutsig_0_78z = { celloutsig_0_45z[11:10], celloutsig_0_0z } && celloutsig_0_69z[21:19];
  assign celloutsig_0_9z = in_data[62:58] && { celloutsig_0_6z[5], celloutsig_0_6z[6], celloutsig_0_6z[3:1] };
  assign celloutsig_1_16z = celloutsig_1_8z[20:11] && celloutsig_1_8z[15:6];
  assign celloutsig_0_2z = { in_data[77:76], celloutsig_0_0z, celloutsig_0_0z } && { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_4z = ! in_data[79:75];
  assign celloutsig_0_13z = ! { in_data[11:5], celloutsig_0_11z };
  assign celloutsig_0_61z = celloutsig_0_53z[14:6] || in_data[94:86];
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z, _02_ } || in_data[9:1];
  assign celloutsig_0_23z = { celloutsig_0_14z[3:0], celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_4z } % { 1'h1, in_data[65:51], celloutsig_0_11z };
  assign celloutsig_0_30z = { celloutsig_0_15z, celloutsig_0_3z } % { 1'h1, celloutsig_0_28z[6:5], celloutsig_0_11z };
  assign celloutsig_0_3z = in_data[1] ? in_data[87:85] : { in_data[18], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_17z = celloutsig_1_10z ? { celloutsig_1_2z[10:3], celloutsig_1_7z } : { celloutsig_1_8z[9:2], celloutsig_1_0z };
  assign celloutsig_0_25z = celloutsig_0_24z[2] ? { celloutsig_0_20z[26:17], celloutsig_0_5z, celloutsig_0_4z } : { in_data[14:13], _02_, celloutsig_0_18z, celloutsig_0_3z };
  assign celloutsig_0_41z = { in_data[84:82], _00_, _01_[1:0], celloutsig_0_9z } != celloutsig_0_29z[9:3];
  assign celloutsig_0_35z = - celloutsig_0_34z[3:0];
  assign celloutsig_1_8z = - { celloutsig_1_2z[12:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_19z = - { celloutsig_0_8z[3:2], celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_22z = - { celloutsig_0_14z[4:1], celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_1_3z = ~ { celloutsig_1_2z[13:2], celloutsig_1_0z };
  assign celloutsig_1_4z = ~ { celloutsig_1_3z[4:2], celloutsig_1_0z };
  assign celloutsig_0_8z = ~ { celloutsig_0_6z[2:0], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_69z = { celloutsig_0_46z[10:0], celloutsig_0_26z, celloutsig_0_27z } | { celloutsig_0_0z, celloutsig_0_46z, celloutsig_0_14z, celloutsig_0_16z };
  assign celloutsig_0_48z = | celloutsig_0_38z[4:1];
  assign celloutsig_0_11z = | { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z[6:5], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_5z = ^ { celloutsig_1_4z[1], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_15z = ^ { in_data[15:6], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_46z = { celloutsig_0_22z, celloutsig_0_6z[6:5], celloutsig_0_6z[6], celloutsig_0_6z[3:0], _02_, celloutsig_0_13z } << { celloutsig_0_28z[5:3], celloutsig_0_15z, celloutsig_0_45z };
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z } << { celloutsig_1_3z[11:4], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_18z = { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_7z } >> { celloutsig_0_2z, _02_ };
  assign celloutsig_0_20z = { in_data[73:50], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_18z } >> { in_data[68:40], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_26z = { celloutsig_0_21z, _02_, _02_, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z[6:5], celloutsig_0_6z[6], celloutsig_0_6z[3:0] } >> { in_data[63:62], celloutsig_0_14z, celloutsig_0_6z[6:5], celloutsig_0_6z[6], celloutsig_0_6z[3:0], celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_0_37z = { celloutsig_0_35z[2:1], celloutsig_0_24z } <<< { celloutsig_0_20z[22:18], celloutsig_0_27z };
  assign celloutsig_1_2z = in_data[122:108] <<< in_data[117:103];
  assign celloutsig_0_24z = { _02_[0], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_4z } <<< celloutsig_0_8z[3:0];
  assign celloutsig_0_56z = celloutsig_0_43z[6:4] - celloutsig_0_18z[3:1];
  assign celloutsig_0_81z = { celloutsig_0_30z[3:2], celloutsig_0_78z } - celloutsig_0_35z[3:1];
  assign celloutsig_0_51z = celloutsig_0_50z[4:2] ~^ celloutsig_0_43z[7:5];
  assign celloutsig_0_43z = { celloutsig_0_25z[5:0], celloutsig_0_28z } ^ { celloutsig_0_25z, celloutsig_0_33z, celloutsig_0_33z };
  assign celloutsig_0_50z = { celloutsig_0_37z[5], celloutsig_0_14z, celloutsig_0_24z } ^ { celloutsig_0_8z[4:1], celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_4z };
  assign celloutsig_0_14z = { in_data[5], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z } ^ { celloutsig_0_8z[3:0], celloutsig_0_7z };
  assign { celloutsig_0_6z[6:5], celloutsig_0_6z[3:0] } = ~ { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign _01_[2] = _00_;
  assign celloutsig_0_6z[4] = celloutsig_0_6z[6];
  assign { out_data[96], out_data[34:32] } = { celloutsig_1_19z, celloutsig_0_81z };
endmodule
