

================================================================
== Vivado HLS Report for 'softmax_process_1132'
================================================================
* Date:           Fri Jan 13 09:13:46 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       solution_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.162|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   18|  32778|   18|  32778|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |   15|  32775|         9|          1|          1| 8 ~ 32768 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%tmp_V_45 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_iter_c_V_V)" [src/modules.hpp:1763]   --->   Operation 13 'read' 'tmp_V_45' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_iter_r_V_V)" [src/modules.hpp:1764]   --->   Operation 14 'read' 'tmp_V' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_iter_r_V_V, i32 %tmp_V)" [src/modules.hpp:1765]   --->   Operation 15 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_iter_c_V_V, i32 %tmp_V_45)" [src/modules.hpp:1766]   --->   Operation 16 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str232, i32 0, i32 0, [1 x i8]* @p_str233, [1 x i8]* @p_str234, [1 x i8]* @p_str235, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str236, [1 x i8]* @p_str237)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_iter_c_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str225, i32 0, i32 0, [1 x i8]* @p_str226, [1 x i8]* @p_str227, [1 x i8]* @p_str228, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str229, [1 x i8]* @p_str230)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_iter_r_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str218, i32 0, i32 0, [1 x i8]* @p_str219, [1 x i8]* @p_str220, [1 x i8]* @p_str221, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str222, [1 x i8]* @p_str223)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str215, [1 x i8]* @p_str216)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_iter_c_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str204, i32 0, i32 0, [1 x i8]* @p_str205, [1 x i8]* @p_str206, [1 x i8]* @p_str207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str208, [1 x i8]* @p_str209)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_iter_r_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str197, i32 0, i32 0, [1 x i8]* @p_str198, [1 x i8]* @p_str199, [1 x i8]* @p_str200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str201, [1 x i8]* @p_str202)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%cast = zext i32 %tmp_V to i64" [src/modules.hpp:1764]   --->   Operation 23 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %tmp_V_45 to i64" [src/modules.hpp:1763]   --->   Operation 24 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast1, %cast" [src/modules.hpp:1763]   --->   Operation 25 'mul' 'bound' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.65ns)   --->   "br label %0" [src/modules.hpp:1778]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.13>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %arrayctor.loop1.preheader ], [ %add_ln1778, %hls_label_42 ]" [src/modules.hpp:1778]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.13ns)   --->   "%icmp_ln1778 = icmp eq i64 %indvar_flatten, %bound" [src/modules.hpp:1778]   --->   Operation 28 'icmp' 'icmp_ln1778' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.08ns)   --->   "%add_ln1778 = add i64 %indvar_flatten, 1" [src/modules.hpp:1778]   --->   Operation 29 'add' 'add_ln1778' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1778, label %1, label %hls_label_42" [src/modules.hpp:1778]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.82>
ST_4 : Operation 31 [1/1] (1.83ns)   --->   "%tmp_V_48 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [src/modules.hpp:1784]   --->   Operation 31 'read' 'tmp_V_48' <Predicate = (!icmp_ln1778)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i64 %tmp_V_48 to i32" [src/modules.hpp:1790]   --->   Operation 32 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.99ns)   --->   "%icmp_ln887 = icmp slt i32 %trunc_ln647, -14700" [src/modules.hpp:1792]   --->   Operation 33 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln1778)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_V_48, i32 32, i32 63)" [src/modules.hpp:1790]   --->   Operation 34 'partselect' 'p_Result_1' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.99ns)   --->   "%icmp_ln887_1 = icmp slt i32 %p_Result_1, -14700" [src/modules.hpp:1792]   --->   Operation 35 'icmp' 'icmp_ln887_1' <Predicate = (!icmp_ln1778)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.85>
ST_5 : Operation 36 [1/1] (0.44ns)   --->   "%select_ln1792 = select i1 %icmp_ln887, i32 -14700, i32 %trunc_ln647" [src/modules.hpp:1792]   --->   Operation 36 'select' 'select_ln1792' <Predicate = (!icmp_ln1778)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1371 = sext i32 %select_ln1792 to i65" [src/modules.hpp:1798]   --->   Operation 37 'sext' 'sext_ln1371' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (3.41ns)   --->   "%mul_ln1371 = mul i65 4487802563, %sext_ln1371" [src/modules.hpp:1798]   --->   Operation 38 'mul' 'mul_ln1371' <Predicate = (!icmp_ln1778)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln1792, i32 31)" [src/modules.hpp:1798]   --->   Operation 39 'bitselect' 'tmp_5' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.44ns)   --->   "%select_ln1792_1 = select i1 %icmp_ln887_1, i32 -14700, i32 %p_Result_1" [src/modules.hpp:1792]   --->   Operation 40 'select' 'select_ln1792_1' <Predicate = (!icmp_ln1778)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1371_3 = sext i32 %select_ln1792_1 to i65" [src/modules.hpp:1798]   --->   Operation 41 'sext' 'sext_ln1371_3' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (3.41ns)   --->   "%mul_ln1371_1 = mul i65 4487802563, %sext_ln1371_3" [src/modules.hpp:1798]   --->   Operation 42 'mul' 'mul_ln1371_1' <Predicate = (!icmp_ln1778)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln1792_1, i32 31)" [src/modules.hpp:1798]   --->   Operation 43 'bitselect' 'tmp_9' <Predicate = (!icmp_ln1778)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.35>
ST_6 : Operation 44 [1/1] (1.09ns)   --->   "%sub_ln1371 = sub i65 0, %mul_ln1371" [src/modules.hpp:1798]   --->   Operation 44 'sub' 'sub_ln1371' <Predicate = (!icmp_ln1778)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6 = call i24 @_ssdm_op_PartSelect.i24.i65.i32.i32(i65 %sub_ln1371, i32 41, i32 64)" [src/modules.hpp:1798]   --->   Operation 45 'partselect' 'tmp_6' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1371_1 = sext i24 %tmp_6 to i32" [src/modules.hpp:1798]   --->   Operation 46 'sext' 'sext_ln1371_1' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1371_1)   --->   "%tmp = call i24 @_ssdm_op_PartSelect.i24.i65.i32.i32(i65 %mul_ln1371, i32 41, i32 64)" [src/modules.hpp:1798]   --->   Operation 47 'partselect' 'tmp' <Predicate = (!icmp_ln1778 & !tmp_5)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1371_1)   --->   "%sext_ln1371_2 = sext i24 %tmp to i32" [src/modules.hpp:1798]   --->   Operation 48 'sext' 'sext_ln1371_2' <Predicate = (!icmp_ln1778 & !tmp_5)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1371_1)   --->   "%select_ln1371 = select i1 %tmp_5, i32 %sext_ln1371_1, i32 %sext_ln1371_2" [src/modules.hpp:1798]   --->   Operation 49 'select' 'select_ln1371' <Predicate = (!icmp_ln1778 & !tmp_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.93ns) (out node of the LUT)   --->   "%sub_ln1371_1 = sub i32 0, %select_ln1371" [src/modules.hpp:1798]   --->   Operation 50 'sub' 'sub_ln1371_1' <Predicate = (!icmp_ln1778 & !tmp_5)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.32ns)   --->   "%select_ln1371_1 = select i1 %tmp_5, i32 %sext_ln1371_1, i32 %sub_ln1371_1" [src/modules.hpp:1798]   --->   Operation 51 'select' 'select_ln1371_1' <Predicate = (!icmp_ln1778)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i32 %select_ln1371_1 to i24" [src/modules.hpp:1799]   --->   Operation 52 'trunc' 'trunc_ln68' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.09ns)   --->   "%sub_ln1371_2 = sub i65 0, %mul_ln1371_1" [src/modules.hpp:1798]   --->   Operation 53 'sub' 'sub_ln1371_2' <Predicate = (!icmp_ln1778)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_12 = call i24 @_ssdm_op_PartSelect.i24.i65.i32.i32(i65 %sub_ln1371_2, i32 41, i32 64)" [src/modules.hpp:1798]   --->   Operation 54 'partselect' 'tmp_12' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1371_4 = sext i24 %tmp_12 to i32" [src/modules.hpp:1798]   --->   Operation 55 'sext' 'sext_ln1371_4' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1371_3)   --->   "%tmp_13 = call i24 @_ssdm_op_PartSelect.i24.i65.i32.i32(i65 %mul_ln1371_1, i32 41, i32 64)" [src/modules.hpp:1798]   --->   Operation 56 'partselect' 'tmp_13' <Predicate = (!icmp_ln1778 & !tmp_9)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1371_3)   --->   "%sext_ln1371_5 = sext i24 %tmp_13 to i32" [src/modules.hpp:1798]   --->   Operation 57 'sext' 'sext_ln1371_5' <Predicate = (!icmp_ln1778 & !tmp_9)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1371_3)   --->   "%select_ln1371_2 = select i1 %tmp_9, i32 %sext_ln1371_4, i32 %sext_ln1371_5" [src/modules.hpp:1798]   --->   Operation 58 'select' 'select_ln1371_2' <Predicate = (!icmp_ln1778 & !tmp_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.93ns) (out node of the LUT)   --->   "%sub_ln1371_3 = sub i32 0, %select_ln1371_2" [src/modules.hpp:1798]   --->   Operation 59 'sub' 'sub_ln1371_3' <Predicate = (!icmp_ln1778 & !tmp_9)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.32ns)   --->   "%select_ln1371_3 = select i1 %tmp_9, i32 %sext_ln1371_4, i32 %sub_ln1371_3" [src/modules.hpp:1798]   --->   Operation 60 'select' 'select_ln1371_3' <Predicate = (!icmp_ln1778)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln68_2 = trunc i32 %select_ln1371_3 to i24" [src/modules.hpp:1799]   --->   Operation 61 'trunc' 'trunc_ln68_2' <Predicate = (!icmp_ln1778)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.16>
ST_7 : Operation 62 [1/1] (3.14ns)   --->   "%mul_ln68 = mul i32 490, %select_ln1371_1" [src/modules.hpp:1799]   --->   Operation 62 'mul' 'mul_ln68' <Predicate = (!icmp_ln1778)> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (1.01ns)   --->   "%add_ln68 = add i32 %mul_ln68, %select_ln1792" [src/modules.hpp:1799]   --->   Operation 63 'add' 'add_ln68' <Predicate = (!icmp_ln1778)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (3.14ns)   --->   "%mul_ln68_1 = mul i32 490, %select_ln1371_3" [src/modules.hpp:1799]   --->   Operation 64 'mul' 'mul_ln68_1' <Predicate = (!icmp_ln1778)> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (1.01ns)   --->   "%add_ln68_1 = add i32 %mul_ln68_1, %select_ln1792_1" [src/modules.hpp:1799]   --->   Operation 65 'add' 'add_ln68_1' <Predicate = (!icmp_ln1778)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.01>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %add_ln68 to i33" [src/modules.hpp:1801]   --->   Operation 66 'sext' 'sext_ln215' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (1.01ns)   --->   "%add_ln1353 = add nsw i33 1912, %sext_ln215" [src/modules.hpp:1801]   --->   Operation 67 'add' 'add_ln1353' <Predicate = (!icmp_ln1778)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i32 %add_ln68_1 to i33" [src/modules.hpp:1801]   --->   Operation 68 'sext' 'sext_ln215_2' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.01ns)   --->   "%add_ln1353_2 = add nsw i33 1912, %sext_ln215_2" [src/modules.hpp:1801]   --->   Operation 69 'add' 'add_ln1353_2' <Predicate = (!icmp_ln1778)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.41>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i33 %add_ln1353 to i64" [src/modules.hpp:1801]   --->   Operation 70 'sext' 'sext_ln215_1' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i32 %add_ln68 to i64" [src/modules.hpp:1801]   --->   Operation 71 'sext' 'sext_ln1352' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (3.41ns)   --->   "%mul_ln1352 = mul i64 %sext_ln1352, %sext_ln215_1" [src/modules.hpp:1801]   --->   Operation 72 'mul' 'mul_ln1352' <Predicate = (!icmp_ln1778)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i33 %add_ln1353_2 to i64" [src/modules.hpp:1801]   --->   Operation 73 'sext' 'sext_ln215_3' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1352_1 = sext i32 %add_ln68_1 to i64" [src/modules.hpp:1801]   --->   Operation 74 'sext' 'sext_ln1352_1' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (3.41ns)   --->   "%mul_ln1352_1 = mul i64 %sext_ln1352_1, %sext_ln215_3" [src/modules.hpp:1801]   --->   Operation 75 'mul' 'mul_ln1352_1' <Predicate = (!icmp_ln1778)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.03>
ST_10 : Operation 76 [1/1] (1.08ns)   --->   "%add_ln1353_1 = add i64 1393919, %mul_ln1352" [src/modules.hpp:1801]   --->   Operation 76 'add' 'add_ln1353_1' <Predicate = (!icmp_ln1778)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.93ns)   --->   "%sub_ln461 = sub i24 30, %trunc_ln68" [src/modules.hpp:1801]   --->   Operation 77 'sub' 'sub_ln461' <Predicate = (!icmp_ln1778)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln790 = zext i24 %sub_ln461 to i64" [src/modules.hpp:1801]   --->   Operation 78 'zext' 'zext_ln790' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (1.53ns)   --->   "%shl_ln790 = shl i64 %add_ln1353_1, %zext_ln790" [src/modules.hpp:1801]   --->   Operation 79 'shl' 'shl_ln790' <Predicate = (!icmp_ln1778)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln887 = trunc i64 %shl_ln790 to i63" [src/modules.hpp:1803]   --->   Operation 80 'trunc' 'trunc_ln887' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %shl_ln790, i32 63)" [src/modules.hpp:1803]   --->   Operation 81 'bitselect' 'tmp_8' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.41ns)   --->   "%select_ln1803 = select i1 %tmp_8, i63 0, i63 %trunc_ln887" [src/modules.hpp:1803]   --->   Operation 82 'select' 'select_ln1803' <Predicate = (!icmp_ln1778)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (1.08ns)   --->   "%add_ln1353_3 = add i64 1393919, %mul_ln1352_1" [src/modules.hpp:1801]   --->   Operation 83 'add' 'add_ln1353_3' <Predicate = (!icmp_ln1778)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.93ns)   --->   "%sub_ln461_1 = sub i24 30, %trunc_ln68_2" [src/modules.hpp:1801]   --->   Operation 84 'sub' 'sub_ln461_1' <Predicate = (!icmp_ln1778)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln790_1 = zext i24 %sub_ln461_1 to i64" [src/modules.hpp:1801]   --->   Operation 85 'zext' 'zext_ln790_1' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (1.53ns)   --->   "%shl_ln790_1 = shl i64 %add_ln1353_3, %zext_ln790_1" [src/modules.hpp:1801]   --->   Operation 86 'shl' 'shl_ln790_1' <Predicate = (!icmp_ln1778)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln887_1 = trunc i64 %shl_ln790_1 to i63" [src/modules.hpp:1803]   --->   Operation 87 'trunc' 'trunc_ln887_1' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %shl_ln790_1, i32 63)" [src/modules.hpp:1803]   --->   Operation 88 'bitselect' 'tmp_14' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.41ns)   --->   "%select_ln1803_1 = select i1 %tmp_14, i63 0, i63 %trunc_ln887_1" [src/modules.hpp:1803]   --->   Operation 89 'select' 'select_ln1803_1' <Predicate = (!icmp_ln1778)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.83>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 32768, i64 0)"   --->   Operation 90 'speclooptripcount' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)" [src/modules.hpp:1780]   --->   Operation 91 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:1782]   --->   Operation 92 'specpipeline' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1803 = zext i63 %select_ln1803 to i64" [src/modules.hpp:1803]   --->   Operation 93 'zext' 'zext_ln1803' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1 = call i127 @_ssdm_op_BitConcatenate.i127.i63.i64(i63 %select_ln1803_1, i64 %zext_ln1803)" [src/modules.hpp:1809]   --->   Operation 94 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_V_47 = zext i127 %tmp_1 to i128" [src/modules.hpp:1809]   --->   Operation 95 'zext' 'tmp_V_47' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %out_V_V, i128 %tmp_V_47)" [src/modules.hpp:1812]   --->   Operation 96 'write' <Predicate = (!icmp_ln1778)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp_7)" [src/modules.hpp:1813]   --->   Operation 97 'specregionend' 'empty' <Predicate = (!icmp_ln1778)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "br label %0" [src/modules.hpp:1780]   --->   Operation 98 'br' <Predicate = (!icmp_ln1778)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:1815]   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_iter_r_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_iter_c_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_iter_r_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_iter_c_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V_45              (read             ) [ 0010000000000]
tmp_V                 (read             ) [ 0010000000000]
write_ln1765          (write            ) [ 0000000000000]
write_ln1766          (write            ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
cast                  (zext             ) [ 0000000000000]
cast1                 (zext             ) [ 0000000000000]
bound                 (mul              ) [ 0001111111110]
br_ln1778             (br               ) [ 0011111111110]
indvar_flatten        (phi              ) [ 0001000000000]
icmp_ln1778           (icmp             ) [ 0001111111110]
add_ln1778            (add              ) [ 0011111111110]
br_ln1778             (br               ) [ 0000000000000]
tmp_V_48              (read             ) [ 0000000000000]
trunc_ln647           (trunc            ) [ 0001010000000]
icmp_ln887            (icmp             ) [ 0001010000000]
p_Result_1            (partselect       ) [ 0001010000000]
icmp_ln887_1          (icmp             ) [ 0001010000000]
select_ln1792         (select           ) [ 0001001100000]
sext_ln1371           (sext             ) [ 0000000000000]
mul_ln1371            (mul              ) [ 0001001000000]
tmp_5                 (bitselect        ) [ 0001001000000]
select_ln1792_1       (select           ) [ 0001001100000]
sext_ln1371_3         (sext             ) [ 0000000000000]
mul_ln1371_1          (mul              ) [ 0001001000000]
tmp_9                 (bitselect        ) [ 0001001000000]
sub_ln1371            (sub              ) [ 0000000000000]
tmp_6                 (partselect       ) [ 0000000000000]
sext_ln1371_1         (sext             ) [ 0000000000000]
tmp                   (partselect       ) [ 0000000000000]
sext_ln1371_2         (sext             ) [ 0000000000000]
select_ln1371         (select           ) [ 0000000000000]
sub_ln1371_1          (sub              ) [ 0000000000000]
select_ln1371_1       (select           ) [ 0001000100000]
trunc_ln68            (trunc            ) [ 0001000111100]
sub_ln1371_2          (sub              ) [ 0000000000000]
tmp_12                (partselect       ) [ 0000000000000]
sext_ln1371_4         (sext             ) [ 0000000000000]
tmp_13                (partselect       ) [ 0000000000000]
sext_ln1371_5         (sext             ) [ 0000000000000]
select_ln1371_2       (select           ) [ 0000000000000]
sub_ln1371_3          (sub              ) [ 0000000000000]
select_ln1371_3       (select           ) [ 0001000100000]
trunc_ln68_2          (trunc            ) [ 0001000111100]
mul_ln68              (mul              ) [ 0000000000000]
add_ln68              (add              ) [ 0001000011000]
mul_ln68_1            (mul              ) [ 0000000000000]
add_ln68_1            (add              ) [ 0001000011000]
sext_ln215            (sext             ) [ 0000000000000]
add_ln1353            (add              ) [ 0001000001000]
sext_ln215_2          (sext             ) [ 0000000000000]
add_ln1353_2          (add              ) [ 0001000001000]
sext_ln215_1          (sext             ) [ 0000000000000]
sext_ln1352           (sext             ) [ 0000000000000]
mul_ln1352            (mul              ) [ 0001000000100]
sext_ln215_3          (sext             ) [ 0000000000000]
sext_ln1352_1         (sext             ) [ 0000000000000]
mul_ln1352_1          (mul              ) [ 0001000000100]
add_ln1353_1          (add              ) [ 0000000000000]
sub_ln461             (sub              ) [ 0000000000000]
zext_ln790            (zext             ) [ 0000000000000]
shl_ln790             (shl              ) [ 0000000000000]
trunc_ln887           (trunc            ) [ 0000000000000]
tmp_8                 (bitselect        ) [ 0000000000000]
select_ln1803         (select           ) [ 0001000000010]
add_ln1353_3          (add              ) [ 0000000000000]
sub_ln461_1           (sub              ) [ 0000000000000]
zext_ln790_1          (zext             ) [ 0000000000000]
shl_ln790_1           (shl              ) [ 0000000000000]
trunc_ln887_1         (trunc            ) [ 0000000000000]
tmp_14                (bitselect        ) [ 0000000000000]
select_ln1803_1       (select           ) [ 0001000000010]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
tmp_7                 (specregionbegin  ) [ 0000000000000]
specpipeline_ln1782   (specpipeline     ) [ 0000000000000]
zext_ln1803           (zext             ) [ 0000000000000]
tmp_1                 (bitconcatenate   ) [ 0000000000000]
tmp_V_47              (zext             ) [ 0000000000000]
write_ln1812          (write            ) [ 0000000000000]
empty                 (specregionend    ) [ 0000000000000]
br_ln1780             (br               ) [ 0011111111110]
ret_ln1815            (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_iter_r_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_iter_r_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_iter_c_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_iter_c_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_iter_r_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_iter_r_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_iter_c_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_iter_c_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str233"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str234"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str237"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str227"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str228"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str230"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str218"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str220"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str222"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str214"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str215"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str216"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str204"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str205"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str206"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str207"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str208"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str209"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str197"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str198"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str199"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str200"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str201"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str202"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i127.i63.i64"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_V_45_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_45/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_V_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln1765_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1765/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln1766_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1766/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_V_48_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_48/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln1812_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="128" slack="0"/>
<pin id="197" dir="0" index="2" bw="127" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1812/11 "/>
</bind>
</comp>

<comp id="201" class="1005" name="indvar_flatten_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="indvar_flatten_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="64" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="cast1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="bound_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln1778_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="1"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1778/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln1778_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1778/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln647_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln887_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="15" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Result_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="64" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="0" index="3" bw="7" slack="0"/>
<pin id="250" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln887_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="15" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln1792_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="15" slack="0"/>
<pin id="264" dir="0" index="2" bw="32" slack="1"/>
<pin id="265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1792/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sext_ln1371_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1371/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="mul_ln1371_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="34" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1371/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_5_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="6" slack="0"/>
<pin id="281" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln1792_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="15" slack="0"/>
<pin id="288" dir="0" index="2" bw="32" slack="1"/>
<pin id="289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1792_1/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sext_ln1371_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1371_3/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="mul_ln1371_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="34" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1371_1/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_9_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="6" slack="0"/>
<pin id="305" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sub_ln1371_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="65" slack="1"/>
<pin id="312" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1371/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_6_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="24" slack="0"/>
<pin id="316" dir="0" index="1" bw="65" slack="0"/>
<pin id="317" dir="0" index="2" bw="7" slack="0"/>
<pin id="318" dir="0" index="3" bw="8" slack="0"/>
<pin id="319" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln1371_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="24" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1371_1/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="24" slack="0"/>
<pin id="330" dir="0" index="1" bw="65" slack="1"/>
<pin id="331" dir="0" index="2" bw="7" slack="0"/>
<pin id="332" dir="0" index="3" bw="8" slack="0"/>
<pin id="333" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sext_ln1371_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="24" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1371_2/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln1371_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="24" slack="0"/>
<pin id="344" dir="0" index="2" bw="24" slack="0"/>
<pin id="345" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1371/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sub_ln1371_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="24" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1371_1/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln1371_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="24" slack="0"/>
<pin id="357" dir="0" index="2" bw="26" slack="0"/>
<pin id="358" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1371_1/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln68_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="26" slack="0"/>
<pin id="363" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sub_ln1371_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="65" slack="1"/>
<pin id="368" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1371_2/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_12_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="24" slack="0"/>
<pin id="372" dir="0" index="1" bw="65" slack="0"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="0" index="3" bw="8" slack="0"/>
<pin id="375" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln1371_4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="24" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1371_4/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_13_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="24" slack="0"/>
<pin id="386" dir="0" index="1" bw="65" slack="1"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="0" index="3" bw="8" slack="0"/>
<pin id="389" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln1371_5_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="24" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1371_5/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln1371_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="24" slack="0"/>
<pin id="400" dir="0" index="2" bw="24" slack="0"/>
<pin id="401" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1371_2/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sub_ln1371_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="24" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1371_3/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln1371_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="24" slack="0"/>
<pin id="413" dir="0" index="2" bw="26" slack="0"/>
<pin id="414" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1371_3/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln68_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="26" slack="0"/>
<pin id="419" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68_2/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="mul_ln68_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="0" index="1" bw="26" slack="1"/>
<pin id="424" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln68_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="2"/>
<pin id="429" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="mul_ln68_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="0"/>
<pin id="433" dir="0" index="1" bw="26" slack="1"/>
<pin id="434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68_1/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln68_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="2"/>
<pin id="439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sext_ln215_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln1353_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="12" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln215_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_2/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln1353_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="12" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353_2/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sext_ln215_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="33" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_1/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln1352_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="2"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1352/9 "/>
</bind>
</comp>

<comp id="465" class="1004" name="mul_ln1352_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="33" slack="0"/>
<pin id="468" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln215_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="33" slack="1"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_3/9 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln1352_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="2"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1352_1/9 "/>
</bind>
</comp>

<comp id="477" class="1004" name="mul_ln1352_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="33" slack="0"/>
<pin id="480" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352_1/9 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln1353_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="22" slack="0"/>
<pin id="485" dir="0" index="1" bw="64" slack="1"/>
<pin id="486" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353_1/10 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sub_ln461_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="6" slack="0"/>
<pin id="490" dir="0" index="1" bw="24" slack="4"/>
<pin id="491" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln461/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln790_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="24" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln790/10 "/>
</bind>
</comp>

<comp id="497" class="1004" name="shl_ln790_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="0"/>
<pin id="499" dir="0" index="1" bw="24" slack="0"/>
<pin id="500" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln790/10 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln887_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln887/10 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_8_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="64" slack="0"/>
<pin id="510" dir="0" index="2" bw="7" slack="0"/>
<pin id="511" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="515" class="1004" name="select_ln1803_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="0" index="2" bw="63" slack="0"/>
<pin id="519" dir="1" index="3" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1803/10 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln1353_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="22" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="1"/>
<pin id="526" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353_3/10 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sub_ln461_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="0"/>
<pin id="530" dir="0" index="1" bw="24" slack="4"/>
<pin id="531" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln461_1/10 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln790_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="24" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln790_1/10 "/>
</bind>
</comp>

<comp id="537" class="1004" name="shl_ln790_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="0" index="1" bw="24" slack="0"/>
<pin id="540" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln790_1/10 "/>
</bind>
</comp>

<comp id="543" class="1004" name="trunc_ln887_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="0"/>
<pin id="545" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln887_1/10 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_14_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="0"/>
<pin id="550" dir="0" index="2" bw="7" slack="0"/>
<pin id="551" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="555" class="1004" name="select_ln1803_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="0" index="2" bw="63" slack="0"/>
<pin id="559" dir="1" index="3" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1803_1/10 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln1803_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="63" slack="1"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1803/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="127" slack="0"/>
<pin id="568" dir="0" index="1" bw="63" slack="1"/>
<pin id="569" dir="0" index="2" bw="63" slack="0"/>
<pin id="570" dir="1" index="3" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_V_47_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="127" slack="0"/>
<pin id="575" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_47/11 "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp_V_45_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_45 "/>
</bind>
</comp>

<comp id="583" class="1005" name="tmp_V_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="588" class="1005" name="bound_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="1"/>
<pin id="590" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="593" class="1005" name="icmp_ln1778_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1778 "/>
</bind>
</comp>

<comp id="597" class="1005" name="add_ln1778_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="0"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1778 "/>
</bind>
</comp>

<comp id="602" class="1005" name="trunc_ln647_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln647 "/>
</bind>
</comp>

<comp id="607" class="1005" name="icmp_ln887_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="612" class="1005" name="p_Result_1_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="icmp_ln887_1_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln887_1 "/>
</bind>
</comp>

<comp id="622" class="1005" name="select_ln1792_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="2"/>
<pin id="624" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln1792 "/>
</bind>
</comp>

<comp id="627" class="1005" name="mul_ln1371_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="65" slack="1"/>
<pin id="629" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1371 "/>
</bind>
</comp>

<comp id="633" class="1005" name="tmp_5_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="639" class="1005" name="select_ln1792_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="2"/>
<pin id="641" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln1792_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="mul_ln1371_1_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="65" slack="1"/>
<pin id="646" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1371_1 "/>
</bind>
</comp>

<comp id="650" class="1005" name="tmp_9_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="656" class="1005" name="select_ln1371_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1371_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="trunc_ln68_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="24" slack="4"/>
<pin id="663" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln68 "/>
</bind>
</comp>

<comp id="666" class="1005" name="select_ln1371_3_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1371_3 "/>
</bind>
</comp>

<comp id="671" class="1005" name="trunc_ln68_2_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="24" slack="4"/>
<pin id="673" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln68_2 "/>
</bind>
</comp>

<comp id="676" class="1005" name="add_ln68_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="682" class="1005" name="add_ln68_1_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68_1 "/>
</bind>
</comp>

<comp id="688" class="1005" name="add_ln1353_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="33" slack="1"/>
<pin id="690" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1353 "/>
</bind>
</comp>

<comp id="693" class="1005" name="add_ln1353_2_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="33" slack="1"/>
<pin id="695" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1353_2 "/>
</bind>
</comp>

<comp id="698" class="1005" name="mul_ln1352_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="1"/>
<pin id="700" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1352 "/>
</bind>
</comp>

<comp id="703" class="1005" name="mul_ln1352_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="1"/>
<pin id="705" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1352_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="select_ln1803_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="63" slack="1"/>
<pin id="710" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1803 "/>
</bind>
</comp>

<comp id="713" class="1005" name="select_ln1803_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="63" slack="1"/>
<pin id="715" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1803_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="164"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="166" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="160" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="102" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="156" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="98" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="212" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="205" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="205" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="100" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="188" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="104" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="106" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="188" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="108" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="110" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="259"><net_src comp="245" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="104" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="104" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="112" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="114" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="261" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="116" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="290"><net_src comp="104" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="112" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="114" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="285" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="116" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="118" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="120" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="309" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="122" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="124" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="327"><net_src comp="314" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="120" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="122" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="336"><net_src comp="124" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="340"><net_src comp="328" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="324" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="20" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="341" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="324" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="348" pin="2"/><net_sink comp="354" pin=2"/></net>

<net id="364"><net_src comp="354" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="118" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="120" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="365" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="122" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="124" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="383"><net_src comp="370" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="120" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="122" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="392"><net_src comp="124" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="396"><net_src comp="384" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="380" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="20" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="397" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="380" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="404" pin="2"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="410" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="126" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="421" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="126" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="448"><net_src comp="128" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="457"><net_src comp="128" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="459" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="471" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="130" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="132" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="483" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="134" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="497" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="110" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="520"><net_src comp="507" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="136" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="503" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="527"><net_src comp="130" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="132" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="528" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="523" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="134" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="537" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="110" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="560"><net_src comp="547" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="136" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="543" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="571"><net_src comp="154" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="563" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="576"><net_src comp="566" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="581"><net_src comp="160" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="586"><net_src comp="166" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="591"><net_src comp="218" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="596"><net_src comp="224" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="229" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="605"><net_src comp="235" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="610"><net_src comp="239" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="615"><net_src comp="245" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="620"><net_src comp="255" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="625"><net_src comp="261" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="630"><net_src comp="271" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="636"><net_src comp="277" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="642"><net_src comp="285" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="647"><net_src comp="295" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="653"><net_src comp="301" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="659"><net_src comp="354" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="664"><net_src comp="361" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="669"><net_src comp="410" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="674"><net_src comp="417" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="679"><net_src comp="426" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="685"><net_src comp="436" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="691"><net_src comp="444" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="696"><net_src comp="453" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="701"><net_src comp="465" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="706"><net_src comp="477" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="711"><net_src comp="515" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="716"><net_src comp="555" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="566" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_iter_r_V_V | {1 }
	Port: out_iter_c_V_V | {1 }
	Port: out_V_V | {11 }
 - Input state : 
	Port: softmax_process_1132 : in_iter_r_V_V | {1 }
	Port: softmax_process_1132 : in_iter_c_V_V | {1 }
	Port: softmax_process_1132 : in_V_V | {4 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
		icmp_ln1778 : 1
		add_ln1778 : 1
		br_ln1778 : 2
	State 4
		icmp_ln887 : 1
		icmp_ln887_1 : 1
	State 5
		sext_ln1371 : 1
		mul_ln1371 : 2
		tmp_5 : 1
		sext_ln1371_3 : 1
		mul_ln1371_1 : 2
		tmp_9 : 1
	State 6
		tmp_6 : 1
		sext_ln1371_1 : 2
		sext_ln1371_2 : 1
		select_ln1371 : 3
		sub_ln1371_1 : 4
		select_ln1371_1 : 5
		trunc_ln68 : 6
		tmp_12 : 1
		sext_ln1371_4 : 2
		sext_ln1371_5 : 1
		select_ln1371_2 : 3
		sub_ln1371_3 : 4
		select_ln1371_3 : 5
		trunc_ln68_2 : 6
	State 7
		add_ln68 : 1
		add_ln68_1 : 1
	State 8
		add_ln1353 : 1
		add_ln1353_2 : 1
	State 9
		mul_ln1352 : 1
		mul_ln1352_1 : 1
	State 10
		zext_ln790 : 1
		shl_ln790 : 2
		trunc_ln887 : 3
		tmp_8 : 3
		select_ln1803 : 4
		zext_ln790_1 : 1
		shl_ln790_1 : 2
		trunc_ln887_1 : 3
		tmp_14 : 3
		select_ln1803_1 : 4
	State 11
		tmp_1 : 1
		tmp_V_47 : 2
		write_ln1812 : 3
		empty : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |     add_ln1778_fu_229     |    0    |    0    |    71   |
|          |      add_ln68_fu_426      |    0    |    0    |    39   |
|          |     add_ln68_1_fu_436     |    0    |    0    |    39   |
|    add   |     add_ln1353_fu_444     |    0    |    0    |    39   |
|          |    add_ln1353_2_fu_453    |    0    |    0    |    39   |
|          |    add_ln1353_1_fu_483    |    0    |    0    |    71   |
|          |    add_ln1353_3_fu_523    |    0    |    0    |    71   |
|----------|---------------------------|---------|---------|---------|
|    shl   |      shl_ln790_fu_497     |    0    |    0    |   179   |
|          |     shl_ln790_1_fu_537    |    0    |    0    |   179   |
|----------|---------------------------|---------|---------|---------|
|          |    select_ln1792_fu_261   |    0    |    0    |    32   |
|          |   select_ln1792_1_fu_285  |    0    |    0    |    32   |
|          |    select_ln1371_fu_341   |    0    |    0    |    24   |
|  select  |   select_ln1371_1_fu_354  |    0    |    0    |    26   |
|          |   select_ln1371_2_fu_397  |    0    |    0    |    24   |
|          |   select_ln1371_3_fu_410  |    0    |    0    |    26   |
|          |    select_ln1803_fu_515   |    0    |    0    |    63   |
|          |   select_ln1803_1_fu_555  |    0    |    0    |    63   |
|----------|---------------------------|---------|---------|---------|
|          |     sub_ln1371_fu_309     |    0    |    0    |    72   |
|          |    sub_ln1371_1_fu_348    |    0    |    0    |    31   |
|    sub   |    sub_ln1371_2_fu_365    |    0    |    0    |    72   |
|          |    sub_ln1371_3_fu_404    |    0    |    0    |    31   |
|          |      sub_ln461_fu_488     |    0    |    0    |    31   |
|          |     sub_ln461_1_fu_528    |    0    |    0    |    31   |
|----------|---------------------------|---------|---------|---------|
|          |        bound_fu_218       |    4    |    0    |    20   |
|          |     mul_ln1371_fu_271     |    4    |    0    |    22   |
|          |    mul_ln1371_1_fu_295    |    4    |    0    |    22   |
|    mul   |      mul_ln68_fu_421      |    1    |    0    |    50   |
|          |     mul_ln68_1_fu_431     |    1    |    0    |    50   |
|          |     mul_ln1352_fu_465     |    4    |    0    |    21   |
|          |    mul_ln1352_1_fu_477    |    4    |    0    |    21   |
|----------|---------------------------|---------|---------|---------|
|          |     icmp_ln1778_fu_224    |    0    |    0    |    29   |
|   icmp   |     icmp_ln887_fu_239     |    0    |    0    |    20   |
|          |    icmp_ln887_1_fu_255    |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|          |    tmp_V_45_read_fu_160   |    0    |    0    |    0    |
|   read   |     tmp_V_read_fu_166     |    0    |    0    |    0    |
|          |    tmp_V_48_read_fu_188   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          | write_ln1765_write_fu_172 |    0    |    0    |    0    |
|   write  | write_ln1766_write_fu_180 |    0    |    0    |    0    |
|          | write_ln1812_write_fu_194 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        cast_fu_212        |    0    |    0    |    0    |
|          |        cast1_fu_215       |    0    |    0    |    0    |
|   zext   |     zext_ln790_fu_493     |    0    |    0    |    0    |
|          |    zext_ln790_1_fu_533    |    0    |    0    |    0    |
|          |     zext_ln1803_fu_563    |    0    |    0    |    0    |
|          |      tmp_V_47_fu_573      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     trunc_ln647_fu_235    |    0    |    0    |    0    |
|          |     trunc_ln68_fu_361     |    0    |    0    |    0    |
|   trunc  |    trunc_ln68_2_fu_417    |    0    |    0    |    0    |
|          |     trunc_ln887_fu_503    |    0    |    0    |    0    |
|          |    trunc_ln887_1_fu_543   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     p_Result_1_fu_245     |    0    |    0    |    0    |
|          |        tmp_6_fu_314       |    0    |    0    |    0    |
|partselect|         tmp_fu_328        |    0    |    0    |    0    |
|          |       tmp_12_fu_370       |    0    |    0    |    0    |
|          |       tmp_13_fu_384       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln1371_fu_267    |    0    |    0    |    0    |
|          |    sext_ln1371_3_fu_291   |    0    |    0    |    0    |
|          |    sext_ln1371_1_fu_324   |    0    |    0    |    0    |
|          |    sext_ln1371_2_fu_337   |    0    |    0    |    0    |
|          |    sext_ln1371_4_fu_380   |    0    |    0    |    0    |
|   sext   |    sext_ln1371_5_fu_393   |    0    |    0    |    0    |
|          |     sext_ln215_fu_441     |    0    |    0    |    0    |
|          |    sext_ln215_2_fu_450    |    0    |    0    |    0    |
|          |    sext_ln215_1_fu_459    |    0    |    0    |    0    |
|          |     sext_ln1352_fu_462    |    0    |    0    |    0    |
|          |    sext_ln215_3_fu_471    |    0    |    0    |    0    |
|          |    sext_ln1352_1_fu_474   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_5_fu_277       |    0    |    0    |    0    |
| bitselect|        tmp_9_fu_301       |    0    |    0    |    0    |
|          |        tmp_8_fu_507       |    0    |    0    |    0    |
|          |       tmp_14_fu_547       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        tmp_1_fu_566       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    22   |    0    |   1560  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln1353_2_reg_693 |   33   |
|   add_ln1353_reg_688  |   33   |
|   add_ln1778_reg_597  |   64   |
|   add_ln68_1_reg_682  |   32   |
|    add_ln68_reg_676   |   32   |
|     bound_reg_588     |   64   |
|  icmp_ln1778_reg_593  |    1   |
|  icmp_ln887_1_reg_617 |    1   |
|   icmp_ln887_reg_607  |    1   |
| indvar_flatten_reg_201|   64   |
|  mul_ln1352_1_reg_703 |   64   |
|   mul_ln1352_reg_698  |   64   |
|  mul_ln1371_1_reg_644 |   65   |
|   mul_ln1371_reg_627  |   65   |
|   p_Result_1_reg_612  |   32   |
|select_ln1371_1_reg_656|   32   |
|select_ln1371_3_reg_666|   32   |
|select_ln1792_1_reg_639|   32   |
| select_ln1792_reg_622 |   32   |
|select_ln1803_1_reg_713|   63   |
| select_ln1803_reg_708 |   63   |
|     tmp_5_reg_633     |    1   |
|     tmp_9_reg_650     |    1   |
|    tmp_V_45_reg_578   |   32   |
|     tmp_V_reg_583     |   32   |
|  trunc_ln647_reg_602  |   32   |
|  trunc_ln68_2_reg_671 |   24   |
|   trunc_ln68_reg_661  |   24   |
+-----------------------+--------+
|         Total         |  1015  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   22   |    0   |  1560  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |  1015  |    -   |
+-----------+--------+--------+--------+
|   Total   |   22   |  1015  |  1560  |
+-----------+--------+--------+--------+
