alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/controlunit.v $dsn/src/EX.v $dsn/src/ALU.v $dsn/src/common.v
# Unit top modules: Execute mux2 mux3 mux4 reset_sync Hazard_Unit.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/controlunit.v $dsn/src/common.v $dsn/src/ex_stage.v $dsn/src/id_stage.v
# Error: VCP7803 id_stage.v : (2, 20): Duplicated declaration of unit control_unit. Use "-err VCP7803 W1" to suppress this error.
# Info: VCP7802 controlunit.v : (6, 20): ... see previous "control_unit" declaration.
# Warning: VCP2515 id_stage.v : (363, 7): Undefined module: PCctrl was used. Port connection rules will not be checked at such instantiations.
# Compile failure 1 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/common.v $dsn/src/ex_stage.v $dsn/src/id_stage.v
# Warning: VCP2515 id_stage.v : (363, 7): Undefined module: PCctrl was used. Port connection rules will not be checked at such instantiations.
# Error: VCP2000 common.v : (90, 14): Syntax error. Unexpected token: ).
# Error: VCP2000 common.v : (112, 14): Syntax error. Unexpected token: ).
# Compile failure 2 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/common.v $dsn/src/ex_stage.v $dsn/src/id_stage.v
# Warning: VCP2515 id_stage.v : (363, 7): Undefined module: PCctrl was used. Port connection rules will not be checked at such instantiations.
# Error: VCP2000 common.v : (90, 14): Syntax error. Unexpected token: ).
# Error: VCP2000 common.v : (112, 14): Syntax error. Unexpected token: ).
# Compile failure 2 Errors 1 Warnings  Analysis time: 1[s].
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/common.v
# Unit top modules: mux2 mux3 mux4 reset_sync Hazard_Unit.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/ex_stage.v
# Unit top modules: Execute ex_mem.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/id_stage.v
# Warning: VCP2515 id_stage.v : (363, 7): Undefined module: PCctrl was used. Port connection rules will not be checked at such instantiations.
# Unit top modules: pc_control ID_stage.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/id_stage.v
# Unit top modules: ID_stage.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/buffers.v
# Error: VCP2000 buffers.v : (106, 11): Syntax error. Unexpected token: output[_OUTPUT].
# Error: VCP2000 buffers.v : (107, 2): Syntax error. Unexpected token: ).
# Error: VCP2020 buffers.v : (125, 12): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 buffers.v : (125, 12): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 buffers.v : (125, 12): Syntax error. Unexpected token: end[_END].
# Error: VCP2000 buffers.v : (141, 12): Syntax error. Unexpected token: end[_END].
# Compile failure 6 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/buffers.v
# Unit top modules: EX_MEM MEMWB IF_ID ID_EX.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/if_stage.v
# Warning: VCP2515 if_stage.v : (45, 7): Undefined module: InstructionMemory was used. Port connection rules will not be checked at such instantiations.
# Unit top modules: Fetch.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/id_stage.v
# Unit top modules: ID_stage.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/buffers.v
# Unit top modules: EX_MEM MEMWB IF_ID ID_EX.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/buffers.v
# Unit top modules: EX_MEM MEM_WB IF_ID ID_EX.
