Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Wed Feb  5 21:03:52 2020
| Host             : ssg1 running 64-bit Manjaro Linux
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z007sclg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Preliminary
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.593        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.467        |
| Device Static (W)        | 0.126        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.6         |
| Junction Temperature (C) | 43.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.053 |       17 |       --- |             --- |
| Slice Logic              |     0.016 |    31655 |       --- |             --- |
|   LUT as Logic           |     0.014 |    11215 |     14400 |           77.88 |
|   Register               |    <0.001 |    14502 |     28800 |           50.35 |
|   CARRY4                 |    <0.001 |      472 |      4400 |           10.73 |
|   LUT as Distributed RAM |    <0.001 |      222 |      6000 |            3.70 |
|   F7/F8 Muxes            |    <0.001 |      341 |     17600 |            1.94 |
|   LUT as Shift Register  |    <0.001 |      661 |      6000 |           11.02 |
|   Others                 |    <0.001 |     1773 |       --- |             --- |
| Signals                  |     0.024 |    23589 |       --- |             --- |
| Block RAM                |     0.012 |     47.5 |        50 |           95.00 |
| MMCM                     |     0.102 |        1 |         2 |           50.00 |
| DSPs                     |    <0.001 |        3 |        66 |            4.55 |
| I/O                      |     0.003 |       29 |       100 |           29.00 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.254 |        1 |       --- |             --- |
| Static Power             |     0.126 |          |           |                 |
| Total                    |     1.593 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.114 |       0.106 |      0.008 |
| Vccaux    |       1.800 |     0.064 |       0.056 |      0.008 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.679 |       0.650 |      0.029 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------+----------------------------------------------------------+-----------------+
| Clock                                                                  | Domain                                                   | Constraint (ns) |
+------------------------------------------------------------------------+----------------------------------------------------------+-----------------+
| clk50                                                                  | clk50                                                    |            20.0 |
| clk_bus_system_clk_wiz_25M_0                                           | system_i/clk_wiz_25M/inst/clk_bus_system_clk_wiz_25M_0   |             9.9 |
| clk_bus_system_clk_wiz_25M_0_1                                         | system_i/clk_wiz_25M/inst/clk_bus_system_clk_wiz_25M_0   |             9.9 |
| clk_codec_system_clk_wiz_25M_0                                         | system_i/clk_wiz_25M/inst/clk_codec_system_clk_wiz_25M_0 |            40.7 |
| clk_codec_system_clk_wiz_25M_0_1                                       | system_i/clk_wiz_25M/inst/clk_codec_system_clk_wiz_25M_0 |            40.7 |
| clk_mb_system_clk_wiz_25M_0                                            | system_i/clk_wiz_25M/inst/clk_mb_system_clk_wiz_25M_0    |             7.1 |
| clk_mb_system_clk_wiz_25M_0_1                                          | system_i/clk_wiz_25M/inst/clk_mb_system_clk_wiz_25M_0    |             7.1 |
| clkfbout_system_clk_wiz_25M_0                                          | system_i/clk_wiz_25M/inst/clkfbout_system_clk_wiz_25M_0  |            20.0 |
| clkfbout_system_clk_wiz_25M_0_1                                        | system_i/clk_wiz_25M/inst/clkfbout_system_clk_wiz_25M_0  |            20.0 |
| sys_clk_pin                                                            | clk50                                                    |            20.0 |
| system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q   | system_i/mdm_0/U0/MDM_Core_I1/dbgreg_drck                |            39.6 |
| system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q | system_i/mdm_0/U0/MDM_Core_I1/dbgreg_update              |            79.3 |
| system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                 | system_i/mdm_0/U0/Use_E2.BSCAN_I/drck_i                  |            33.3 |
| system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE               | system_i/mdm_0/U0/Use_E2.BSCAN_I/update_i                |            33.3 |
+------------------------------------------------------------------------+----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                  | Power (W) |
+-----------------------------------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                                                        |     1.467 |
|   system_i                                                                                                            |     1.463 |
|     axi_dma_0                                                                                                         |     0.002 |
|       U0                                                                                                              |     0.002 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                                |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                                     |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                                          |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                                        |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                                          |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                               |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                                      |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                             |     0.001 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                           |     0.001 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                          |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                               |    <0.001 |
|               I_DATA_FIFO                                                                                             |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                           |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                                |    <0.001 |
|                     xpm_fifo_base_inst                                                                                |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                                             |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                                 |    <0.001 |
|                       rdp_inst                                                                                        |    <0.001 |
|                       rdpp1_inst                                                                                      |    <0.001 |
|                       wrp_inst                                                                                        |    <0.001 |
|                       wrpp1_inst                                                                                      |    <0.001 |
|                       xpm_fifo_rst_inst                                                                               |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|             I_ADDR_CNTL                                                                                               |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|             I_CMD_STATUS                                                                                              |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                      |    <0.001 |
|               I_CMD_FIFO                                                                                              |    <0.001 |
|             I_MSTR_PCC                                                                                                |    <0.001 |
|             I_RD_DATA_CNTL                                                                                            |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                         |    <0.001 |
|             I_RESET                                                                                                   |    <0.001 |
|         I_RST_MODULE                                                                                                  |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                                  |    <0.001 |
|           REG_HRD_RST                                                                                                 |    <0.001 |
|           REG_HRD_RST_OUT                                                                                             |    <0.001 |
|     axi_intc_0                                                                                                        |    <0.001 |
|       U0                                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                          |    <0.001 |
|             I_DECODER                                                                                                 |    <0.001 |
|         INTC_CORE_I                                                                                                   |    <0.001 |
|     axis_data_fifo_0                                                                                                  |    <0.001 |
|       inst                                                                                                            |    <0.001 |
|         gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                                               |    <0.001 |
|         gen_fifo_generator.fifo_generator_inst                                                                        |    <0.001 |
|           inst_fifo_gen                                                                                               |    <0.001 |
|             gaxis_fifo.gaxisf.axisf                                                                                   |    <0.001 |
|               grf.rf                                                                                                  |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                   rd_pntr_cdc_inst                                                                                    |    <0.001 |
|                   wr_pntr_cdc_inst                                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                   gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                   gr1.grdc2.rdc                                                                                       |    <0.001 |
|                   gras.rsts                                                                                           |    <0.001 |
|                     c0                                                                                                |    <0.001 |
|                     c1                                                                                                |    <0.001 |
|                   rpntr                                                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                   gwas.gwdc1.wdcext                                                                                   |    <0.001 |
|                   gwas.wsts                                                                                           |    <0.001 |
|                     c1                                                                                                |    <0.001 |
|                     c2                                                                                                |    <0.001 |
|                   wpntr                                                                                               |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                                            |    <0.001 |
|                     inst_blk_mem_gen                                                                                  |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                                            |    <0.001 |
|                         valid.cstr                                                                                    |    <0.001 |
|                           ramloop[0].ram.r                                                                            |    <0.001 |
|                             prim_noinit.ram                                                                           |    <0.001 |
|                           ramloop[1].ram.r                                                                            |    <0.001 |
|                             prim_noinit.ram                                                                           |    <0.001 |
|                           ramloop[2].ram.r                                                                            |    <0.001 |
|                             prim_noinit.ram                                                                           |    <0.001 |
|                 rstblk                                                                                                |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                               |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                               |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                                |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                        |    <0.001 |
|     blk_mem_gen_0                                                                                                     |    <0.001 |
|       U0                                                                                                              |    <0.001 |
|         inst_blk_mem_gen                                                                                              |    <0.001 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                       |    <0.001 |
|             valid.cstr                                                                                                |    <0.001 |
|               ramloop[0].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[10].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[11].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[12].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[13].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[14].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[15].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[16].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[17].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[18].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[19].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[1].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[20].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[21].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[22].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[23].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[24].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[25].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[26].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[27].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[28].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[29].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[2].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[30].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[31].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[3].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[4].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[5].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[6].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[7].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[8].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[9].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|     clk_wiz_25M                                                                                                       |     0.102 |
|       inst                                                                                                            |     0.102 |
|     data_lmb_bram_if_cntlr_1                                                                                          |    <0.001 |
|       U0                                                                                                              |    <0.001 |
|     data_lmb_v10_1                                                                                                    |     0.000 |
|       U0                                                                                                              |     0.000 |
|     dma_axi_bram_ctrl_1                                                                                               |     0.001 |
|       U0                                                                                                              |     0.001 |
|         gext_inst.abcv4_0_ext_inst                                                                                    |     0.001 |
|           GEN_AXI4.I_FULL_AXI                                                                                         |     0.001 |
|             GEN_ARB.I_SNG_PORT                                                                                        |    <0.001 |
|             I_RD_CHNL                                                                                                 |    <0.001 |
|               I_WRAP_BRST                                                                                             |    <0.001 |
|             I_WR_CHNL                                                                                                 |    <0.001 |
|               I_WRAP_BRST                                                                                             |     0.000 |
|     dma_blk_mem_gen_1                                                                                                 |     0.010 |
|       U0                                                                                                              |     0.010 |
|         inst_blk_mem_gen                                                                                              |     0.010 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                       |     0.010 |
|             valid.cstr                                                                                                |     0.010 |
|               ramloop[0].ram.r                                                                                        |     0.001 |
|                 prim_noinit.ram                                                                                       |     0.001 |
|               ramloop[1].ram.r                                                                                        |     0.001 |
|                 prim_noinit.ram                                                                                       |     0.001 |
|               ramloop[2].ram.r                                                                                        |     0.001 |
|                 prim_noinit.ram                                                                                       |     0.001 |
|               ramloop[3].ram.r                                                                                        |     0.001 |
|                 prim_noinit.ram                                                                                       |     0.001 |
|               ramloop[4].ram.r                                                                                        |     0.001 |
|                 prim_noinit.ram                                                                                       |     0.001 |
|               ramloop[5].ram.r                                                                                        |     0.001 |
|                 prim_noinit.ram                                                                                       |     0.001 |
|               ramloop[6].ram.r                                                                                        |     0.001 |
|                 prim_noinit.ram                                                                                       |     0.001 |
|               ramloop[7].ram.r                                                                                        |     0.001 |
|                 prim_noinit.ram                                                                                       |     0.001 |
|     fifo_count_axi_gpio_0                                                                                             |     0.002 |
|       U0                                                                                                              |     0.002 |
|         AXI_LITE_IPIF_I                                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                          |    <0.001 |
|             I_DECODER                                                                                                 |    <0.001 |
|         gpio_core_1                                                                                                   |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                                 |    <0.001 |
|     i2s_output_1                                                                                                      |    <0.001 |
|       U0                                                                                                              |    <0.001 |
|     ins_lmb_bram_if_cntlr_0                                                                                           |    <0.001 |
|       U0                                                                                                              |    <0.001 |
|     ins_lmb_v10_0                                                                                                     |     0.000 |
|       U0                                                                                                              |     0.000 |
|     int_axi_gpio_0                                                                                                    |    <0.001 |
|       U0                                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                          |    <0.001 |
|             I_DECODER                                                                                                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|         gpio_core_1                                                                                                   |    <0.001 |
|     mb_axi_mem_interconnect_0                                                                                         |     0.025 |
|       m00_couplers                                                                                                    |     0.002 |
|         auto_pc                                                                                                       |     0.002 |
|           inst                                                                                                        |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                                                                              |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                                     |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                                               |    <0.001 |
|                   inst                                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                                  |    <0.001 |
|                           grf.rf                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                               grss.rsts                                                                               |    <0.001 |
|                               rpntr                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                               gwss.wsts                                                                               |    <0.001 |
|                               wpntr                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                               gdm.dm_gen.dm                                                                           |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                                      |    <0.001 |
|                             rstblk                                                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                     |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                                   |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                               |     0.001 |
|                 USE_BURSTS.cmd_queue                                                                                  |    <0.001 |
|                   inst                                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                                  |    <0.001 |
|                           grf.rf                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                               grss.rsts                                                                               |    <0.001 |
|                               rpntr                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                               gwss.wsts                                                                               |    <0.001 |
|                               wpntr                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                               gdm.dm_gen.dm                                                                           |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                      |    <0.001 |
|                                 RAM_reg_0_31_6_6                                                                      |    <0.001 |
|                             rstblk                                                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                     |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                             |    <0.001 |
|                   inst                                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                                  |    <0.001 |
|                           grf.rf                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                               grss.rsts                                                                               |    <0.001 |
|                               rpntr                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                               gwss.wsts                                                                               |    <0.001 |
|                               wpntr                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                               gdm.dm_gen.dm                                                                           |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                                      |    <0.001 |
|                             rstblk                                                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                     |    <0.001 |
|               USE_WRITE.write_data_inst                                                                               |    <0.001 |
|       m01_couplers                                                                                                    |     0.003 |
|         auto_pc                                                                                                       |     0.003 |
|           inst                                                                                                        |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                      |     0.003 |
|               RD.ar_channel_0                                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                                          |    <0.001 |
|                 cmd_translator_0                                                                                      |    <0.001 |
|                   incr_cmd_0                                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                                          |    <0.001 |
|               RD.r_channel_0                                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                                    |    <0.001 |
|               SI_REG                                                                                                  |    <0.001 |
|                 ar.ar_pipe                                                                                            |    <0.001 |
|                 aw.aw_pipe                                                                                            |    <0.001 |
|                 b.b_pipe                                                                                              |    <0.001 |
|                 r.r_pipe                                                                                              |    <0.001 |
|               WR.aw_channel_0                                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                                          |    <0.001 |
|                 cmd_translator_0                                                                                      |    <0.001 |
|                   incr_cmd_0                                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                                          |    <0.001 |
|               WR.b_channel_0                                                                                          |    <0.001 |
|                 bid_fifo_0                                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                                          |    <0.001 |
|       m03_couplers                                                                                                    |     0.002 |
|         auto_pc                                                                                                       |     0.002 |
|           inst                                                                                                        |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                      |     0.002 |
|               RD.ar_channel_0                                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                                          |    <0.001 |
|                 cmd_translator_0                                                                                      |    <0.001 |
|                   incr_cmd_0                                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                                          |    <0.001 |
|               RD.r_channel_0                                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                                    |    <0.001 |
|               SI_REG                                                                                                  |    <0.001 |
|                 ar.ar_pipe                                                                                            |    <0.001 |
|                 aw.aw_pipe                                                                                            |    <0.001 |
|                 b.b_pipe                                                                                              |    <0.001 |
|                 r.r_pipe                                                                                              |    <0.001 |
|               WR.aw_channel_0                                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                                          |    <0.001 |
|                 cmd_translator_0                                                                                      |    <0.001 |
|                   incr_cmd_0                                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                                          |    <0.001 |
|               WR.b_channel_0                                                                                          |    <0.001 |
|                 bid_fifo_0                                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                                          |    <0.001 |
|       m04_couplers                                                                                                    |     0.002 |
|         auto_pc                                                                                                       |     0.002 |
|           inst                                                                                                        |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                      |     0.002 |
|               RD.ar_channel_0                                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                                          |    <0.001 |
|                 cmd_translator_0                                                                                      |    <0.001 |
|                   incr_cmd_0                                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                                          |    <0.001 |
|               RD.r_channel_0                                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                                    |    <0.001 |
|               SI_REG                                                                                                  |    <0.001 |
|                 ar.ar_pipe                                                                                            |    <0.001 |
|                 aw.aw_pipe                                                                                            |    <0.001 |
|                 b.b_pipe                                                                                              |    <0.001 |
|                 r.r_pipe                                                                                              |    <0.001 |
|               WR.aw_channel_0                                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                                          |    <0.001 |
|                 cmd_translator_0                                                                                      |    <0.001 |
|                   incr_cmd_0                                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                                          |    <0.001 |
|               WR.b_channel_0                                                                                          |    <0.001 |
|                 bid_fifo_0                                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                                          |    <0.001 |
|       m06_couplers                                                                                                    |     0.003 |
|         auto_pc                                                                                                       |     0.003 |
|           inst                                                                                                        |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                      |     0.003 |
|               RD.ar_channel_0                                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                                          |    <0.001 |
|                 cmd_translator_0                                                                                      |    <0.001 |
|                   incr_cmd_0                                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                                          |    <0.001 |
|               RD.r_channel_0                                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                                    |    <0.001 |
|               SI_REG                                                                                                  |    <0.001 |
|                 ar.ar_pipe                                                                                            |    <0.001 |
|                 aw.aw_pipe                                                                                            |    <0.001 |
|                 b.b_pipe                                                                                              |    <0.001 |
|                 r.r_pipe                                                                                              |    <0.001 |
|               WR.aw_channel_0                                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                                          |    <0.001 |
|                 cmd_translator_0                                                                                      |    <0.001 |
|                   incr_cmd_0                                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                                          |    <0.001 |
|               WR.b_channel_0                                                                                          |    <0.001 |
|                 bid_fifo_0                                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                                          |    <0.001 |
|       s02_couplers                                                                                                    |     0.003 |
|         auto_cc                                                                                                       |     0.003 |
|           inst                                                                                                        |     0.003 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                                           |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                                           |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                                            |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                                            |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                                            |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|         auto_pc                                                                                                       |     0.000 |
|           inst                                                                                                        |     0.000 |
|       s03_couplers                                                                                                    |    <0.001 |
|         auto_cc                                                                                                       |    <0.001 |
|           inst                                                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                                           |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                                            |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|         auto_pc                                                                                                       |     0.000 |
|           inst                                                                                                        |     0.000 |
|       s04_couplers                                                                                                    |     0.006 |
|         auto_cc                                                                                                       |     0.006 |
|           inst                                                                                                        |     0.006 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                                               |     0.006 |
|               inst_fifo_gen                                                                                           |     0.006 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                               |     0.001 |
|                   grf.rf                                                                                              |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                        |    <0.001 |
|                       rd_pntr_cdc_inst                                                                                |    <0.001 |
|                       wr_pntr_cdc_inst                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       gras.rsts                                                                                       |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwas.wsts                                                                                       |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                       gdm.dm_gen.dm                                                                                   |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                              |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                            |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                            |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                            |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                            |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                            |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                            |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                            |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                            |    <0.001 |
|                         RAM_reg_0_15_60_61                                                                            |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                             |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                             |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                               |     0.002 |
|                   grf.rf                                                                                              |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                        |    <0.001 |
|                       rd_pntr_cdc_inst                                                                                |    <0.001 |
|                       wr_pntr_cdc_inst                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       gras.rsts                                                                                       |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwas.wsts                                                                                       |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                       gdm.dm_gen.dm                                                                                   |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                              |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                            |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                            |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                            |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                            |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                             |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                             |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                              |     0.001 |
|                   grf.rf                                                                                              |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                        |    <0.001 |
|                       rd_pntr_cdc_inst                                                                                |    <0.001 |
|                       wr_pntr_cdc_inst                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       gras.rsts                                                                                       |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwas.wsts                                                                                       |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                       gdm.dm_gen.dm                                                                                   |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                              |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                            |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                            |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                            |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                            |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                            |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                            |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                            |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                            |    <0.001 |
|                         RAM_reg_0_15_60_61                                                                            |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                             |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                             |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                              |     0.001 |
|                   grf.rf                                                                                              |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                        |    <0.001 |
|                       rd_pntr_cdc_inst                                                                                |    <0.001 |
|                       wr_pntr_cdc_inst                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       gras.rsts                                                                                       |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwas.wsts                                                                                       |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                       gdm.dm_gen.dm                                                                                   |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                              |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                            |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                            |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                            |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                            |    <0.001 |
|                         RAM_reg_0_15_36_36                                                                            |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                             |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                             |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                              |    <0.001 |
|                   grf.rf                                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                        |    <0.001 |
|                       rd_pntr_cdc_inst                                                                                |    <0.001 |
|                       wr_pntr_cdc_inst                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       gras.rsts                                                                                       |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwas.wsts                                                                                       |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                       gdm.dm_gen.dm                                                                                   |    <0.001 |
|                         RAM_reg_0_15_0_2                                                                              |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                          |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                             |    <0.001 |
|       xbar                                                                                                            |     0.004 |
|         inst                                                                                                          |     0.004 |
|           gen_samd.crossbar_samd                                                                                      |     0.004 |
|             addr_arbiter_ar                                                                                           |    <0.001 |
|             addr_arbiter_aw                                                                                           |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                                        |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.mux_w                                                                                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.mux_w                                                                                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_master_slots[2].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.mux_w                                                                                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_master_slots[3].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.mux_w                                                                                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_master_slots[4].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.mux_w                                                                                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_master_slots[5].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.mux_w                                                                                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_master_slots[6].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.mux_w                                                                                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_master_slots[7].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[7].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                                                           |    <0.001 |
|               gen_single_issue.mux_resp_single_issue                                                                  |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                                                          |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                                                            |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                                                            |    <0.001 |
|               wrouter_aw_fifo                                                                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                                                        |    <0.001 |
|             gen_slave_slots[3].gen_si_read.si_transactor_ar                                                           |    <0.001 |
|               gen_single_issue.mux_resp_single_issue                                                                  |    <0.001 |
|             gen_slave_slots[4].gen_si_read.si_transactor_ar                                                           |    <0.001 |
|               gen_single_issue.mux_resp_single_issue                                                                  |    <0.001 |
|             gen_slave_slots[4].gen_si_write.si_transactor_aw                                                          |    <0.001 |
|               gen_single_issue.mux_resp_single_issue                                                                  |    <0.001 |
|             gen_slave_slots[4].gen_si_write.splitter_aw_si                                                            |    <0.001 |
|             gen_slave_slots[4].gen_si_write.wdata_router_w                                                            |    <0.001 |
|               wrouter_aw_fifo                                                                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                                                        |    <0.001 |
|             splitter_aw_mi                                                                                            |    <0.001 |
|     mb_dma_axi_bram_ctrl_0                                                                                            |     0.002 |
|       U0                                                                                                              |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                                                    |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                                                         |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                                                        |    <0.001 |
|             I_RD_CHNL                                                                                                 |    <0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                                                               |    <0.001 |
|               I_WRAP_BRST                                                                                             |    <0.001 |
|             I_WR_CHNL                                                                                                 |    <0.001 |
|               BID_FIFO                                                                                                |    <0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                                                               |    <0.001 |
|               I_WRAP_BRST                                                                                             |    <0.001 |
|     mdm_0                                                                                                             |     0.005 |
|       U0                                                                                                              |     0.005 |
|         MDM_Core_I1                                                                                                   |     0.003 |
|           JTAG_CONTROL_I                                                                                              |     0.001 |
|             Use_BSCAN.FDC_I                                                                                           |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                                       |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                                                |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                                                |    <0.001 |
|             Use_Config_SRL16E.Use_Ext_Config.SRL16E_3                                                                 |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                                                 |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                                                 |    <0.001 |
|             Use_UART.RX_FIFO_I                                                                                        |    <0.001 |
|               Addr_Counters[0].FDRE_I                                                                                 |    <0.001 |
|               Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                                   |    <0.001 |
|               Addr_Counters[1].FDRE_I                                                                                 |    <0.001 |
|               Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                                   |     0.000 |
|               Addr_Counters[2].FDRE_I                                                                                 |    <0.001 |
|               Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                                   |     0.000 |
|               Addr_Counters[3].FDRE_I                                                                                 |    <0.001 |
|               Addr_Counters[3].No_MuxCY.XORCY_I                                                                       |     0.000 |
|               FIFO_RAM[0].D16.SRL16E_I                                                                                |    <0.001 |
|               FIFO_RAM[1].D16.SRL16E_I                                                                                |    <0.001 |
|               FIFO_RAM[2].D16.SRL16E_I                                                                                |    <0.001 |
|               FIFO_RAM[3].D16.SRL16E_I                                                                                |    <0.001 |
|               FIFO_RAM[4].D16.SRL16E_I                                                                                |    <0.001 |
|               FIFO_RAM[5].D16.SRL16E_I                                                                                |    <0.001 |
|               FIFO_RAM[6].D16.SRL16E_I                                                                                |    <0.001 |
|               FIFO_RAM[7].D16.SRL16E_I                                                                                |    <0.001 |
|             Use_UART.TX_FIFO_I                                                                                        |    <0.001 |
|               Addr_Counters[0].FDRE_I                                                                                 |    <0.001 |
|               Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                                   |    <0.001 |
|               Addr_Counters[1].FDRE_I                                                                                 |    <0.001 |
|               Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                                   |     0.000 |
|               Addr_Counters[2].FDRE_I                                                                                 |    <0.001 |
|               Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                                   |     0.000 |
|               Addr_Counters[3].FDRE_I                                                                                 |    <0.001 |
|               Addr_Counters[3].No_MuxCY.XORCY_I                                                                       |     0.000 |
|               FIFO_RAM[0].D16.SRL16E_I                                                                                |    <0.001 |
|               FIFO_RAM[1].D16.SRL16E_I                                                                                |    <0.001 |
|               FIFO_RAM[2].D16.SRL16E_I                                                                                |    <0.001 |
|               FIFO_RAM[3].D16.SRL16E_I                                                                                |    <0.001 |
|               FIFO_RAM[4].D16.SRL16E_I                                                                                |    <0.001 |
|               FIFO_RAM[5].D16.SRL16E_I                                                                                |    <0.001 |
|               FIFO_RAM[6].D16.SRL16E_I                                                                                |    <0.001 |
|               FIFO_RAM[7].D16.SRL16E_I                                                                                |    <0.001 |
|         Use_AXI_IPIF.AXI_LITE_IPIF_I                                                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                          |    <0.001 |
|             I_DECODER                                                                                                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|         Use_Bus_MASTER.bus_master_I                                                                                   |     0.002 |
|           Has_FIFO.Read_FIFO                                                                                          |    <0.001 |
|             Addr_Counters[0].FDRE_I                                                                                   |    <0.001 |
|             Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                                     |    <0.001 |
|             Addr_Counters[1].FDRE_I                                                                                   |    <0.001 |
|             Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                                     |     0.000 |
|             Addr_Counters[2].FDRE_I                                                                                   |    <0.001 |
|             Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                                     |     0.000 |
|             Addr_Counters[3].FDRE_I                                                                                   |    <0.001 |
|             Addr_Counters[3].Used_MuxCY.MUXCY_L_I                                                                     |     0.000 |
|             Addr_Counters[4].FDRE_I                                                                                   |    <0.001 |
|             Addr_Counters[4].No_MuxCY.XORCY_I                                                                         |    <0.001 |
|             FIFO_RAM[0].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[10].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[11].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[12].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[13].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[14].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[15].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[16].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[17].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[18].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[19].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[1].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[20].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[21].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[22].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[23].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[24].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[25].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[26].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[27].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[28].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[29].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[2].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[30].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[31].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[3].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[4].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[5].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[6].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[7].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[8].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[9].D32.SRLC32E_I                                                                                 |    <0.001 |
|           Has_FIFO.Write_FIFO                                                                                         |    <0.001 |
|             Addr_Counters[0].FDRE_I                                                                                   |    <0.001 |
|             Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                                     |    <0.001 |
|             Addr_Counters[1].FDRE_I                                                                                   |    <0.001 |
|             Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                                     |     0.000 |
|             Addr_Counters[2].FDRE_I                                                                                   |    <0.001 |
|             Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                                     |     0.000 |
|             Addr_Counters[3].FDRE_I                                                                                   |    <0.001 |
|             Addr_Counters[3].Used_MuxCY.MUXCY_L_I                                                                     |     0.000 |
|             Addr_Counters[4].FDRE_I                                                                                   |    <0.001 |
|             Addr_Counters[4].No_MuxCY.XORCY_I                                                                         |    <0.001 |
|             FIFO_RAM[0].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[10].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[11].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[12].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[13].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[14].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[15].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[16].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[17].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[18].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[19].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[1].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[20].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[21].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[22].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[23].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[24].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[25].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[26].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[27].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[28].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[29].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[2].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[30].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[31].D32.SRLC32E_I                                                                                |    <0.001 |
|             FIFO_RAM[3].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[4].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[5].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[6].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[7].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[8].D32.SRLC32E_I                                                                                 |    <0.001 |
|             FIFO_RAM[9].D32.SRLC32E_I                                                                                 |    <0.001 |
|         Use_Dbg_Reg_Access.BUFGCTRL_DRCK                                                                              |    <0.001 |
|         Use_Dbg_Reg_Access.BUFGCTRL_UPDATE                                                                            |    <0.001 |
|         Use_E2.BSCAN_I                                                                                                |    <0.001 |
|     microblaze_0                                                                                                      |     0.023 |
|       U0                                                                                                              |     0.023 |
|         MicroBlaze_Core_I                                                                                             |     0.023 |
|           Frequency.Core                                                                                              |     0.023 |
|             DATA_FLOW_I1                                                                                              |     0.006 |
|               ALU_I1                                                                                                  |     0.002 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                                     |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                                                |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                                               |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                                                 |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                                                |     0.000 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|               Byte_Doublet_Handle_I1                                                                                  |    <0.001 |
|               Data_Flow_Logic_I1                                                                                      |     0.002 |
|                 Using_DAXI_ALU_Carry.Override_Ex_MUXCY_I                                                              |    <0.001 |
|                 Using_DAXI_ALU_Carry.Override_M3_MUXCY_I                                                              |     0.000 |
|               MSR_I1                                                                                                  |    <0.001 |
|                 Gen_Ex_Bit_DFF[28].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[29].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[30].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[28].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[29].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[30].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[28].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[29].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[30].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[28].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[29].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[30].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[28].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[29].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[30].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[28].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[29].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[30].Using_Low.wb_msr_FF                                                                |    <0.001 |
|               Operand_Select_I1                                                                                       |    <0.001 |
|               Register_File_I1                                                                                        |     0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|               Shift_Logic_Module_I1                                                                                   |     0.000 |
|               Zero_Detect_I                                                                                           |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                                              |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                                               |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                                               |    <0.001 |
|               exception_registers_I1                                                                                  |    <0.001 |
|             DAXI_interface_I1                                                                                         |    <0.001 |
|             DECODE_I1                                                                                                 |     0.004 |
|               EX_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               EX_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               EX_Jump_handling                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               Jump_Logic_I1                                                                                           |    <0.001 |
|                 EX_Jump_Delay_DFF                                                                                     |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                                                      |    <0.001 |
|                 MUXCY_JUMP_CARRY2                                                                                     |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                                     |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                                                     |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                                                     |     0.000 |
|                 MUXCY_JUMP_CARRY8                                                                                     |    <0.001 |
|                 MUXCY_JUMP_CARRY9                                                                                     |    <0.001 |
|               Kill_Fetch_Carry                                                                                        |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Kill_Fetch_MMU_Carry                                                                                    |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               M0_Exception_From_DFF                                                                                   |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M0_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M0_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M0_Load_Store_Access_DFF                                                                                |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M1_Exception_From_DFF                                                                                   |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M1_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M1_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M2_Exception_From_DFF                                                                                   |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M2_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M2_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M3_Exception_From_DFF                                                                                   |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M3_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M3_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               Op1_Conflict_Stall                                                                                      |    <0.001 |
|                 EX_Simple_Carry.OF_EX_Use                                                                             |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M0_Simple_Carry.OF_M0_Use                                                                             |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M1_Simple_Carry.OF_M1_Use                                                                             |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M2_Simple_Carry.OF_M2_Use                                                                             |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M3_Simple_Carry.OF_M3_Use                                                                             |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_EX_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Mask_No_Stall                                                                                   |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                 OF_EX_Mask_Stall                                                                                      |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 OF_M0_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M0_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M0_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M0_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M1_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M1_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M2_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M2_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M2_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M2_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M3_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M3_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M3_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|               Op2_Conflict_Stall                                                                                      |    <0.001 |
|                 EX_Advanced_Carry.OF_EX_Use1                                                                          |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 EX_Advanced_Carry.OF_EX_Use2                                                                          |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 EX_Advanced_Carry.OF_EX_Use3                                                                          |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M0_Advanced_Carry.OF_M0_Use1                                                                          |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M0_Advanced_Carry.OF_M0_Use2                                                                          |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M0_Advanced_Carry.OF_M0_Use3                                                                          |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M1_Advanced_Carry.OF_M1_Use1                                                                          |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M1_Advanced_Carry.OF_M1_Use2                                                                          |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M1_Advanced_Carry.OF_M1_Use3                                                                          |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M2_Advanced_Carry.OF_M2_Use1                                                                          |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M2_Advanced_Carry.OF_M2_Use2                                                                          |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M2_Advanced_Carry.OF_M2_Use3                                                                          |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M3_Advanced_Carry.OF_M3_Use1                                                                          |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M3_Advanced_Carry.OF_M3_Use2                                                                          |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M3_Advanced_Carry.OF_M3_Use3                                                                          |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Cmp                                                                                             |    <0.001 |
|                   comparator_i1                                                                                       |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |    <0.001 |
|                 OF_EX_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Mask_No_Stall                                                                                   |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                 OF_EX_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M0_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M0_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M0_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M0_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M1_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M1_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M2_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M2_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M2_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M2_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M3_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M3_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M3_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|               Op3_Conflict_Stall                                                                                      |    <0.001 |
|                 EX_Big_Carry.OF_EX_Use1                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 EX_Big_Carry.OF_EX_Use2                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 EX_Big_Carry.OF_EX_Use3                                                                               |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M0_Big_Carry.OF_M0_Use1                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M0_Big_Carry.OF_M0_Use2                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M0_Big_Carry.OF_M0_Use3                                                                               |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M1_Big_Carry.OF_M1_Use1                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M1_Big_Carry.OF_M1_Use2                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M1_Big_Carry.OF_M1_Use3                                                                               |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M2_Big_Carry.OF_M2_Use1                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M2_Big_Carry.OF_M2_Use2                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M2_Big_Carry.OF_M2_Use3                                                                               |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M3_Big_Carry.OF_M3_Use1                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M3_Big_Carry.OF_M3_Use2                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M3_Big_Carry.OF_M3_Use3                                                                               |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Cmp                                                                                             |    <0.001 |
|                   comparator_i1                                                                                       |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |    <0.001 |
|                 OF_EX_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Mask_No_Stall                                                                                   |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                 OF_EX_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M0_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M0_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M0_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M0_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M1_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M1_Mask_Stall                                                                                      |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 OF_M2_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M2_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M2_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M2_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M3_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M3_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M3_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|               PC_MODULE_I1                                                                                            |     0.001 |
|                 PC_BUFFER_I1                                                                                          |    <0.001 |
|               PREFETCH_BUFFER_I1                                                                                      |    <0.001 |
|                 INSTR_BUFFER_I1                                                                                       |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                              |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                          |     0.000 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                              |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                          |     0.000 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                              |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                          |     0.000 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                              |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                          |     0.000 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 |     0.000 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7             |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                    |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                           |     0.000 |
|                   Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                        |     0.000 |
|                   Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                    |    <0.001 |
|                 PREDECODE_BUFFER_I1                                                                                   |    <0.001 |
|               Using_BP0_FPGA.PR_BP0_And1                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_BP0_FPGA.PR_BP0_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_BP1_FPGA.PR_BP1_And1                                                                              |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_BP1_FPGA.PR_BP1_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_EX_FPGA.PR_EX_And1                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_EX_FPGA.PR_EX_And2                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_EX_FPGA.PR_EX_And3                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_EX_FPGA.PR_EX_And4                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_EX_FPGA.PR_EX_And5                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_EX_FPGA.PR_EX_And6                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_EX_FPGA.PR_EX_And7                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_EX_FPGA.PR_EX_Or1                                                                                 |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF0_FPGA.PR_IF0_And1                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF0_FPGA.PR_IF0_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF1_FPGA.PR_IF1_And1                                                                              |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF1_FPGA.PR_IF1_And2                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF1_FPGA.PR_IF1_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF1_Insert_FPGA.PR_IF1_Ins_And1                                                                   |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF1_Insert_FPGA.PR_IF1_Ins_Or1                                                                    |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF2_FPGA.PR_IF2_And1                                                                              |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF2_FPGA.PR_IF2_And2                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF2_FPGA.PR_IF2_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF3_FPGA.PR_IF3_And1                                                                              |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF3_FPGA.PR_IF3_And2                                                                              |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF3_FPGA.PR_IF3_And3                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF3_FPGA.PR_IF3_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF4_FPGA.PR_IF4_And1                                                                              |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF4_FPGA.PR_IF4_And2                                                                              |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF4_FPGA.PR_IF4_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF4_FPGA.PR_IF4_Or2                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF4_FPGA.PR_IF4_Or3                                                                               |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF4_Push_FPGA.Push_PipeRun                                                                        |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|               Using_M0_FPGA.PR_M0_And1                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M0_FPGA.PR_M0_And2                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M0_FPGA.PR_M0_And3                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M0_FPGA.PR_M0_And4                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M0_FPGA.PR_M0_And5                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_M0_FPGA.PR_M0_Or1                                                                                 |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M1_FPGA.PR_M1_And1                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M1_FPGA.PR_M1_And2                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M1_FPGA.PR_M1_And3                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_M1_FPGA.PR_M1_Or1                                                                                 |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And1                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And2                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And3                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And4                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And5                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And6                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_M2_FPGA.PR_M2_Or1                                                                                 |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M3_FPGA.PR_M3_And1                                                                                |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M3_FPGA.PR_M3_And2                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M3_FPGA.PR_M3_And3                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M3_FPGA.PR_M3_And4                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M3_FPGA.PR_M3_And5                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_M3_FPGA.PR_M3_Or1                                                                                 |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And1                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And10                                                                               |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And11                                                                               |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_OF_FPGA.PR_OF_And2                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And3                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_OF_FPGA.PR_OF_And4                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And5                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And6                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And7                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_OF_FPGA.PR_OF_And8                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And9                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_Or1                                                                                 |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               WB_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               WB_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               if0_dead_fetch_Carry                                                                                    |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|             DLMB_Interface_I1                                                                                         |    <0.001 |
|             DSide_Logic_I1                                                                                            |    <0.001 |
|               Using_Ready_FPGA.Rdy_Or1                                                                                |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_Ready_FPGA.Rdy_Or2                                                                                |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|             IAXI_Interface_I1                                                                                         |    <0.001 |
|             ILMB_Interface_I1                                                                                         |    <0.001 |
|             ISide_Logic_I1                                                                                            |     0.000 |
|               Using_Ready_FPGA.Rdy_And1                                                                               |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Ready_FPGA.Rdy_Or1                                                                                |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Ready_FPGA.Rdy_Or2                                                                                |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Ready_FPGA.Rdy_Or3                                                                                |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|             MMU_I1                                                                                                    |     0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                                    |     0.009 |
|               Serial_Dbg_Intf.SRL16E_1                                                                                |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                                                |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                                                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.Use_Extended_Features.SRL16E_9                                                          |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                                        |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                                            |    <0.001 |
|                 sync_bits[0].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[1].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[2].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[3].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[4].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[5].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[6].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[7].sync_bit                                                                                 |    <0.001 |
|               Serial_Dbg_Intf.sync_running_clock                                                                      |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                                             |    <0.001 |
|                 sync_bits[0].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[1].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[2].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[3].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[4].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[5].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[6].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[7].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[9].sync_bit                                                                                 |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                                           |    <0.001 |
|               Use_Statistics.Debug_Stat_I                                                                             |     0.005 |
|                 Serial_Dbg_Intf.sync_sample                                                                           |    <0.001 |
|                   sync_bits[0].sync_bit                                                                               |    <0.001 |
|                   sync_bits[1].sync_bit                                                                               |    <0.001 |
|                   sync_bits[2].sync_bit                                                                               |    <0.001 |
|                   sync_bits[3].sync_bit                                                                               |    <0.001 |
|                   sync_bits[4].sync_bit                                                                               |    <0.001 |
|                   sync_bits[5].sync_bit                                                                               |    <0.001 |
|                   sync_bits[6].sync_bit                                                                               |    <0.001 |
|                   sync_bits[7].sync_bit                                                                               |    <0.001 |
|                   sync_bits[8].sync_bit                                                                               |    <0.001 |
|                 all_statistics_counters[0].Debug_Stat_Counter_i                                                       |    <0.001 |
|                 all_statistics_counters[1].Debug_Stat_Counter_i                                                       |    <0.001 |
|                 all_statistics_counters[2].Debug_Stat_Counter_i                                                       |    <0.001 |
|                 all_statistics_counters[3].Debug_Stat_Counter_i                                                       |    <0.001 |
|                 all_statistics_counters[4].Debug_Stat_Counter_i                                                       |    <0.001 |
|                 all_statistics_counters[5].Debug_Stat_Counter_i                                                       |    <0.001 |
|                   Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                 |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                          |    <0.001 |
|                   Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                 |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                          |    <0.001 |
|                   Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1                                          |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                          |    <0.001 |
|               Use_Trace.Debug_Trace_I                                                                                 |     0.003 |
|                 Embedded_Trace.Embedded_Trace_Buffer                                                                  |    <0.001 |
|                   Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                  |    <0.001 |
|                   Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1                                                  |    <0.001 |
|                 Embedded_Trace.Serial_Dbg_Intf.sync_sample                                                            |    <0.001 |
|                 Serial_Dbg_Intf.sync_cc_overflow                                                                      |    <0.001 |
|                 Serial_Dbg_Intf.sync_sample                                                                           |    <0.001 |
|                   sync_bits[0].sync_bit                                                                               |    <0.001 |
|                   sync_bits[1].sync_bit                                                                               |    <0.001 |
|                   sync_bits[2].sync_bit                                                                               |    <0.001 |
|                   sync_bits[3].sync_bit                                                                               |    <0.001 |
|                   sync_bits[4].sync_bit                                                                               |    <0.001 |
|                   sync_bits[5].sync_bit                                                                               |    <0.001 |
|                   sync_bits[6].sync_bit                                                                               |    <0.001 |
|                 Serial_Dbg_Intf.sync_started                                                                          |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                                    |    <0.001 |
|                 Compare[0].MUXCY_I                                                                                    |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[1].MUXCY_I                                                                                    |     0.000 |
|                 Compare[1].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[2].MUXCY_I                                                                                    |     0.000 |
|                 Compare[2].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[3].MUXCY_I                                                                                    |     0.000 |
|                 Compare[3].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[4].MUXCY_I                                                                                    |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[5].MUXCY_I                                                                                    |     0.000 |
|                 Compare[5].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[6].MUXCY_I                                                                                    |     0.000 |
|                 Compare[6].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[7].MUXCY_I                                                                                    |     0.000 |
|                 Compare[7].SRLC16E_I                                                                                  |    <0.001 |
|                 Has_Trace.AND2B1L_Trace                                                                               |    <0.001 |
|                 Has_Trace.MUXCY_Trace                                                                                 |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                                      |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I                                    |    <0.001 |
|                 Compare[0].MUXCY_I                                                                                    |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[1].MUXCY_I                                                                                    |     0.000 |
|                 Compare[1].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[2].MUXCY_I                                                                                    |     0.000 |
|                 Compare[2].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[3].MUXCY_I                                                                                    |     0.000 |
|                 Compare[3].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[4].MUXCY_I                                                                                    |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[5].MUXCY_I                                                                                    |     0.000 |
|                 Compare[5].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[6].MUXCY_I                                                                                    |     0.000 |
|                 Compare[6].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[7].MUXCY_I                                                                                    |     0.000 |
|                 Compare[7].SRLC16E_I                                                                                  |    <0.001 |
|                 Has_Trace.AND2B1L_Trace                                                                               |    <0.001 |
|                 Has_Trace.MUXCY_Trace                                                                                 |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I                                    |    <0.001 |
|                 Compare[0].MUXCY_I                                                                                    |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[1].MUXCY_I                                                                                    |     0.000 |
|                 Compare[1].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[2].MUXCY_I                                                                                    |     0.000 |
|                 Compare[2].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[3].MUXCY_I                                                                                    |     0.000 |
|                 Compare[3].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[4].MUXCY_I                                                                                    |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[5].MUXCY_I                                                                                    |     0.000 |
|                 Compare[5].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[6].MUXCY_I                                                                                    |     0.000 |
|                 Compare[6].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[7].MUXCY_I                                                                                    |     0.000 |
|                 Compare[7].SRLC16E_I                                                                                  |    <0.001 |
|                 Has_Trace.AND2B1L_Trace                                                                               |    <0.001 |
|                 Has_Trace.MUXCY_Trace                                                                                 |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I                                    |    <0.001 |
|                 Compare[0].MUXCY_I                                                                                    |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[1].MUXCY_I                                                                                    |     0.000 |
|                 Compare[1].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[2].MUXCY_I                                                                                    |     0.000 |
|                 Compare[2].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[3].MUXCY_I                                                                                    |     0.000 |
|                 Compare[3].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[4].MUXCY_I                                                                                    |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[5].MUXCY_I                                                                                    |     0.000 |
|                 Compare[5].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[6].MUXCY_I                                                                                    |     0.000 |
|                 Compare[6].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[7].MUXCY_I                                                                                    |     0.000 |
|                 Compare[7].SRLC16E_I                                                                                  |    <0.001 |
|                 Has_Trace.AND2B1L_Trace                                                                               |    <0.001 |
|                 Has_Trace.MUXCY_Trace                                                                                 |    <0.001 |
|               Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2              |    <0.001 |
|                 Addr_Compare[0].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[0].MUXCY_1                                                                               |    <0.001 |
|                 Addr_Compare[1].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[1].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[2].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[2].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[3].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[3].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[4].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[4].MUXCY_1                                                                               |    <0.001 |
|                 Addr_Compare[5].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[5].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[6].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[6].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[7].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[7].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[0].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[0].MUXCY_1                                                                               |    <0.001 |
|                 Data_Compare[1].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[1].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[2].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[2].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[3].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[3].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[4].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[4].MUXCY_1                                                                               |    <0.001 |
|                 Data_Compare[5].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[5].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[6].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[6].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[7].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[7].MUXCY_1                                                                               |     0.000 |
|                 Has_Trace.AND2B1L_Trace                                                                               |    <0.001 |
|                 Has_Trace.MUXCY_Trace                                                                                 |    <0.001 |
|               Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[1].Serial_Interface_2.address_data_hit_2              |    <0.001 |
|                 Addr_Compare[0].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[0].MUXCY_1                                                                               |    <0.001 |
|                 Addr_Compare[1].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[1].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[2].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[2].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[3].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[3].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[4].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[4].MUXCY_1                                                                               |    <0.001 |
|                 Addr_Compare[5].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[5].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[6].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[6].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[7].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[7].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[0].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[0].MUXCY_1                                                                               |    <0.001 |
|                 Data_Compare[1].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[1].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[2].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[2].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[3].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[3].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[4].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[4].MUXCY_1                                                                               |    <0.001 |
|                 Data_Compare[5].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[5].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[6].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[6].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[7].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[7].MUXCY_1                                                                               |     0.000 |
|                 Has_Trace.AND2B1L_Trace                                                                               |    <0.001 |
|                 Has_Trace.MUXCY_Trace                                                                                 |    <0.001 |
|               Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1              |    <0.001 |
|                 Addr_Compare[0].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[0].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[1].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[1].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[2].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[2].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[3].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[3].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[4].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[4].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[5].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[5].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[6].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[6].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[7].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[7].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[0].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[0].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[1].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[1].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[2].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[2].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[3].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[3].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[4].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[4].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[5].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[5].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[6].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[6].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[7].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[7].MUXCY_1                                                                               |     0.000 |
|                 Has_Trace.AND2B1L_Trace                                                                               |     0.000 |
|                 Has_Trace.MUXCY_Trace                                                                                 |     0.000 |
|               Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[1].Serial_Interface_3.address_data_hit_1              |    <0.001 |
|                 Addr_Compare[0].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[0].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[1].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[1].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[2].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[2].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[3].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[3].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[4].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[4].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[5].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[5].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[6].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[6].MUXCY_1                                                                               |     0.000 |
|                 Addr_Compare[7].Addr_SRLC16E_I                                                                        |    <0.001 |
|                 Addr_Compare[7].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[0].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[0].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[1].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[1].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[2].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[2].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[3].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[3].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[4].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[4].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[5].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[5].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[6].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[6].MUXCY_1                                                                               |     0.000 |
|                 Data_Compare[7].Data_SRLC16E_I                                                                        |    <0.001 |
|                 Data_Compare[7].MUXCY_1                                                                               |     0.000 |
|                 Has_Trace.AND2B1L_Trace                                                                               |     0.000 |
|                 Has_Trace.MUXCY_Trace                                                                                 |     0.000 |
|               sync_trig_out_0                                                                                         |     0.000 |
|             interrupt_mode_converter_I                                                                                |    <0.001 |
|           Reset_DFF                                                                                                   |    <0.001 |
|           Using_Async_Interrupt.Interrupt_DFF                                                                         |    <0.001 |
|           Using_Async_Wakeup_0.Wakeup_DFF                                                                             |    <0.001 |
|           Using_Async_Wakeup_1.Wakeup_DFF                                                                             |    <0.001 |
|     proc_sys_reset_0                                                                                                  |    <0.001 |
|       U0                                                                                                              |    <0.001 |
|         EXT_LPF                                                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                   |    <0.001 |
|         SEQ                                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                                 |    <0.001 |
|     proc_sys_reset_1                                                                                                  |    <0.001 |
|       U0                                                                                                              |    <0.001 |
|         EXT_LPF                                                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                   |    <0.001 |
|         SEQ                                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                                 |    <0.001 |
|     processing_system7_0                                                                                              |     1.255 |
|       inst                                                                                                            |     1.255 |
|     ps7_0_axi_periph                                                                                                  |     0.020 |
|       m00_couplers                                                                                                    |     0.004 |
|         auto_pc                                                                                                       |     0.004 |
|           inst                                                                                                        |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                      |     0.004 |
|               RD.ar_channel_0                                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                                          |    <0.001 |
|                 cmd_translator_0                                                                                      |    <0.001 |
|                   incr_cmd_0                                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                                          |    <0.001 |
|               RD.r_channel_0                                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                                    |    <0.001 |
|               SI_REG                                                                                                  |     0.001 |
|                 ar.ar_pipe                                                                                            |    <0.001 |
|                 aw.aw_pipe                                                                                            |    <0.001 |
|                 b.b_pipe                                                                                              |    <0.001 |
|                 r.r_pipe                                                                                              |    <0.001 |
|               WR.aw_channel_0                                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                                          |    <0.001 |
|                 cmd_translator_0                                                                                      |    <0.001 |
|                   incr_cmd_0                                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                                          |    <0.001 |
|               WR.b_channel_0                                                                                          |    <0.001 |
|                 bid_fifo_0                                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                                          |    <0.001 |
|       m03_couplers                                                                                                    |     0.004 |
|         auto_pc                                                                                                       |     0.004 |
|           inst                                                                                                        |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                      |     0.004 |
|               RD.ar_channel_0                                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                                          |    <0.001 |
|                 cmd_translator_0                                                                                      |    <0.001 |
|                   incr_cmd_0                                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                                          |    <0.001 |
|               RD.r_channel_0                                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                                    |    <0.001 |
|               SI_REG                                                                                                  |     0.001 |
|                 ar.ar_pipe                                                                                            |    <0.001 |
|                 aw.aw_pipe                                                                                            |    <0.001 |
|                 b.b_pipe                                                                                              |    <0.001 |
|                 r.r_pipe                                                                                              |    <0.001 |
|               WR.aw_channel_0                                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                                          |    <0.001 |
|                 cmd_translator_0                                                                                      |    <0.001 |
|                   incr_cmd_0                                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                                          |    <0.001 |
|               WR.b_channel_0                                                                                          |    <0.001 |
|                 bid_fifo_0                                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                                          |    <0.001 |
|       m05_couplers                                                                                                    |     0.005 |
|         auto_pc                                                                                                       |     0.005 |
|           inst                                                                                                        |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                      |     0.005 |
|               RD.ar_channel_0                                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                                          |    <0.001 |
|                 cmd_translator_0                                                                                      |    <0.001 |
|                   incr_cmd_0                                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                                          |    <0.001 |
|               RD.r_channel_0                                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                                    |    <0.001 |
|               SI_REG                                                                                                  |     0.002 |
|                 ar.ar_pipe                                                                                            |    <0.001 |
|                 aw.aw_pipe                                                                                            |    <0.001 |
|                 b.b_pipe                                                                                              |    <0.001 |
|                 r.r_pipe                                                                                              |    <0.001 |
|               WR.aw_channel_0                                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                                          |    <0.001 |
|                 cmd_translator_0                                                                                      |    <0.001 |
|                   incr_cmd_0                                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                                          |    <0.001 |
|               WR.b_channel_0                                                                                          |    <0.001 |
|                 bid_fifo_0                                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                                          |    <0.001 |
|       s00_couplers                                                                                                    |     0.000 |
|         auto_pc                                                                                                       |     0.000 |
|           inst                                                                                                        |     0.000 |
|       xbar                                                                                                            |     0.008 |
|         inst                                                                                                          |     0.008 |
|           gen_samd.crossbar_samd                                                                                      |     0.008 |
|             addr_arbiter_ar                                                                                           |    <0.001 |
|               gen_arbiter.mux_mesg                                                                                    |     0.000 |
|             addr_arbiter_aw                                                                                           |    <0.001 |
|               gen_arbiter.mux_mesg                                                                                    |     0.000 |
|             gen_decerr_slave.decerr_slave_inst                                                                        |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_master_slots[3].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_master_slots[5].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_master_slots[7].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|             gen_master_slots[7].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                           |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                                                      |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                                          |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                                                      |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                                            |    <0.001 |
|               wrouter_aw_fifo                                                                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                                                        |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                                            |    <0.001 |
|               wrouter_aw_fifo                                                                                         |    <0.001 |
|             splitter_aw_mi                                                                                            |    <0.001 |
|     rgb_PWM_0                                                                                                         |     0.002 |
|       inst                                                                                                            |     0.002 |
|         PWM_AXI_inst                                                                                                  |     0.001 |
|     rst_ps7_0_100M                                                                                                    |    <0.001 |
|       U0                                                                                                              |    <0.001 |
|         EXT_LPF                                                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                   |    <0.001 |
|         SEQ                                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                                 |    <0.001 |
|     share_axi_bram_ctrl_0                                                                                             |     0.002 |
|       U0                                                                                                              |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                                                    |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                                                         |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                                                        |    <0.001 |
|             I_RD_CHNL                                                                                                 |     0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                                                               |    <0.001 |
|               I_WRAP_BRST                                                                                             |    <0.001 |
|             I_WR_CHNL                                                                                                 |    <0.001 |
|               BID_FIFO                                                                                                |    <0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                                                               |    <0.001 |
|               I_WRAP_BRST                                                                                             |    <0.001 |
|     share_axi_bram_ctrl_1                                                                                             |     0.002 |
|       U0                                                                                                              |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                                                    |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                                                         |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                                                        |    <0.001 |
|             I_RD_CHNL                                                                                                 |     0.002 |
|               GEN_UA_NARROW.I_UA_NARROW                                                                               |    <0.001 |
|               I_WRAP_BRST                                                                                             |    <0.001 |
|             I_WR_CHNL                                                                                                 |    <0.001 |
|               BID_FIFO                                                                                                |    <0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                                                               |    <0.001 |
|               I_WRAP_BRST                                                                                             |    <0.001 |
|     share_blk_mem_gen_1                                                                                               |     0.003 |
|       U0                                                                                                              |     0.003 |
|         inst_blk_mem_gen                                                                                              |     0.003 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                       |     0.003 |
|             valid.cstr                                                                                                |     0.003 |
|               ramloop[0].ram.r                                                                                        |     0.002 |
|                 prim_noinit.ram                                                                                       |     0.002 |
|               ramloop[1].ram.r                                                                                        |     0.002 |
|                 prim_noinit.ram                                                                                       |     0.002 |
|     xadc_wiz_0                                                                                                        |     0.004 |
|       U0                                                                                                              |     0.004 |
|         AXI_LITE_IPIF_I                                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                          |    <0.001 |
|             I_DECODER                                                                                                 |    <0.001 |
|         AXI_XADC_CORE_I                                                                                               |     0.002 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                                          |    <0.001 |
|         SOFT_RESET_I                                                                                                  |    <0.001 |
|     xlconcat_2                                                                                                        |     0.000 |
|     xlconstant_0                                                                                                      |     0.000 |
|     xlconstant_1                                                                                                      |     0.000 |
+-----------------------------------------------------------------------------------------------------------------------+-----------+


