# Welcome to Grelsec Design Technologies
# ![alt text align="right" width="100%"](https://github.com/grelsec-design/grelsec-design.github.io/blob/main/logo.jpg?raw=true)
## A leader in secure and reliable chip design tools and methodology development.


###### We provide services in full chip ASIC Design flow (RTL to GDS-II generation). Our objective is to provide services in physical design tool and methodology development in order to make secure and reliable chip (or GDS-II).
### Our services can be listed as follows:
1. Physical Design -  Construction, Validation, Sign-off
    1. Floorplanning/PDN Design
    2. Placement
    3. Routing
    4. CTS
2. Physical Design - Timing/Area/Power sign-off
3. Physical Design - Security/Verification/Sign-off
    1. Side-Channel Analysis - PSC, EMSC, OSC
    2. Fault Injection - TFI, VFI, LFI, EMFI, Clock-glitch
4. Physical Design - Reliability/Verification/sign-off
    1. IR drop - interconnect
    2. Electromigration - interconnect
    3. ESD - Peripheral
    4. NBTI/PBTI - device layer
    5. HCI - device layer
5. Physical Design - Manufacturability/Verification/Sign-off
    1. Parasitic Extraction
    2. DRC
    3. ERC
    4. LVS
    5. Antenna Rule Check


## For more details contact: grelsec.design@gmail.com










