# Mips Processor with Pipeline

Verilog Code to simulate `MIPS Processor` with pipeline.

Developed as the course project for Computer Architecture Course @ German University in Cairo.

How to Run
---

1 - Download the verilog compiler http://iverilog.icarus.com/

2 - Clone this repo 

    git clone https://github.com/melzareix/mips-pipeline.git
    cd mips-pipeline
    
3 - Compile all the files
    
    iverilog -o main *.v

4 - Run the compiled binary
    
    vvp main
