EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 5
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 5500 8550 1750 1400
U 5FFBC59B
F0 "Alimentaciones" 118
F1 "alimentaciones.sch" 118
$EndSheet
$Sheet
S 8150 8550 1800 1350
U 60C35662
F0 "Memoria RAM" 118
F1 "DDR.sch" 118
$EndSheet
$Sheet
S 10650 8550 2050 1400
U 60C66A49
F0 "Entradas y Salidas" 118
F1 "ent_sal.sch" 118
$EndSheet
$Sheet
S 13350 8600 1900 1350
U 60C66A87
F0 "Referencias y MIOs" 118
F1 "referencia.sch" 118
$EndSheet
Text Notes 1800 900  2    118  ~ 24
Version 0:
$Comp
L Graphic:Logo_Open_Hardware_Large #LOGO1
U 1 1 6226939D
P 14000 2350
F 0 "#LOGO1" H 14000 2850 50  0001 C CNN
F 1 "Logo_Open_Hardware_Large" H 14000 1950 50  0001 C CNN
F 2 "" H 14000 2350 50  0001 C CNN
F 3 "~" H 14000 2350 50  0001 C CNN
	1    14000 2350
	1    0    0    -1  
$EndComp
Text Notes 15700 1050 2    197  ~ 39
DESIGNED BY: SoC-eame
Text Notes 14800 1400 2    197  ~ 39
DESIGNED IN SPAIN
Text Notes 15800 3250 2    197  ~ 39
soceame.wordpress.com\n
Text Notes 3800 10850 2    276  ~ 55
Zynq-eame 0\n
Text Notes 12350 10950 0    79   ~ 0
index\n
Text Notes 1600 4950 0    118  ~ 0
SoC: XC7Z010-CLG400\nALIMENTACIONES\n- SoC: XC7Z010-CLG400 (GND & VCC)\n- TPS563201 x4\n- TPS3106K33DBV (DELAY RST)\nMEMORIA RAM\n- SoC: XC7Z010-CLG400 (DDR)\n- RAM: MTK41K256M16TW-107:P x2\nENTRADAS Y SALIDAS\n- SoC: XC7Z010-CLG400 (BANK 34 & 35)\n- TP0125016\n- HDMI CONNECTOR\n- LEDS\n- BUTTONS\n- SWITCHES\nREFERENCIAS Y MIOs\n- SoC: XC7Z010-CLG400 (MIO, NC & REFERENCE)\n- JTAG (FT2232H &93C46)\n- CP2102N (UART)\n- SD CONNECTOR\n- S25FL128S (QUAD-SPI FLASH MEMORY)\n- OSCILLATOR 33.333MHz
$EndSCHEMATC
