# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v" \
"../../../../DSP_Filter_Testbench.srcs/sources_1/new/my_Filter.v" \
"../../../../DSP_Filter_Testbench.srcs/sources_1/new/my_Filter_Testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
