<stg><name>convolve4</name>


<trans_list>

<trans id="928" from="1" to="2">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="2" to="3">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="3" to="4">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="4" to="5">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="5" to="6">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="6" to="7">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="7" to="8">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="8" to="9">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="9" to="10">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="10" to="11">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="11" to="12">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="12" to="13">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="13" to="14">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="14" to="15">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="15" to="16">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="16" to="22">
<condition id="111">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="16" to="17">
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="17" to="18">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="18" to="19">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="19" to="20">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="20" to="21">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="21" to="14">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8  %curr_layer_out_w_rea = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %curr_layer_out_w)

]]></Node>
<StgValue><ssdm name="curr_layer_out_w_rea"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9  %curr_layer_out_h_rea = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %curr_layer_out_h)

]]></Node>
<StgValue><ssdm name="curr_layer_out_h_rea"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10  %curr_layer_ker_w_rea = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %curr_layer_ker_w)

]]></Node>
<StgValue><ssdm name="curr_layer_ker_w_rea"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11  %curr_layer_ker_h_rea = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %curr_layer_ker_h)

]]></Node>
<StgValue><ssdm name="curr_layer_ker_h_rea"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12  %curr_layer_str_w_rea = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %curr_layer_str_w)

]]></Node>
<StgValue><ssdm name="curr_layer_str_w_rea"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13  %curr_layer_str_h_rea = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %curr_layer_str_h)

]]></Node>
<StgValue><ssdm name="curr_layer_str_h_rea"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14  %row_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %row)

]]></Node>
<StgValue><ssdm name="row_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15  %col_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %col)

]]></Node>
<StgValue><ssdm name="col_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20  %tmp_s = xor i32 %curr_layer_out_h_rea, -1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21  %tmp_55 = sub i32 -38, %row_read

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22  %tmp_56 = icmp slt i32 %tmp_55, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28  %tmp_60 = xor i32 %curr_layer_out_w_rea, -1

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29  %tmp_61 = sub i32 -28, %col_read

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30  %tmp_62 = icmp slt i32 %tmp_61, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:23  %smax4 = select i1 %tmp_56, i32 %tmp_s, i32 %tmp_55

]]></Node>
<StgValue><ssdm name="smax4"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24  %tmp_57 = xor i32 %smax4, -1

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25  %tmp_58 = icmp sgt i32 %row_read, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:26  %smax5 = select i1 %tmp_58, i32 %row_read, i32 %tmp_57

]]></Node>
<StgValue><ssdm name="smax5"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27  %tmp_59 = sub i32 %smax5, %row_read

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:31  %smax6 = select i1 %tmp_62, i32 %tmp_60, i32 %tmp_61

]]></Node>
<StgValue><ssdm name="smax6"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:32  %tmp_63 = xor i32 %smax6, -1

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33  %tmp_64 = icmp sgt i32 %col_read, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:34  %smax7 = select i1 %tmp_64, i32 %col_read, i32 %tmp_63

]]></Node>
<StgValue><ssdm name="smax7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35  %tmp_65 = sub i32 %smax7, %col_read

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="32">
<![CDATA[
entry:36  %cast = zext i32 %tmp_59 to i64

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="32">
<![CDATA[
entry:37  %cast8 = zext i32 %tmp_65 to i64

]]></Node>
<StgValue><ssdm name="cast8"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:38  %bound = mul i64 %cast8, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="96" op_0_bw="32">
<![CDATA[
entry:39  %cast1 = zext i32 %curr_layer_ker_w_rea to i96

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="96" op_0_bw="64">
<![CDATA[
entry:40  %cast2 = zext i64 %bound to i96

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
entry:41  %bound1 = mul i96 %cast2, %cast1

]]></Node>
<StgValue><ssdm name="bound1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
entry:41  %bound1 = mul i96 %cast2, %cast1

]]></Node>
<StgValue><ssdm name="bound1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
entry:41  %bound1 = mul i96 %cast2, %cast1

]]></Node>
<StgValue><ssdm name="bound1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
entry:41  %bound1 = mul i96 %cast2, %cast1

]]></Node>
<StgValue><ssdm name="bound1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="56" st_id="8" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
entry:41  %bound1 = mul i96 %cast2, %cast1

]]></Node>
<StgValue><ssdm name="bound1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="128" op_0_bw="32">
<![CDATA[
entry:42  %cast3 = zext i32 %curr_layer_ker_h_rea to i128

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="128" op_0_bw="96">
<![CDATA[
entry:43  %cast4 = zext i96 %bound1 to i128

]]></Node>
<StgValue><ssdm name="cast4"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:44  %bound2 = mul i128 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="60" st_id="10" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:44  %bound2 = mul i128 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="61" st_id="11" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:44  %bound2 = mul i128 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="62" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17  %tmp_107_i_i = add nsw i32 %col_read, 27

]]></Node>
<StgValue><ssdm name="tmp_107_i_i"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18  %tmp_108_i_i = icmp slt i32 %tmp_107_i_i, %curr_layer_out_w_rea

]]></Node>
<StgValue><ssdm name="tmp_108_i_i"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:19  %tmp_114_curr_layer_o = select i1 %tmp_108_i_i, i32 %tmp_107_i_i, i32 %curr_layer_out_w_rea

]]></Node>
<StgValue><ssdm name="tmp_114_curr_layer_o"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:44  %bound2 = mul i128 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="66" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i32* %col, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %row, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_str_h, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_str_w, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_ker_h, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_ker_w, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_h, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_w, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27" op_17_bw="27" op_18_bw="27" op_19_bw="27" op_20_bw="27" op_21_bw="27" op_22_bw="27" op_23_bw="27" op_24_bw="27" op_25_bw="27" op_26_bw="27" op_27_bw="27" op_28_bw="27" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* %partial_outputfm_0, [999 x i27]* %partial_outputfm_1, [999 x i27]* %partial_outputfm_2, [999 x i27]* %partial_outputfm_3, [999 x i27]* %partial_outputfm_4, [999 x i27]* %partial_outputfm_5, [999 x i27]* %partial_outputfm_6, [999 x i27]* %partial_outputfm_7, [999 x i27]* %partial_outputfm_8, [999 x i27]* %partial_outputfm_9, [999 x i27]* %partial_outputfm_10, [999 x i27]* %partial_outputfm_11, [999 x i27]* %partial_outputfm_12, [999 x i27]* %partial_outputfm_13, [999 x i27]* %partial_outputfm_14, [999 x i27]* %partial_outputfm_15, [999 x i27]* %partial_outputfm_16, [999 x i27]* %partial_outputfm_17, [999 x i27]* %partial_outputfm_18, [999 x i27]* %partial_outputfm_19, [999 x i27]* %partial_outputfm_20, [999 x i27]* %partial_outputfm_21, [999 x i27]* %partial_outputfm_22, [999 x i27]* %partial_outputfm_23, [999 x i27]* %partial_outputfm_24, [999 x i27]* %partial_outputfm_25, [999 x i27]* %partial_outputfm_26, [999 x i27]* %partial_outputfm_27, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:44  %bound2 = mul i128 %cast4, %cast3

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45  %tmp_119_i_i_mid = icmp slt i32 %col_read, %tmp_114_curr_layer_o

]]></Node>
<StgValue><ssdm name="tmp_119_i_i_mid"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:46  %exitcond_flatten_mid = icmp eq i64 %bound, 0

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
entry:47  br label %._crit_edge2.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="79" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i:0  %indvar_flatten1 = phi i128 [ 0, %entry ], [ %indvar_flatten_next2, %._crit_edge2.i.i.reset120 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="96" op_0_bw="96" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i:2  %indvar_flatten2 = phi i96 [ 0, %entry ], [ %indvar_flatten_next1, %._crit_edge2.i.i.reset120 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i:4  %indvar_flatten = phi i64 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge2.i.i.reset120 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i:6  %tcc_i_i = phi i32 [ 0, %entry ], [ %tcc, %._crit_edge2.i.i.reset120 ]

]]></Node>
<StgValue><ssdm name="tcc_i_i"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2.i.i:10  %tmp_118_i_i = add nsw i32 %col_read, %tcc_i_i

]]></Node>
<StgValue><ssdm name="tmp_118_i_i"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2.i.i:11  %tmp_119_i_i = icmp slt i32 %tmp_118_i_i, %tmp_114_curr_layer_o

]]></Node>
<StgValue><ssdm name="tmp_119_i_i"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge2.i.i:12  %exitcond_flatten2 = icmp eq i128 %indvar_flatten1, %bound2

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge2.i.i:13  %indvar_flatten_next2 = add i128 1, %indvar_flatten1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="96" op_1_bw="96">
<![CDATA[
._crit_edge2.i.i.reset120:3  %exitcond_flatten = icmp eq i96 %indvar_flatten2, %bound1

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge2.i.i.reset120:10  %tmp_119_i_i_mid1 = select i1 %exitcond_flatten, i1 %tmp_119_i_i_mid, i1 %tmp_119_i_i

]]></Node>
<StgValue><ssdm name="tmp_119_i_i_mid1"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:11  %exitcond_flatten1 = icmp eq i64 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge2.i.i.reset120:12  %exitcond_flatten_mid_2 = select i1 %exitcond_flatten, i1 %exitcond_flatten_mid, i1 %exitcond_flatten1

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid_2"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge2.i.i.reset120:15  %tmp_71 = or i1 %exitcond_flatten_mid_2, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge2.i.i.reset120:109  %tmp_119_i_i_mid2 = select i1 %exitcond_flatten_mid_2, i1 %tmp_119_i_i_mid, i1 %tmp_119_i_i_mid1

]]></Node>
<StgValue><ssdm name="tmp_119_i_i_mid2"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:713  %indvar_flatten_op = add i64 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:714  %indvar_flatten_next = select i1 %tmp_71, i64 1, i64 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
._crit_edge2.i.i.reset120:715  %indvar_flatten112_op = add i96 1, %indvar_flatten2

]]></Node>
<StgValue><ssdm name="indvar_flatten112_op"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="96" op_0_bw="1" op_1_bw="96" op_2_bw="96">
<![CDATA[
._crit_edge2.i.i.reset120:716  %indvar_flatten_next1 = select i1 %exitcond_flatten, i96 1, i96 %indvar_flatten112_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i:5  %trr_i_i = phi i32 [ 0, %entry ], [ %trr_i_i_mid2, %._crit_edge2.i.i.reset120 ]

]]></Node>
<StgValue><ssdm name="trr_i_i"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid_2" val="0"/>
<literal name="tmp_119_i_i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2.i.i:7  %r_index = mul nsw i32 %curr_layer_str_h_rea, %trr_i_i

]]></Node>
<StgValue><ssdm name="r_index"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid_2" val="0"/>
<literal name="tmp_119_i_i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="32">
<![CDATA[
._crit_edge2.i.i:9  %tmp_68 = trunc i32 %r_index to i12

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:16  %trr_i_i_mid = select i1 %tmp_71, i32 0, i32 %trr_i_i

]]></Node>
<StgValue><ssdm name="trr_i_i_mid"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_119_i_i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:17  %tcc_i_i_mid = select i1 %tmp_71, i32 0, i32 %tcc_i_i

]]></Node>
<StgValue><ssdm name="tcc_i_i_mid"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:110  %trr = add nsw i32 1, %trr_i_i_mid

]]></Node>
<StgValue><ssdm name="trr"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:112  %tcc_i_i_mid2 = select i1 %tmp_119_i_i_mid2, i32 %tcc_i_i_mid, i32 0

]]></Node>
<StgValue><ssdm name="tcc_i_i_mid2"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_71" val="0"/>
<literal name="tmp_119_i_i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:124  %tmp_90 = trunc i32 %trr_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_119_i_i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge2.i.i.reset120:125  %tmp_91 = select i1 %tmp_71, i11 0, i11 %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_119_i_i_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:126  %tmp_92 = trunc i32 %trr to i11

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge2.i.i.reset120:127  %tmp_93 = select i1 %tmp_119_i_i_mid2, i11 %tmp_91, i11 %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:129  %trr_i_i_mid2 = select i1 %tmp_119_i_i_mid2, i32 %trr_i_i_mid, i32 %trr

]]></Node>
<StgValue><ssdm name="trr_i_i_mid2"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:142  %tmp_97 = trunc i32 %tcc_i_i_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:712  %tcc = add nsw i32 1, %tcc_i_i_mid2

]]></Node>
<StgValue><ssdm name="tcc"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i:1  %i_i_i = phi i31 [ 0, %entry ], [ %p_mid3, %._crit_edge2.i.i.reset120 ]

]]></Node>
<StgValue><ssdm name="i_i_i"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i:3  %j_i_i = phi i31 [ 0, %entry ], [ %p_mid2, %._crit_edge2.i.i.reset120 ]

]]></Node>
<StgValue><ssdm name="j_i_i"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid_2" val="0"/>
<literal name="tmp_119_i_i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="31">
<![CDATA[
._crit_edge2.i.i:8  %tmp_67 = trunc i31 %i_i_i to i12

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2.i.i:14  br i1 %exitcond_flatten2, label %.exit, label %._crit_edge2.i.i.reset120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge2.i.i.reset120:0  %i = add i31 1, %i_i_i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge2.i.i.reset120:4  %j_i_i_mid = select i1 %exitcond_flatten, i31 0, i31 %j_i_i

]]></Node>
<StgValue><ssdm name="j_i_i_mid"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge2.i.i.reset120:5  %p_mid3 = select i1 %exitcond_flatten, i31 %i, i31 %i_i_i

]]></Node>
<StgValue><ssdm name="p_mid3"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="31">
<![CDATA[
._crit_edge2.i.i.reset120:6  %tmp_69 = trunc i31 %p_mid3 to i5

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="31">
<![CDATA[
._crit_edge2.i.i.reset120:7  %tmp_70 = trunc i31 %p_mid3 to i3

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
._crit_edge2.i.i.reset120:8  %p_shl_cast = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_70, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge2.i.i.reset120:9  %tmp_66 = sub i5 %p_shl_cast, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge2.i.i.reset120:13  %j = add i31 1, %j_i_i_mid

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge2.i.i.reset120:18  %p_mid2 = select i1 %exitcond_flatten_mid_2, i31 %j, i31 %j_i_i_mid

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="31">
<![CDATA[
._crit_edge2.i.i.reset120:19  %tmp_72 = trunc i31 %j to i5

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="31">
<![CDATA[
._crit_edge2.i.i.reset120:20  %tmp_73 = trunc i31 %j_i_i to i5

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge2.i.i.reset120:21  %tmp_74 = select i1 %exitcond_flatten, i5 0, i5 %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge2.i.i.reset120:22  %tmp_75 = select i1 %exitcond_flatten_mid_2, i5 %tmp_72, i5 %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge2.i.i.reset120:23  %tmp_76 = add i5 %tmp_75, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_119_i_i_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:113  %r_index_mid1 = mul nsw i32 %curr_layer_str_h_rea, %trr

]]></Node>
<StgValue><ssdm name="r_index_mid1"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_119_i_i_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="31">
<![CDATA[
._crit_edge2.i.i.reset120:114  %tmp_77 = trunc i31 %p_mid3 to i12

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_119_i_i_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:115  %tmp_78 = trunc i32 %r_index_mid1 to i12

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid_2" val="1"/>
<literal name="tmp_119_i_i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="31">
<![CDATA[
._crit_edge2.i.i.reset120:116  %tmp_79 = trunc i31 %p_mid3 to i12

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid_2" val="0"/>
<literal name="tmp_119_i_i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="31">
<![CDATA[
._crit_edge2.i.i.reset120:117  %tmp_80 = trunc i31 %i to i12

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid_2" val="0"/>
<literal name="tmp_119_i_i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge2.i.i.reset120:118  %tmp_81 = add i12 %tmp_68, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid_2" val="0"/>
<literal name="tmp_119_i_i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge2.i.i.reset120:119  %tmp_82 = select i1 %exitcond_flatten, i12 %tmp_80, i12 %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_119_i_i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge2.i.i.reset120:120  %tmp_83 = select i1 %exitcond_flatten_mid_2, i12 %tmp_79, i12 %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge2.i.i.reset120:128  %tmp_85 = mul i11 27, %tmp_93

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:133  %c_index = mul nsw i32 %curr_layer_str_w_rea, %tcc_i_i_mid2

]]></Node>
<StgValue><ssdm name="c_index"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="31">
<![CDATA[
._crit_edge2.i.i.reset120:134  %tmp_94 = trunc i31 %p_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:135  %tmp_95 = trunc i32 %c_index to i12

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge2.i.i.reset120:143  %tmp_87 = add i11 %tmp_97, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="142" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_119_i_i_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge2.i.i.reset120:121  %tmp_88 = add i12 %tmp_78, %tmp_77

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge2.i.i.reset120:122  %tmp_89 = select i1 %tmp_119_i_i_mid2, i12 %tmp_83, i12 %tmp_88

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge2.i.i.reset120:136  %tmp_96 = add i12 %tmp_95, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="145" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge2.i.i.reset120:24  %tmp_82_cast = sext i5 %tmp_76 to i64

]]></Node>
<StgValue><ssdm name="tmp_82_cast"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:26  %weightsbuf_0_1_addr = getelementptr [9 x i10]* %weightsbuf_0_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_0_1_addr"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:27  %weightsbuf_0_2_addr = getelementptr [9 x i10]* %weightsbuf_0_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_0_2_addr"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:29  %weightsbuf_1_1_addr = getelementptr [9 x i10]* %weightsbuf_1_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_1_1_addr"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:30  %weightsbuf_1_2_addr = getelementptr [9 x i10]* %weightsbuf_1_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_1_2_addr"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:32  %weightsbuf_10_1_addr = getelementptr [9 x i10]* %weightsbuf_10_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_10_1_addr"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:33  %weightsbuf_10_2_addr = getelementptr [9 x i10]* %weightsbuf_10_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_10_2_addr"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:35  %weightsbuf_11_1_addr = getelementptr [9 x i10]* %weightsbuf_11_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_11_1_addr"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:36  %weightsbuf_11_2_addr = getelementptr [9 x i10]* %weightsbuf_11_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_11_2_addr"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:38  %weightsbuf_12_1_addr = getelementptr [9 x i10]* %weightsbuf_12_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_12_1_addr"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:39  %weightsbuf_12_2_addr = getelementptr [9 x i10]* %weightsbuf_12_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_12_2_addr"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:41  %weightsbuf_13_1_addr = getelementptr [9 x i10]* %weightsbuf_13_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_13_1_addr"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:42  %weightsbuf_13_2_addr = getelementptr [9 x i10]* %weightsbuf_13_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_13_2_addr"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:44  %weightsbuf_14_1_addr = getelementptr [9 x i10]* %weightsbuf_14_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_14_1_addr"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:45  %weightsbuf_14_2_addr = getelementptr [9 x i10]* %weightsbuf_14_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_14_2_addr"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:47  %weightsbuf_15_1_addr = getelementptr [9 x i10]* %weightsbuf_15_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_15_1_addr"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:48  %weightsbuf_15_2_addr = getelementptr [9 x i10]* %weightsbuf_15_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_15_2_addr"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:50  %weightsbuf_16_1_addr = getelementptr [9 x i10]* %weightsbuf_16_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_16_1_addr"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:51  %weightsbuf_16_2_addr = getelementptr [9 x i10]* %weightsbuf_16_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_16_2_addr"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:53  %weightsbuf_17_1_addr = getelementptr [9 x i10]* %weightsbuf_17_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_17_1_addr"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:54  %weightsbuf_17_2_addr = getelementptr [9 x i10]* %weightsbuf_17_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_17_2_addr"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:56  %weightsbuf_18_1_addr = getelementptr [9 x i10]* %weightsbuf_18_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_18_1_addr"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:57  %weightsbuf_18_2_addr = getelementptr [9 x i10]* %weightsbuf_18_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_18_2_addr"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:59  %weightsbuf_19_1_addr = getelementptr [9 x i10]* %weightsbuf_19_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_19_1_addr"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:60  %weightsbuf_19_2_addr = getelementptr [9 x i10]* %weightsbuf_19_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_19_2_addr"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:62  %weightsbuf_2_1_addr = getelementptr [9 x i10]* %weightsbuf_2_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_2_1_addr"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:63  %weightsbuf_2_2_addr = getelementptr [9 x i10]* %weightsbuf_2_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_2_2_addr"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:65  %weightsbuf_20_1_addr = getelementptr [9 x i10]* %weightsbuf_20_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_20_1_addr"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:66  %weightsbuf_20_2_addr = getelementptr [9 x i10]* %weightsbuf_20_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_20_2_addr"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:68  %weightsbuf_21_1_addr = getelementptr [9 x i10]* %weightsbuf_21_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_21_1_addr"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:69  %weightsbuf_21_2_addr = getelementptr [9 x i10]* %weightsbuf_21_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_21_2_addr"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:71  %weightsbuf_22_1_addr = getelementptr [9 x i10]* %weightsbuf_22_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_22_1_addr"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:72  %weightsbuf_22_2_addr = getelementptr [9 x i10]* %weightsbuf_22_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_22_2_addr"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:74  %weightsbuf_23_1_addr = getelementptr [9 x i10]* %weightsbuf_23_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_23_1_addr"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:75  %weightsbuf_23_2_addr = getelementptr [9 x i10]* %weightsbuf_23_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_23_2_addr"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:77  %weightsbuf_24_1_addr = getelementptr [9 x i10]* %weightsbuf_24_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_24_1_addr"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:78  %weightsbuf_24_2_addr = getelementptr [9 x i10]* %weightsbuf_24_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_24_2_addr"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:80  %weightsbuf_25_1_addr = getelementptr [9 x i10]* %weightsbuf_25_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_25_1_addr"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:81  %weightsbuf_25_2_addr = getelementptr [9 x i10]* %weightsbuf_25_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_25_2_addr"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:83  %weightsbuf_26_1_addr = getelementptr [9 x i10]* %weightsbuf_26_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_26_1_addr"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:84  %weightsbuf_26_2_addr = getelementptr [9 x i10]* %weightsbuf_26_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_26_2_addr"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:86  %weightsbuf_27_1_addr = getelementptr [9 x i10]* %weightsbuf_27_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_27_1_addr"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:87  %weightsbuf_27_2_addr = getelementptr [9 x i10]* %weightsbuf_27_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_27_2_addr"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:89  %weightsbuf_3_1_addr = getelementptr [9 x i10]* %weightsbuf_3_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_3_1_addr"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:90  %weightsbuf_3_2_addr = getelementptr [9 x i10]* %weightsbuf_3_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_3_2_addr"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:92  %weightsbuf_4_1_addr = getelementptr [9 x i10]* %weightsbuf_4_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_4_1_addr"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:93  %weightsbuf_4_2_addr = getelementptr [9 x i10]* %weightsbuf_4_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_4_2_addr"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:95  %weightsbuf_5_1_addr = getelementptr [9 x i10]* %weightsbuf_5_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_5_1_addr"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:96  %weightsbuf_5_2_addr = getelementptr [9 x i10]* %weightsbuf_5_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_5_2_addr"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:98  %weightsbuf_6_1_addr = getelementptr [9 x i10]* %weightsbuf_6_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_6_1_addr"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:99  %weightsbuf_6_2_addr = getelementptr [9 x i10]* %weightsbuf_6_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_6_2_addr"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:101  %weightsbuf_7_1_addr = getelementptr [9 x i10]* %weightsbuf_7_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_7_1_addr"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:102  %weightsbuf_7_2_addr = getelementptr [9 x i10]* %weightsbuf_7_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_7_2_addr"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:104  %weightsbuf_8_1_addr = getelementptr [9 x i10]* %weightsbuf_8_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_8_1_addr"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:105  %weightsbuf_8_2_addr = getelementptr [9 x i10]* %weightsbuf_8_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_8_2_addr"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:107  %weightsbuf_9_1_addr = getelementptr [9 x i10]* %weightsbuf_9_1, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_9_1_addr"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:108  %weightsbuf_9_2_addr = getelementptr [9 x i10]* %weightsbuf_9_2, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_9_2_addr"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge2.i.i.reset120:123  %tmp_84 = mul i12 29, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge2.i.i.reset120:137  %tmp_86 = add i12 %tmp_96, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge2.i.i.reset120:138  %tmp_86_cast = sext i12 %tmp_86 to i64

]]></Node>
<StgValue><ssdm name="tmp_86_cast"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:139  %inputfm_0_addr = getelementptr [1131 x i10]* %inputfm_0, i64 0, i64 %tmp_86_cast

]]></Node>
<StgValue><ssdm name="inputfm_0_addr"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:140  %inputfm_1_addr = getelementptr [1131 x i10]* %inputfm_1, i64 0, i64 %tmp_86_cast

]]></Node>
<StgValue><ssdm name="inputfm_1_addr"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:141  %inputfm_2_addr = getelementptr [1131 x i10]* %inputfm_2, i64 0, i64 %tmp_86_cast

]]></Node>
<StgValue><ssdm name="inputfm_2_addr"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="11">
<![CDATA[
._crit_edge2.i.i.reset120:202  %inputfm_0_load = load i10* %inputfm_0_addr, align 2

]]></Node>
<StgValue><ssdm name="inputfm_0_load"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="11">
<![CDATA[
._crit_edge2.i.i.reset120:207  %inputfm_1_load = load i10* %inputfm_1_addr, align 2

]]></Node>
<StgValue><ssdm name="inputfm_1_load"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:209  %weightsbuf_0_1_load = load i10* %weightsbuf_0_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_0_1_load"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="11">
<![CDATA[
._crit_edge2.i.i.reset120:212  %inputfm_2_load = load i10* %inputfm_2_addr, align 2

]]></Node>
<StgValue><ssdm name="inputfm_2_load"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:214  %weightsbuf_0_2_load = load i10* %weightsbuf_0_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_0_2_load"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:229  %weightsbuf_1_1_load = load i10* %weightsbuf_1_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_1_1_load"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:232  %weightsbuf_1_2_load = load i10* %weightsbuf_1_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_1_2_load"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:247  %weightsbuf_2_1_load = load i10* %weightsbuf_2_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_2_1_load"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:250  %weightsbuf_2_2_load = load i10* %weightsbuf_2_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_2_2_load"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:265  %weightsbuf_3_1_load = load i10* %weightsbuf_3_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_3_1_load"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:268  %weightsbuf_3_2_load = load i10* %weightsbuf_3_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_3_2_load"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:283  %weightsbuf_4_1_load = load i10* %weightsbuf_4_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_4_1_load"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:286  %weightsbuf_4_2_load = load i10* %weightsbuf_4_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_4_2_load"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:301  %weightsbuf_5_1_load = load i10* %weightsbuf_5_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_5_1_load"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:304  %weightsbuf_5_2_load = load i10* %weightsbuf_5_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_5_2_load"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:319  %weightsbuf_6_1_load = load i10* %weightsbuf_6_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_6_1_load"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:322  %weightsbuf_6_2_load = load i10* %weightsbuf_6_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_6_2_load"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:337  %weightsbuf_7_1_load = load i10* %weightsbuf_7_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_7_1_load"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:340  %weightsbuf_7_2_load = load i10* %weightsbuf_7_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_7_2_load"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:355  %weightsbuf_8_1_load = load i10* %weightsbuf_8_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_8_1_load"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:358  %weightsbuf_8_2_load = load i10* %weightsbuf_8_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_8_2_load"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:373  %weightsbuf_9_1_load = load i10* %weightsbuf_9_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_9_1_load"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:376  %weightsbuf_9_2_load = load i10* %weightsbuf_9_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_9_2_load"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:391  %weightsbuf_10_1_load = load i10* %weightsbuf_10_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_10_1_load"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:394  %weightsbuf_10_2_load = load i10* %weightsbuf_10_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_10_2_load"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:409  %weightsbuf_11_1_load = load i10* %weightsbuf_11_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_11_1_load"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:412  %weightsbuf_11_2_load = load i10* %weightsbuf_11_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_11_2_load"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:427  %weightsbuf_12_1_load = load i10* %weightsbuf_12_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_12_1_load"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:430  %weightsbuf_12_2_load = load i10* %weightsbuf_12_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_12_2_load"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:445  %weightsbuf_13_1_load = load i10* %weightsbuf_13_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_13_1_load"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:448  %weightsbuf_13_2_load = load i10* %weightsbuf_13_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_13_2_load"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:463  %weightsbuf_14_1_load = load i10* %weightsbuf_14_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_14_1_load"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:466  %weightsbuf_14_2_load = load i10* %weightsbuf_14_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_14_2_load"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:481  %weightsbuf_15_1_load = load i10* %weightsbuf_15_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_15_1_load"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:484  %weightsbuf_15_2_load = load i10* %weightsbuf_15_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_15_2_load"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:499  %weightsbuf_16_1_load = load i10* %weightsbuf_16_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_16_1_load"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:502  %weightsbuf_16_2_load = load i10* %weightsbuf_16_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_16_2_load"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:517  %weightsbuf_17_1_load = load i10* %weightsbuf_17_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_17_1_load"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:520  %weightsbuf_17_2_load = load i10* %weightsbuf_17_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_17_2_load"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:535  %weightsbuf_18_1_load = load i10* %weightsbuf_18_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_18_1_load"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:538  %weightsbuf_18_2_load = load i10* %weightsbuf_18_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_18_2_load"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:553  %weightsbuf_19_1_load = load i10* %weightsbuf_19_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_19_1_load"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:556  %weightsbuf_19_2_load = load i10* %weightsbuf_19_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_19_2_load"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:571  %weightsbuf_20_1_load = load i10* %weightsbuf_20_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_20_1_load"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:574  %weightsbuf_20_2_load = load i10* %weightsbuf_20_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_20_2_load"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:589  %weightsbuf_21_1_load = load i10* %weightsbuf_21_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_21_1_load"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:592  %weightsbuf_21_2_load = load i10* %weightsbuf_21_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_21_2_load"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:607  %weightsbuf_22_1_load = load i10* %weightsbuf_22_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_22_1_load"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:610  %weightsbuf_22_2_load = load i10* %weightsbuf_22_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_22_2_load"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:625  %weightsbuf_23_1_load = load i10* %weightsbuf_23_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_23_1_load"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:628  %weightsbuf_23_2_load = load i10* %weightsbuf_23_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_23_2_load"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:643  %weightsbuf_24_1_load = load i10* %weightsbuf_24_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_24_1_load"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:646  %weightsbuf_24_2_load = load i10* %weightsbuf_24_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_24_2_load"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:661  %weightsbuf_25_1_load = load i10* %weightsbuf_25_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_25_1_load"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:664  %weightsbuf_25_2_load = load i10* %weightsbuf_25_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_25_2_load"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:679  %weightsbuf_26_1_load = load i10* %weightsbuf_26_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_26_1_load"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:682  %weightsbuf_26_2_load = load i10* %weightsbuf_26_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_26_2_load"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:697  %weightsbuf_27_1_load = load i10* %weightsbuf_27_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_27_1_load"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:700  %weightsbuf_27_2_load = load i10* %weightsbuf_27_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_27_2_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="267" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:25  %weightsbuf_0_0_addr = getelementptr [9 x i10]* %weightsbuf_0_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_0_0_addr"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:28  %weightsbuf_1_0_addr = getelementptr [9 x i10]* %weightsbuf_1_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_1_0_addr"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:31  %weightsbuf_10_0_addr = getelementptr [9 x i10]* %weightsbuf_10_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_10_0_addr"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:34  %weightsbuf_11_0_addr = getelementptr [9 x i10]* %weightsbuf_11_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_11_0_addr"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:37  %weightsbuf_12_0_addr = getelementptr [9 x i10]* %weightsbuf_12_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_12_0_addr"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:40  %weightsbuf_13_0_addr = getelementptr [9 x i10]* %weightsbuf_13_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_13_0_addr"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:43  %weightsbuf_14_0_addr = getelementptr [9 x i10]* %weightsbuf_14_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_14_0_addr"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:46  %weightsbuf_15_0_addr = getelementptr [9 x i10]* %weightsbuf_15_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_15_0_addr"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:49  %weightsbuf_16_0_addr = getelementptr [9 x i10]* %weightsbuf_16_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_16_0_addr"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:52  %weightsbuf_17_0_addr = getelementptr [9 x i10]* %weightsbuf_17_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_17_0_addr"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:55  %weightsbuf_18_0_addr = getelementptr [9 x i10]* %weightsbuf_18_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_18_0_addr"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:58  %weightsbuf_19_0_addr = getelementptr [9 x i10]* %weightsbuf_19_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_19_0_addr"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:61  %weightsbuf_2_0_addr = getelementptr [9 x i10]* %weightsbuf_2_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_2_0_addr"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:64  %weightsbuf_20_0_addr = getelementptr [9 x i10]* %weightsbuf_20_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_20_0_addr"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:67  %weightsbuf_21_0_addr = getelementptr [9 x i10]* %weightsbuf_21_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_21_0_addr"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:70  %weightsbuf_22_0_addr = getelementptr [9 x i10]* %weightsbuf_22_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_22_0_addr"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:73  %weightsbuf_23_0_addr = getelementptr [9 x i10]* %weightsbuf_23_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_23_0_addr"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:76  %weightsbuf_24_0_addr = getelementptr [9 x i10]* %weightsbuf_24_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_24_0_addr"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:79  %weightsbuf_25_0_addr = getelementptr [9 x i10]* %weightsbuf_25_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_25_0_addr"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:82  %weightsbuf_26_0_addr = getelementptr [9 x i10]* %weightsbuf_26_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_26_0_addr"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:85  %weightsbuf_27_0_addr = getelementptr [9 x i10]* %weightsbuf_27_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_27_0_addr"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:88  %weightsbuf_3_0_addr = getelementptr [9 x i10]* %weightsbuf_3_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_3_0_addr"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:91  %weightsbuf_4_0_addr = getelementptr [9 x i10]* %weightsbuf_4_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_4_0_addr"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:94  %weightsbuf_5_0_addr = getelementptr [9 x i10]* %weightsbuf_5_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_5_0_addr"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:97  %weightsbuf_6_0_addr = getelementptr [9 x i10]* %weightsbuf_6_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_6_0_addr"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:100  %weightsbuf_7_0_addr = getelementptr [9 x i10]* %weightsbuf_7_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_7_0_addr"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:103  %weightsbuf_8_0_addr = getelementptr [9 x i10]* %weightsbuf_8_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_8_0_addr"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:106  %weightsbuf_9_0_addr = getelementptr [9 x i10]* %weightsbuf_9_0, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_9_0_addr"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge2.i.i.reset120:144  %tmp_87_cast = sext i11 %tmp_87 to i64

]]></Node>
<StgValue><ssdm name="tmp_87_cast"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:145  %partial_outputfm_0_s = getelementptr [999 x i27]* %partial_outputfm_0, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_0_s"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:146  %partial_outputfm_1_s = getelementptr [999 x i27]* %partial_outputfm_1, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_1_s"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:147  %partial_outputfm_2_s = getelementptr [999 x i27]* %partial_outputfm_2, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_2_s"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:148  %partial_outputfm_3_s = getelementptr [999 x i27]* %partial_outputfm_3, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_3_s"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:149  %partial_outputfm_4_s = getelementptr [999 x i27]* %partial_outputfm_4, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_4_s"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:150  %partial_outputfm_5_s = getelementptr [999 x i27]* %partial_outputfm_5, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_5_s"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:151  %partial_outputfm_6_s = getelementptr [999 x i27]* %partial_outputfm_6, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_6_s"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:152  %partial_outputfm_7_s = getelementptr [999 x i27]* %partial_outputfm_7, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_7_s"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:153  %partial_outputfm_8_s = getelementptr [999 x i27]* %partial_outputfm_8, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_8_s"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:154  %partial_outputfm_9_s = getelementptr [999 x i27]* %partial_outputfm_9, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_9_s"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:155  %partial_outputfm_10_1 = getelementptr [999 x i27]* %partial_outputfm_10, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_10_1"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:156  %partial_outputfm_11_1 = getelementptr [999 x i27]* %partial_outputfm_11, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_11_1"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:157  %partial_outputfm_12_1 = getelementptr [999 x i27]* %partial_outputfm_12, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_12_1"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:158  %partial_outputfm_13_1 = getelementptr [999 x i27]* %partial_outputfm_13, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_13_1"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:159  %partial_outputfm_14_1 = getelementptr [999 x i27]* %partial_outputfm_14, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_14_1"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:160  %partial_outputfm_15_1 = getelementptr [999 x i27]* %partial_outputfm_15, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_15_1"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:161  %partial_outputfm_16_1 = getelementptr [999 x i27]* %partial_outputfm_16, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_16_1"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:162  %partial_outputfm_17_1 = getelementptr [999 x i27]* %partial_outputfm_17, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_17_1"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:163  %partial_outputfm_18_1 = getelementptr [999 x i27]* %partial_outputfm_18, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_18_1"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:164  %partial_outputfm_19_1 = getelementptr [999 x i27]* %partial_outputfm_19, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_19_1"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:165  %partial_outputfm_20_1 = getelementptr [999 x i27]* %partial_outputfm_20, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_20_1"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:166  %partial_outputfm_21_1 = getelementptr [999 x i27]* %partial_outputfm_21, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_21_1"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:167  %partial_outputfm_22_1 = getelementptr [999 x i27]* %partial_outputfm_22, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_22_1"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:168  %partial_outputfm_23_1 = getelementptr [999 x i27]* %partial_outputfm_23, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_23_1"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:169  %partial_outputfm_24_1 = getelementptr [999 x i27]* %partial_outputfm_24, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_24_1"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:170  %partial_outputfm_25_1 = getelementptr [999 x i27]* %partial_outputfm_25, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_25_1"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:171  %partial_outputfm_26_1 = getelementptr [999 x i27]* %partial_outputfm_26, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_26_1"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:172  %partial_outputfm_27_1 = getelementptr [999 x i27]* %partial_outputfm_27, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_27_1"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="11">
<![CDATA[
._crit_edge2.i.i.reset120:202  %inputfm_0_load = load i10* %inputfm_0_addr, align 2

]]></Node>
<StgValue><ssdm name="inputfm_0_load"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:204  %weightsbuf_0_0_load = load i10* %weightsbuf_0_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_0_0_load"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="11">
<![CDATA[
._crit_edge2.i.i.reset120:207  %inputfm_1_load = load i10* %inputfm_1_addr, align 2

]]></Node>
<StgValue><ssdm name="inputfm_1_load"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:208  %in_value_0_1_i_i = sext i10 %inputfm_1_load to i19

]]></Node>
<StgValue><ssdm name="in_value_0_1_i_i"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:209  %weightsbuf_0_1_load = load i10* %weightsbuf_0_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_0_1_load"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:210  %w_value_0_1_i_i = sext i10 %weightsbuf_0_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_0_1_i_i"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:211  %out_value_0_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_0_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_0_1_i_i"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="11">
<![CDATA[
._crit_edge2.i.i.reset120:212  %inputfm_2_load = load i10* %inputfm_2_addr, align 2

]]></Node>
<StgValue><ssdm name="inputfm_2_load"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:214  %weightsbuf_0_2_load = load i10* %weightsbuf_0_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_0_2_load"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:220  %partial_outputfm_0_1 = load i27* %partial_outputfm_0_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_0_1"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:226  %weightsbuf_1_0_load = load i10* %weightsbuf_1_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_1_0_load"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:229  %weightsbuf_1_1_load = load i10* %weightsbuf_1_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_1_1_load"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:230  %w_value_1_1_i_i = sext i10 %weightsbuf_1_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_1_1_i_i"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:231  %out_value_1_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_1_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_1_1_i_i"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:232  %weightsbuf_1_2_load = load i10* %weightsbuf_1_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_1_2_load"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:238  %partial_outputfm_1_1 = load i27* %partial_outputfm_1_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_1_1"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:244  %weightsbuf_2_0_load = load i10* %weightsbuf_2_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_2_0_load"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:247  %weightsbuf_2_1_load = load i10* %weightsbuf_2_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_2_1_load"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:248  %w_value_2_1_i_i = sext i10 %weightsbuf_2_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_2_1_i_i"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:249  %out_value_2_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_2_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_2_1_i_i"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:250  %weightsbuf_2_2_load = load i10* %weightsbuf_2_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_2_2_load"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:256  %partial_outputfm_2_1 = load i27* %partial_outputfm_2_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_2_1"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:262  %weightsbuf_3_0_load = load i10* %weightsbuf_3_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_3_0_load"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:265  %weightsbuf_3_1_load = load i10* %weightsbuf_3_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_3_1_load"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:266  %w_value_3_1_i_i = sext i10 %weightsbuf_3_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_3_1_i_i"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:267  %out_value_3_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_3_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_3_1_i_i"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:268  %weightsbuf_3_2_load = load i10* %weightsbuf_3_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_3_2_load"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:274  %partial_outputfm_3_1 = load i27* %partial_outputfm_3_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_3_1"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:280  %weightsbuf_4_0_load = load i10* %weightsbuf_4_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_4_0_load"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:283  %weightsbuf_4_1_load = load i10* %weightsbuf_4_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_4_1_load"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:284  %w_value_4_1_i_i = sext i10 %weightsbuf_4_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_4_1_i_i"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:285  %out_value_4_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_4_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_4_1_i_i"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:286  %weightsbuf_4_2_load = load i10* %weightsbuf_4_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_4_2_load"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:292  %partial_outputfm_4_1 = load i27* %partial_outputfm_4_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_4_1"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:298  %weightsbuf_5_0_load = load i10* %weightsbuf_5_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_5_0_load"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:301  %weightsbuf_5_1_load = load i10* %weightsbuf_5_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_5_1_load"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:302  %w_value_5_1_i_i = sext i10 %weightsbuf_5_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_5_1_i_i"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:303  %out_value_5_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_5_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_5_1_i_i"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:304  %weightsbuf_5_2_load = load i10* %weightsbuf_5_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_5_2_load"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:310  %partial_outputfm_5_1 = load i27* %partial_outputfm_5_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_5_1"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:316  %weightsbuf_6_0_load = load i10* %weightsbuf_6_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_6_0_load"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:319  %weightsbuf_6_1_load = load i10* %weightsbuf_6_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_6_1_load"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:320  %w_value_6_1_i_i = sext i10 %weightsbuf_6_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_6_1_i_i"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:321  %out_value_6_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_6_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_6_1_i_i"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:322  %weightsbuf_6_2_load = load i10* %weightsbuf_6_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_6_2_load"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:328  %partial_outputfm_6_1 = load i27* %partial_outputfm_6_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_6_1"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:334  %weightsbuf_7_0_load = load i10* %weightsbuf_7_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_7_0_load"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:337  %weightsbuf_7_1_load = load i10* %weightsbuf_7_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_7_1_load"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:338  %w_value_7_1_i_i = sext i10 %weightsbuf_7_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_7_1_i_i"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:339  %out_value_7_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_7_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_7_1_i_i"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:340  %weightsbuf_7_2_load = load i10* %weightsbuf_7_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_7_2_load"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:346  %partial_outputfm_7_1 = load i27* %partial_outputfm_7_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_7_1"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:352  %weightsbuf_8_0_load = load i10* %weightsbuf_8_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_8_0_load"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:355  %weightsbuf_8_1_load = load i10* %weightsbuf_8_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_8_1_load"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:356  %w_value_8_1_i_i = sext i10 %weightsbuf_8_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_8_1_i_i"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:357  %out_value_8_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_8_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_8_1_i_i"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:358  %weightsbuf_8_2_load = load i10* %weightsbuf_8_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_8_2_load"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:364  %partial_outputfm_8_1 = load i27* %partial_outputfm_8_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_8_1"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:370  %weightsbuf_9_0_load = load i10* %weightsbuf_9_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_9_0_load"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:373  %weightsbuf_9_1_load = load i10* %weightsbuf_9_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_9_1_load"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:374  %w_value_9_1_i_i = sext i10 %weightsbuf_9_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_9_1_i_i"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:375  %out_value_9_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_9_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_9_1_i_i"/></StgValue>
</operation>

<operation id="386" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:376  %weightsbuf_9_2_load = load i10* %weightsbuf_9_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_9_2_load"/></StgValue>
</operation>

<operation id="387" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:382  %partial_outputfm_9_1 = load i27* %partial_outputfm_9_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_9_1"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:388  %weightsbuf_10_0_load = load i10* %weightsbuf_10_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_10_0_load"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:391  %weightsbuf_10_1_load = load i10* %weightsbuf_10_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_10_1_load"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:392  %w_value_10_1_i_i = sext i10 %weightsbuf_10_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_10_1_i_i"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:393  %out_value_10_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_10_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_10_1_i_i"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:394  %weightsbuf_10_2_load = load i10* %weightsbuf_10_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_10_2_load"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:400  %partial_outputfm_10_2 = load i27* %partial_outputfm_10_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_10_2"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:406  %weightsbuf_11_0_load = load i10* %weightsbuf_11_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_11_0_load"/></StgValue>
</operation>

<operation id="395" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:409  %weightsbuf_11_1_load = load i10* %weightsbuf_11_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_11_1_load"/></StgValue>
</operation>

<operation id="396" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:410  %w_value_11_1_i_i = sext i10 %weightsbuf_11_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_11_1_i_i"/></StgValue>
</operation>

<operation id="397" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:411  %out_value_11_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_11_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_11_1_i_i"/></StgValue>
</operation>

<operation id="398" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:412  %weightsbuf_11_2_load = load i10* %weightsbuf_11_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_11_2_load"/></StgValue>
</operation>

<operation id="399" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:418  %partial_outputfm_11_2 = load i27* %partial_outputfm_11_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_11_2"/></StgValue>
</operation>

<operation id="400" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:424  %weightsbuf_12_0_load = load i10* %weightsbuf_12_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_12_0_load"/></StgValue>
</operation>

<operation id="401" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:427  %weightsbuf_12_1_load = load i10* %weightsbuf_12_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_12_1_load"/></StgValue>
</operation>

<operation id="402" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:428  %w_value_12_1_i_i = sext i10 %weightsbuf_12_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_12_1_i_i"/></StgValue>
</operation>

<operation id="403" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:429  %out_value_12_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_12_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_12_1_i_i"/></StgValue>
</operation>

<operation id="404" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:430  %weightsbuf_12_2_load = load i10* %weightsbuf_12_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_12_2_load"/></StgValue>
</operation>

<operation id="405" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:436  %partial_outputfm_12_2 = load i27* %partial_outputfm_12_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_12_2"/></StgValue>
</operation>

<operation id="406" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:442  %weightsbuf_13_0_load = load i10* %weightsbuf_13_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_13_0_load"/></StgValue>
</operation>

<operation id="407" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:445  %weightsbuf_13_1_load = load i10* %weightsbuf_13_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_13_1_load"/></StgValue>
</operation>

<operation id="408" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:446  %w_value_13_1_i_i = sext i10 %weightsbuf_13_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_13_1_i_i"/></StgValue>
</operation>

<operation id="409" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:447  %out_value_13_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_13_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_13_1_i_i"/></StgValue>
</operation>

<operation id="410" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:448  %weightsbuf_13_2_load = load i10* %weightsbuf_13_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_13_2_load"/></StgValue>
</operation>

<operation id="411" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:454  %partial_outputfm_13_2 = load i27* %partial_outputfm_13_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_13_2"/></StgValue>
</operation>

<operation id="412" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:460  %weightsbuf_14_0_load = load i10* %weightsbuf_14_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_14_0_load"/></StgValue>
</operation>

<operation id="413" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:463  %weightsbuf_14_1_load = load i10* %weightsbuf_14_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_14_1_load"/></StgValue>
</operation>

<operation id="414" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:464  %w_value_14_1_i_i = sext i10 %weightsbuf_14_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_14_1_i_i"/></StgValue>
</operation>

<operation id="415" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:465  %out_value_14_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_14_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_14_1_i_i"/></StgValue>
</operation>

<operation id="416" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:466  %weightsbuf_14_2_load = load i10* %weightsbuf_14_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_14_2_load"/></StgValue>
</operation>

<operation id="417" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:472  %partial_outputfm_14_2 = load i27* %partial_outputfm_14_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_14_2"/></StgValue>
</operation>

<operation id="418" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:478  %weightsbuf_15_0_load = load i10* %weightsbuf_15_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_15_0_load"/></StgValue>
</operation>

<operation id="419" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:481  %weightsbuf_15_1_load = load i10* %weightsbuf_15_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_15_1_load"/></StgValue>
</operation>

<operation id="420" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:482  %w_value_15_1_i_i = sext i10 %weightsbuf_15_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_15_1_i_i"/></StgValue>
</operation>

<operation id="421" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:483  %out_value_15_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_15_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_15_1_i_i"/></StgValue>
</operation>

<operation id="422" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:484  %weightsbuf_15_2_load = load i10* %weightsbuf_15_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_15_2_load"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:490  %partial_outputfm_15_2 = load i27* %partial_outputfm_15_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_15_2"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:496  %weightsbuf_16_0_load = load i10* %weightsbuf_16_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_16_0_load"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:499  %weightsbuf_16_1_load = load i10* %weightsbuf_16_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_16_1_load"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:500  %w_value_16_1_i_i = sext i10 %weightsbuf_16_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_16_1_i_i"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:501  %out_value_16_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_16_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_16_1_i_i"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:502  %weightsbuf_16_2_load = load i10* %weightsbuf_16_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_16_2_load"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:508  %partial_outputfm_16_2 = load i27* %partial_outputfm_16_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_16_2"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:514  %weightsbuf_17_0_load = load i10* %weightsbuf_17_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_17_0_load"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:517  %weightsbuf_17_1_load = load i10* %weightsbuf_17_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_17_1_load"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:518  %w_value_17_1_i_i = sext i10 %weightsbuf_17_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_17_1_i_i"/></StgValue>
</operation>

<operation id="433" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:519  %out_value_17_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_17_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_17_1_i_i"/></StgValue>
</operation>

<operation id="434" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:520  %weightsbuf_17_2_load = load i10* %weightsbuf_17_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_17_2_load"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:526  %partial_outputfm_17_2 = load i27* %partial_outputfm_17_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_17_2"/></StgValue>
</operation>

<operation id="436" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:532  %weightsbuf_18_0_load = load i10* %weightsbuf_18_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_18_0_load"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:535  %weightsbuf_18_1_load = load i10* %weightsbuf_18_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_18_1_load"/></StgValue>
</operation>

<operation id="438" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:536  %w_value_18_1_i_i = sext i10 %weightsbuf_18_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_18_1_i_i"/></StgValue>
</operation>

<operation id="439" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:537  %out_value_18_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_18_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_18_1_i_i"/></StgValue>
</operation>

<operation id="440" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:538  %weightsbuf_18_2_load = load i10* %weightsbuf_18_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_18_2_load"/></StgValue>
</operation>

<operation id="441" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:544  %partial_outputfm_18_2 = load i27* %partial_outputfm_18_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_18_2"/></StgValue>
</operation>

<operation id="442" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:550  %weightsbuf_19_0_load = load i10* %weightsbuf_19_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_19_0_load"/></StgValue>
</operation>

<operation id="443" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:553  %weightsbuf_19_1_load = load i10* %weightsbuf_19_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_19_1_load"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:554  %w_value_19_1_i_i = sext i10 %weightsbuf_19_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_19_1_i_i"/></StgValue>
</operation>

<operation id="445" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:555  %out_value_19_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_19_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_19_1_i_i"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:556  %weightsbuf_19_2_load = load i10* %weightsbuf_19_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_19_2_load"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:562  %partial_outputfm_19_2 = load i27* %partial_outputfm_19_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_19_2"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:568  %weightsbuf_20_0_load = load i10* %weightsbuf_20_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_20_0_load"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:571  %weightsbuf_20_1_load = load i10* %weightsbuf_20_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_20_1_load"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:572  %w_value_20_1_i_i = sext i10 %weightsbuf_20_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_20_1_i_i"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:573  %out_value_20_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_20_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_20_1_i_i"/></StgValue>
</operation>

<operation id="452" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:574  %weightsbuf_20_2_load = load i10* %weightsbuf_20_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_20_2_load"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:580  %partial_outputfm_20_2 = load i27* %partial_outputfm_20_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_20_2"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:586  %weightsbuf_21_0_load = load i10* %weightsbuf_21_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_21_0_load"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:589  %weightsbuf_21_1_load = load i10* %weightsbuf_21_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_21_1_load"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:590  %w_value_21_1_i_i = sext i10 %weightsbuf_21_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_21_1_i_i"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:591  %out_value_21_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_21_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_21_1_i_i"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:592  %weightsbuf_21_2_load = load i10* %weightsbuf_21_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_21_2_load"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:598  %partial_outputfm_21_2 = load i27* %partial_outputfm_21_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_21_2"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:604  %weightsbuf_22_0_load = load i10* %weightsbuf_22_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_22_0_load"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:607  %weightsbuf_22_1_load = load i10* %weightsbuf_22_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_22_1_load"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:608  %w_value_22_1_i_i = sext i10 %weightsbuf_22_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_22_1_i_i"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:609  %out_value_22_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_22_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_22_1_i_i"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:610  %weightsbuf_22_2_load = load i10* %weightsbuf_22_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_22_2_load"/></StgValue>
</operation>

<operation id="465" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:616  %partial_outputfm_22_2 = load i27* %partial_outputfm_22_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_22_2"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:622  %weightsbuf_23_0_load = load i10* %weightsbuf_23_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_23_0_load"/></StgValue>
</operation>

<operation id="467" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:625  %weightsbuf_23_1_load = load i10* %weightsbuf_23_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_23_1_load"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:626  %w_value_23_1_i_i = sext i10 %weightsbuf_23_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_23_1_i_i"/></StgValue>
</operation>

<operation id="469" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:627  %out_value_23_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_23_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_23_1_i_i"/></StgValue>
</operation>

<operation id="470" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:628  %weightsbuf_23_2_load = load i10* %weightsbuf_23_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_23_2_load"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:634  %partial_outputfm_23_2 = load i27* %partial_outputfm_23_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_23_2"/></StgValue>
</operation>

<operation id="472" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:640  %weightsbuf_24_0_load = load i10* %weightsbuf_24_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_24_0_load"/></StgValue>
</operation>

<operation id="473" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:643  %weightsbuf_24_1_load = load i10* %weightsbuf_24_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_24_1_load"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:644  %w_value_24_1_i_i = sext i10 %weightsbuf_24_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_24_1_i_i"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:645  %out_value_24_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_24_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_24_1_i_i"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:646  %weightsbuf_24_2_load = load i10* %weightsbuf_24_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_24_2_load"/></StgValue>
</operation>

<operation id="477" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:652  %partial_outputfm_24_2 = load i27* %partial_outputfm_24_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_24_2"/></StgValue>
</operation>

<operation id="478" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:658  %weightsbuf_25_0_load = load i10* %weightsbuf_25_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_25_0_load"/></StgValue>
</operation>

<operation id="479" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:661  %weightsbuf_25_1_load = load i10* %weightsbuf_25_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_25_1_load"/></StgValue>
</operation>

<operation id="480" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:662  %w_value_25_1_i_i = sext i10 %weightsbuf_25_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_25_1_i_i"/></StgValue>
</operation>

<operation id="481" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:663  %out_value_25_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_25_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_25_1_i_i"/></StgValue>
</operation>

<operation id="482" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:664  %weightsbuf_25_2_load = load i10* %weightsbuf_25_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_25_2_load"/></StgValue>
</operation>

<operation id="483" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:670  %partial_outputfm_25_2 = load i27* %partial_outputfm_25_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_25_2"/></StgValue>
</operation>

<operation id="484" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:676  %weightsbuf_26_0_load = load i10* %weightsbuf_26_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_26_0_load"/></StgValue>
</operation>

<operation id="485" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:679  %weightsbuf_26_1_load = load i10* %weightsbuf_26_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_26_1_load"/></StgValue>
</operation>

<operation id="486" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:680  %w_value_26_1_i_i = sext i10 %weightsbuf_26_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_26_1_i_i"/></StgValue>
</operation>

<operation id="487" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:681  %out_value_26_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_26_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_26_1_i_i"/></StgValue>
</operation>

<operation id="488" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:682  %weightsbuf_26_2_load = load i10* %weightsbuf_26_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_26_2_load"/></StgValue>
</operation>

<operation id="489" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:688  %partial_outputfm_26_2 = load i27* %partial_outputfm_26_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_26_2"/></StgValue>
</operation>

<operation id="490" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:694  %weightsbuf_27_0_load = load i10* %weightsbuf_27_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_27_0_load"/></StgValue>
</operation>

<operation id="491" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:697  %weightsbuf_27_1_load = load i10* %weightsbuf_27_1_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_27_1_load"/></StgValue>
</operation>

<operation id="492" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:698  %w_value_27_1_i_i = sext i10 %weightsbuf_27_1_load to i19

]]></Node>
<StgValue><ssdm name="w_value_27_1_i_i"/></StgValue>
</operation>

<operation id="493" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:699  %out_value_27_1_i_i = mul i19 %in_value_0_1_i_i, %w_value_27_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_27_1_i_i"/></StgValue>
</operation>

<operation id="494" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:700  %weightsbuf_27_2_load = load i10* %weightsbuf_27_2_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_27_2_load"/></StgValue>
</operation>

<operation id="495" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:706  %partial_outputfm_27_2 = load i27* %partial_outputfm_27_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_27_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="496" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:203  %in_value_0_i_i = sext i10 %inputfm_0_load to i19

]]></Node>
<StgValue><ssdm name="in_value_0_i_i"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:204  %weightsbuf_0_0_load = load i10* %weightsbuf_0_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_0_0_load"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:205  %w_value_0_i_i = sext i10 %weightsbuf_0_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_0_i_i"/></StgValue>
</operation>

<operation id="499" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:206  %out_value_0_i_i = mul i19 %in_value_0_i_i, %w_value_0_i_i

]]></Node>
<StgValue><ssdm name="out_value_0_i_i"/></StgValue>
</operation>

<operation id="500" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:213  %in_value_0_2_i_i = sext i10 %inputfm_2_load to i19

]]></Node>
<StgValue><ssdm name="in_value_0_2_i_i"/></StgValue>
</operation>

<operation id="501" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:215  %w_value_0_2_i_i = sext i10 %weightsbuf_0_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_0_2_i_i"/></StgValue>
</operation>

<operation id="502" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:216  %out_value_0_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_0_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_0_2_i_i"/></StgValue>
</operation>

<operation id="503" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:217  %tmp = add i19 %out_value_0_1_i_i, %out_value_0_2_i_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="504" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:218  %out_value_tot_1_0_2_s = add i19 %tmp, %out_value_0_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_0_2_s"/></StgValue>
</operation>

<operation id="505" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:220  %partial_outputfm_0_1 = load i27* %partial_outputfm_0_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_0_1"/></StgValue>
</operation>

<operation id="506" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:226  %weightsbuf_1_0_load = load i10* %weightsbuf_1_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_1_0_load"/></StgValue>
</operation>

<operation id="507" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:227  %w_value_1_i_i = sext i10 %weightsbuf_1_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_1_i_i"/></StgValue>
</operation>

<operation id="508" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:228  %out_value_1_i_i = mul i19 %in_value_0_i_i, %w_value_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_1_i_i"/></StgValue>
</operation>

<operation id="509" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:233  %w_value_1_2_i_i = sext i10 %weightsbuf_1_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_1_2_i_i"/></StgValue>
</operation>

<operation id="510" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:234  %out_value_1_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_1_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_1_2_i_i"/></StgValue>
</operation>

<operation id="511" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:235  %tmp1 = add i19 %out_value_1_1_i_i, %out_value_1_2_i_i

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:236  %out_value_tot_1_1_2_s = add i19 %tmp1, %out_value_1_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_1_2_s"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:238  %partial_outputfm_1_1 = load i27* %partial_outputfm_1_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_1_1"/></StgValue>
</operation>

<operation id="514" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:244  %weightsbuf_2_0_load = load i10* %weightsbuf_2_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_2_0_load"/></StgValue>
</operation>

<operation id="515" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:245  %w_value_2_i_i = sext i10 %weightsbuf_2_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_2_i_i"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:246  %out_value_2_i_i = mul i19 %in_value_0_i_i, %w_value_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_2_i_i"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:251  %w_value_2_2_i_i = sext i10 %weightsbuf_2_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_2_2_i_i"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:252  %out_value_2_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_2_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_2_2_i_i"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:253  %tmp2 = add i19 %out_value_2_1_i_i, %out_value_2_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:254  %out_value_tot_1_2_2_s = add i19 %tmp2, %out_value_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_2_2_s"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:256  %partial_outputfm_2_1 = load i27* %partial_outputfm_2_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_2_1"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:262  %weightsbuf_3_0_load = load i10* %weightsbuf_3_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_3_0_load"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:263  %w_value_3_i_i = sext i10 %weightsbuf_3_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_3_i_i"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:264  %out_value_3_i_i = mul i19 %in_value_0_i_i, %w_value_3_i_i

]]></Node>
<StgValue><ssdm name="out_value_3_i_i"/></StgValue>
</operation>

<operation id="525" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:269  %w_value_3_2_i_i = sext i10 %weightsbuf_3_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_3_2_i_i"/></StgValue>
</operation>

<operation id="526" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:270  %out_value_3_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_3_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_3_2_i_i"/></StgValue>
</operation>

<operation id="527" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:271  %tmp3 = add i19 %out_value_3_1_i_i, %out_value_3_2_i_i

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="528" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:272  %out_value_tot_1_3_2_s = add i19 %tmp3, %out_value_3_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_3_2_s"/></StgValue>
</operation>

<operation id="529" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:274  %partial_outputfm_3_1 = load i27* %partial_outputfm_3_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_3_1"/></StgValue>
</operation>

<operation id="530" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:280  %weightsbuf_4_0_load = load i10* %weightsbuf_4_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_4_0_load"/></StgValue>
</operation>

<operation id="531" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:281  %w_value_4_i_i = sext i10 %weightsbuf_4_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_4_i_i"/></StgValue>
</operation>

<operation id="532" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:282  %out_value_4_i_i = mul i19 %in_value_0_i_i, %w_value_4_i_i

]]></Node>
<StgValue><ssdm name="out_value_4_i_i"/></StgValue>
</operation>

<operation id="533" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:287  %w_value_4_2_i_i = sext i10 %weightsbuf_4_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_4_2_i_i"/></StgValue>
</operation>

<operation id="534" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:288  %out_value_4_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_4_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_4_2_i_i"/></StgValue>
</operation>

<operation id="535" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:289  %tmp4 = add i19 %out_value_4_1_i_i, %out_value_4_2_i_i

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="536" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:290  %out_value_tot_1_4_2_s = add i19 %tmp4, %out_value_4_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_4_2_s"/></StgValue>
</operation>

<operation id="537" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:292  %partial_outputfm_4_1 = load i27* %partial_outputfm_4_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_4_1"/></StgValue>
</operation>

<operation id="538" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:298  %weightsbuf_5_0_load = load i10* %weightsbuf_5_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_5_0_load"/></StgValue>
</operation>

<operation id="539" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:299  %w_value_5_i_i = sext i10 %weightsbuf_5_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_5_i_i"/></StgValue>
</operation>

<operation id="540" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:300  %out_value_5_i_i = mul i19 %in_value_0_i_i, %w_value_5_i_i

]]></Node>
<StgValue><ssdm name="out_value_5_i_i"/></StgValue>
</operation>

<operation id="541" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:305  %w_value_5_2_i_i = sext i10 %weightsbuf_5_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_5_2_i_i"/></StgValue>
</operation>

<operation id="542" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:306  %out_value_5_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_5_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_5_2_i_i"/></StgValue>
</operation>

<operation id="543" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:307  %tmp5 = add i19 %out_value_5_1_i_i, %out_value_5_2_i_i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="544" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:308  %out_value_tot_1_5_2_s = add i19 %tmp5, %out_value_5_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_5_2_s"/></StgValue>
</operation>

<operation id="545" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:310  %partial_outputfm_5_1 = load i27* %partial_outputfm_5_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_5_1"/></StgValue>
</operation>

<operation id="546" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:316  %weightsbuf_6_0_load = load i10* %weightsbuf_6_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_6_0_load"/></StgValue>
</operation>

<operation id="547" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:317  %w_value_6_i_i = sext i10 %weightsbuf_6_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_6_i_i"/></StgValue>
</operation>

<operation id="548" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:318  %out_value_6_i_i = mul i19 %in_value_0_i_i, %w_value_6_i_i

]]></Node>
<StgValue><ssdm name="out_value_6_i_i"/></StgValue>
</operation>

<operation id="549" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:323  %w_value_6_2_i_i = sext i10 %weightsbuf_6_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_6_2_i_i"/></StgValue>
</operation>

<operation id="550" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:324  %out_value_6_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_6_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_6_2_i_i"/></StgValue>
</operation>

<operation id="551" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:325  %tmp6 = add i19 %out_value_6_1_i_i, %out_value_6_2_i_i

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="552" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:326  %out_value_tot_1_6_2_s = add i19 %tmp6, %out_value_6_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_6_2_s"/></StgValue>
</operation>

<operation id="553" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:328  %partial_outputfm_6_1 = load i27* %partial_outputfm_6_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_6_1"/></StgValue>
</operation>

<operation id="554" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:334  %weightsbuf_7_0_load = load i10* %weightsbuf_7_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_7_0_load"/></StgValue>
</operation>

<operation id="555" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:335  %w_value_7_i_i = sext i10 %weightsbuf_7_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_7_i_i"/></StgValue>
</operation>

<operation id="556" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:336  %out_value_7_i_i = mul i19 %in_value_0_i_i, %w_value_7_i_i

]]></Node>
<StgValue><ssdm name="out_value_7_i_i"/></StgValue>
</operation>

<operation id="557" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:341  %w_value_7_2_i_i = sext i10 %weightsbuf_7_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_7_2_i_i"/></StgValue>
</operation>

<operation id="558" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:342  %out_value_7_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_7_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_7_2_i_i"/></StgValue>
</operation>

<operation id="559" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:343  %tmp7 = add i19 %out_value_7_1_i_i, %out_value_7_2_i_i

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="560" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:344  %out_value_tot_1_7_2_s = add i19 %tmp7, %out_value_7_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_7_2_s"/></StgValue>
</operation>

<operation id="561" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:346  %partial_outputfm_7_1 = load i27* %partial_outputfm_7_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_7_1"/></StgValue>
</operation>

<operation id="562" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:352  %weightsbuf_8_0_load = load i10* %weightsbuf_8_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_8_0_load"/></StgValue>
</operation>

<operation id="563" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:353  %w_value_8_i_i = sext i10 %weightsbuf_8_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_8_i_i"/></StgValue>
</operation>

<operation id="564" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:354  %out_value_8_i_i = mul i19 %in_value_0_i_i, %w_value_8_i_i

]]></Node>
<StgValue><ssdm name="out_value_8_i_i"/></StgValue>
</operation>

<operation id="565" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:359  %w_value_8_2_i_i = sext i10 %weightsbuf_8_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_8_2_i_i"/></StgValue>
</operation>

<operation id="566" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:360  %out_value_8_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_8_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_8_2_i_i"/></StgValue>
</operation>

<operation id="567" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:361  %tmp8 = add i19 %out_value_8_1_i_i, %out_value_8_2_i_i

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="568" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:362  %out_value_tot_1_8_2_s = add i19 %tmp8, %out_value_8_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_8_2_s"/></StgValue>
</operation>

<operation id="569" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:364  %partial_outputfm_8_1 = load i27* %partial_outputfm_8_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_8_1"/></StgValue>
</operation>

<operation id="570" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:370  %weightsbuf_9_0_load = load i10* %weightsbuf_9_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_9_0_load"/></StgValue>
</operation>

<operation id="571" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:371  %w_value_9_i_i = sext i10 %weightsbuf_9_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_9_i_i"/></StgValue>
</operation>

<operation id="572" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:372  %out_value_9_i_i = mul i19 %in_value_0_i_i, %w_value_9_i_i

]]></Node>
<StgValue><ssdm name="out_value_9_i_i"/></StgValue>
</operation>

<operation id="573" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:377  %w_value_9_2_i_i = sext i10 %weightsbuf_9_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_9_2_i_i"/></StgValue>
</operation>

<operation id="574" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:378  %out_value_9_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_9_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_9_2_i_i"/></StgValue>
</operation>

<operation id="575" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:379  %tmp9 = add i19 %out_value_9_1_i_i, %out_value_9_2_i_i

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="576" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:380  %out_value_tot_1_9_2_s = add i19 %tmp9, %out_value_9_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_9_2_s"/></StgValue>
</operation>

<operation id="577" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:382  %partial_outputfm_9_1 = load i27* %partial_outputfm_9_s, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_9_1"/></StgValue>
</operation>

<operation id="578" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:388  %weightsbuf_10_0_load = load i10* %weightsbuf_10_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_10_0_load"/></StgValue>
</operation>

<operation id="579" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:389  %w_value_10_i_i = sext i10 %weightsbuf_10_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_10_i_i"/></StgValue>
</operation>

<operation id="580" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:390  %out_value_10_i_i = mul i19 %in_value_0_i_i, %w_value_10_i_i

]]></Node>
<StgValue><ssdm name="out_value_10_i_i"/></StgValue>
</operation>

<operation id="581" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:395  %w_value_10_2_i_i = sext i10 %weightsbuf_10_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_10_2_i_i"/></StgValue>
</operation>

<operation id="582" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:396  %out_value_10_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_10_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_10_2_i_i"/></StgValue>
</operation>

<operation id="583" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:397  %tmp10 = add i19 %out_value_10_1_i_i, %out_value_10_2_i_i

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="584" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:398  %out_value_tot_1_10_2 = add i19 %tmp10, %out_value_10_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_10_2"/></StgValue>
</operation>

<operation id="585" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:400  %partial_outputfm_10_2 = load i27* %partial_outputfm_10_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_10_2"/></StgValue>
</operation>

<operation id="586" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:406  %weightsbuf_11_0_load = load i10* %weightsbuf_11_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_11_0_load"/></StgValue>
</operation>

<operation id="587" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:407  %w_value_11_i_i = sext i10 %weightsbuf_11_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_11_i_i"/></StgValue>
</operation>

<operation id="588" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:408  %out_value_11_i_i = mul i19 %in_value_0_i_i, %w_value_11_i_i

]]></Node>
<StgValue><ssdm name="out_value_11_i_i"/></StgValue>
</operation>

<operation id="589" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:413  %w_value_11_2_i_i = sext i10 %weightsbuf_11_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_11_2_i_i"/></StgValue>
</operation>

<operation id="590" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:414  %out_value_11_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_11_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_11_2_i_i"/></StgValue>
</operation>

<operation id="591" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:415  %tmp11 = add i19 %out_value_11_1_i_i, %out_value_11_2_i_i

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="592" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:416  %out_value_tot_1_11_2 = add i19 %tmp11, %out_value_11_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_11_2"/></StgValue>
</operation>

<operation id="593" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:418  %partial_outputfm_11_2 = load i27* %partial_outputfm_11_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_11_2"/></StgValue>
</operation>

<operation id="594" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:424  %weightsbuf_12_0_load = load i10* %weightsbuf_12_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_12_0_load"/></StgValue>
</operation>

<operation id="595" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:425  %w_value_12_i_i = sext i10 %weightsbuf_12_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_12_i_i"/></StgValue>
</operation>

<operation id="596" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:426  %out_value_12_i_i = mul i19 %in_value_0_i_i, %w_value_12_i_i

]]></Node>
<StgValue><ssdm name="out_value_12_i_i"/></StgValue>
</operation>

<operation id="597" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:431  %w_value_12_2_i_i = sext i10 %weightsbuf_12_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_12_2_i_i"/></StgValue>
</operation>

<operation id="598" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:432  %out_value_12_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_12_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_12_2_i_i"/></StgValue>
</operation>

<operation id="599" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:433  %tmp12 = add i19 %out_value_12_1_i_i, %out_value_12_2_i_i

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="600" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:434  %out_value_tot_1_12_2 = add i19 %tmp12, %out_value_12_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_12_2"/></StgValue>
</operation>

<operation id="601" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:436  %partial_outputfm_12_2 = load i27* %partial_outputfm_12_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_12_2"/></StgValue>
</operation>

<operation id="602" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:442  %weightsbuf_13_0_load = load i10* %weightsbuf_13_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_13_0_load"/></StgValue>
</operation>

<operation id="603" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:443  %w_value_13_i_i = sext i10 %weightsbuf_13_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_13_i_i"/></StgValue>
</operation>

<operation id="604" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:444  %out_value_13_i_i = mul i19 %in_value_0_i_i, %w_value_13_i_i

]]></Node>
<StgValue><ssdm name="out_value_13_i_i"/></StgValue>
</operation>

<operation id="605" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:449  %w_value_13_2_i_i = sext i10 %weightsbuf_13_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_13_2_i_i"/></StgValue>
</operation>

<operation id="606" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:450  %out_value_13_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_13_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_13_2_i_i"/></StgValue>
</operation>

<operation id="607" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:451  %tmp13 = add i19 %out_value_13_1_i_i, %out_value_13_2_i_i

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="608" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:452  %out_value_tot_1_13_2 = add i19 %tmp13, %out_value_13_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_13_2"/></StgValue>
</operation>

<operation id="609" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:454  %partial_outputfm_13_2 = load i27* %partial_outputfm_13_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_13_2"/></StgValue>
</operation>

<operation id="610" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:460  %weightsbuf_14_0_load = load i10* %weightsbuf_14_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_14_0_load"/></StgValue>
</operation>

<operation id="611" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:461  %w_value_14_i_i = sext i10 %weightsbuf_14_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_14_i_i"/></StgValue>
</operation>

<operation id="612" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:462  %out_value_14_i_i = mul i19 %in_value_0_i_i, %w_value_14_i_i

]]></Node>
<StgValue><ssdm name="out_value_14_i_i"/></StgValue>
</operation>

<operation id="613" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:467  %w_value_14_2_i_i = sext i10 %weightsbuf_14_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_14_2_i_i"/></StgValue>
</operation>

<operation id="614" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:468  %out_value_14_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_14_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_14_2_i_i"/></StgValue>
</operation>

<operation id="615" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:469  %tmp14 = add i19 %out_value_14_1_i_i, %out_value_14_2_i_i

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="616" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:470  %out_value_tot_1_14_2 = add i19 %tmp14, %out_value_14_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_14_2"/></StgValue>
</operation>

<operation id="617" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:472  %partial_outputfm_14_2 = load i27* %partial_outputfm_14_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_14_2"/></StgValue>
</operation>

<operation id="618" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:478  %weightsbuf_15_0_load = load i10* %weightsbuf_15_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_15_0_load"/></StgValue>
</operation>

<operation id="619" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:479  %w_value_15_i_i = sext i10 %weightsbuf_15_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_15_i_i"/></StgValue>
</operation>

<operation id="620" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:480  %out_value_15_i_i = mul i19 %in_value_0_i_i, %w_value_15_i_i

]]></Node>
<StgValue><ssdm name="out_value_15_i_i"/></StgValue>
</operation>

<operation id="621" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:485  %w_value_15_2_i_i = sext i10 %weightsbuf_15_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_15_2_i_i"/></StgValue>
</operation>

<operation id="622" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:486  %out_value_15_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_15_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_15_2_i_i"/></StgValue>
</operation>

<operation id="623" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:487  %tmp15 = add i19 %out_value_15_1_i_i, %out_value_15_2_i_i

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="624" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:488  %out_value_tot_1_15_2 = add i19 %tmp15, %out_value_15_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_15_2"/></StgValue>
</operation>

<operation id="625" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:490  %partial_outputfm_15_2 = load i27* %partial_outputfm_15_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_15_2"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:496  %weightsbuf_16_0_load = load i10* %weightsbuf_16_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_16_0_load"/></StgValue>
</operation>

<operation id="627" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:497  %w_value_16_i_i = sext i10 %weightsbuf_16_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_16_i_i"/></StgValue>
</operation>

<operation id="628" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:498  %out_value_16_i_i = mul i19 %in_value_0_i_i, %w_value_16_i_i

]]></Node>
<StgValue><ssdm name="out_value_16_i_i"/></StgValue>
</operation>

<operation id="629" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:503  %w_value_16_2_i_i = sext i10 %weightsbuf_16_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_16_2_i_i"/></StgValue>
</operation>

<operation id="630" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:504  %out_value_16_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_16_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_16_2_i_i"/></StgValue>
</operation>

<operation id="631" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:505  %tmp16 = add i19 %out_value_16_1_i_i, %out_value_16_2_i_i

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="632" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:506  %out_value_tot_1_16_2 = add i19 %tmp16, %out_value_16_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_16_2"/></StgValue>
</operation>

<operation id="633" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:508  %partial_outputfm_16_2 = load i27* %partial_outputfm_16_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_16_2"/></StgValue>
</operation>

<operation id="634" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:514  %weightsbuf_17_0_load = load i10* %weightsbuf_17_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_17_0_load"/></StgValue>
</operation>

<operation id="635" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:515  %w_value_17_i_i = sext i10 %weightsbuf_17_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_17_i_i"/></StgValue>
</operation>

<operation id="636" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:516  %out_value_17_i_i = mul i19 %in_value_0_i_i, %w_value_17_i_i

]]></Node>
<StgValue><ssdm name="out_value_17_i_i"/></StgValue>
</operation>

<operation id="637" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:521  %w_value_17_2_i_i = sext i10 %weightsbuf_17_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_17_2_i_i"/></StgValue>
</operation>

<operation id="638" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:522  %out_value_17_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_17_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_17_2_i_i"/></StgValue>
</operation>

<operation id="639" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:523  %tmp17 = add i19 %out_value_17_1_i_i, %out_value_17_2_i_i

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="640" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:524  %out_value_tot_1_17_2 = add i19 %tmp17, %out_value_17_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_17_2"/></StgValue>
</operation>

<operation id="641" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:526  %partial_outputfm_17_2 = load i27* %partial_outputfm_17_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_17_2"/></StgValue>
</operation>

<operation id="642" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:532  %weightsbuf_18_0_load = load i10* %weightsbuf_18_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_18_0_load"/></StgValue>
</operation>

<operation id="643" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:533  %w_value_18_i_i = sext i10 %weightsbuf_18_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_18_i_i"/></StgValue>
</operation>

<operation id="644" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:534  %out_value_18_i_i = mul i19 %in_value_0_i_i, %w_value_18_i_i

]]></Node>
<StgValue><ssdm name="out_value_18_i_i"/></StgValue>
</operation>

<operation id="645" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:539  %w_value_18_2_i_i = sext i10 %weightsbuf_18_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_18_2_i_i"/></StgValue>
</operation>

<operation id="646" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:540  %out_value_18_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_18_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_18_2_i_i"/></StgValue>
</operation>

<operation id="647" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:541  %tmp18 = add i19 %out_value_18_1_i_i, %out_value_18_2_i_i

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="648" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:542  %out_value_tot_1_18_2 = add i19 %tmp18, %out_value_18_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_18_2"/></StgValue>
</operation>

<operation id="649" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:544  %partial_outputfm_18_2 = load i27* %partial_outputfm_18_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_18_2"/></StgValue>
</operation>

<operation id="650" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:550  %weightsbuf_19_0_load = load i10* %weightsbuf_19_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_19_0_load"/></StgValue>
</operation>

<operation id="651" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:551  %w_value_19_i_i = sext i10 %weightsbuf_19_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_19_i_i"/></StgValue>
</operation>

<operation id="652" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:552  %out_value_19_i_i = mul i19 %in_value_0_i_i, %w_value_19_i_i

]]></Node>
<StgValue><ssdm name="out_value_19_i_i"/></StgValue>
</operation>

<operation id="653" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:557  %w_value_19_2_i_i = sext i10 %weightsbuf_19_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_19_2_i_i"/></StgValue>
</operation>

<operation id="654" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:558  %out_value_19_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_19_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_19_2_i_i"/></StgValue>
</operation>

<operation id="655" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:559  %tmp19 = add i19 %out_value_19_1_i_i, %out_value_19_2_i_i

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="656" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:560  %out_value_tot_1_19_2 = add i19 %tmp19, %out_value_19_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_19_2"/></StgValue>
</operation>

<operation id="657" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:562  %partial_outputfm_19_2 = load i27* %partial_outputfm_19_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_19_2"/></StgValue>
</operation>

<operation id="658" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:568  %weightsbuf_20_0_load = load i10* %weightsbuf_20_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_20_0_load"/></StgValue>
</operation>

<operation id="659" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:569  %w_value_20_i_i = sext i10 %weightsbuf_20_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_20_i_i"/></StgValue>
</operation>

<operation id="660" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:570  %out_value_20_i_i = mul i19 %in_value_0_i_i, %w_value_20_i_i

]]></Node>
<StgValue><ssdm name="out_value_20_i_i"/></StgValue>
</operation>

<operation id="661" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:575  %w_value_20_2_i_i = sext i10 %weightsbuf_20_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_20_2_i_i"/></StgValue>
</operation>

<operation id="662" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:576  %out_value_20_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_20_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_20_2_i_i"/></StgValue>
</operation>

<operation id="663" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:577  %tmp20 = add i19 %out_value_20_1_i_i, %out_value_20_2_i_i

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="664" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:578  %out_value_tot_1_20_2 = add i19 %tmp20, %out_value_20_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_20_2"/></StgValue>
</operation>

<operation id="665" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:580  %partial_outputfm_20_2 = load i27* %partial_outputfm_20_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_20_2"/></StgValue>
</operation>

<operation id="666" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:586  %weightsbuf_21_0_load = load i10* %weightsbuf_21_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_21_0_load"/></StgValue>
</operation>

<operation id="667" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:587  %w_value_21_i_i = sext i10 %weightsbuf_21_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_21_i_i"/></StgValue>
</operation>

<operation id="668" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:588  %out_value_21_i_i = mul i19 %in_value_0_i_i, %w_value_21_i_i

]]></Node>
<StgValue><ssdm name="out_value_21_i_i"/></StgValue>
</operation>

<operation id="669" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:593  %w_value_21_2_i_i = sext i10 %weightsbuf_21_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_21_2_i_i"/></StgValue>
</operation>

<operation id="670" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:594  %out_value_21_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_21_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_21_2_i_i"/></StgValue>
</operation>

<operation id="671" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:595  %tmp21 = add i19 %out_value_21_1_i_i, %out_value_21_2_i_i

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="672" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:596  %out_value_tot_1_21_2 = add i19 %tmp21, %out_value_21_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_21_2"/></StgValue>
</operation>

<operation id="673" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:598  %partial_outputfm_21_2 = load i27* %partial_outputfm_21_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_21_2"/></StgValue>
</operation>

<operation id="674" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:604  %weightsbuf_22_0_load = load i10* %weightsbuf_22_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_22_0_load"/></StgValue>
</operation>

<operation id="675" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:605  %w_value_22_i_i = sext i10 %weightsbuf_22_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_22_i_i"/></StgValue>
</operation>

<operation id="676" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:606  %out_value_22_i_i = mul i19 %in_value_0_i_i, %w_value_22_i_i

]]></Node>
<StgValue><ssdm name="out_value_22_i_i"/></StgValue>
</operation>

<operation id="677" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:611  %w_value_22_2_i_i = sext i10 %weightsbuf_22_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_22_2_i_i"/></StgValue>
</operation>

<operation id="678" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:612  %out_value_22_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_22_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_22_2_i_i"/></StgValue>
</operation>

<operation id="679" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:613  %tmp22 = add i19 %out_value_22_1_i_i, %out_value_22_2_i_i

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="680" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:614  %out_value_tot_1_22_2 = add i19 %tmp22, %out_value_22_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_22_2"/></StgValue>
</operation>

<operation id="681" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:616  %partial_outputfm_22_2 = load i27* %partial_outputfm_22_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_22_2"/></StgValue>
</operation>

<operation id="682" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:622  %weightsbuf_23_0_load = load i10* %weightsbuf_23_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_23_0_load"/></StgValue>
</operation>

<operation id="683" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:623  %w_value_23_i_i = sext i10 %weightsbuf_23_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_23_i_i"/></StgValue>
</operation>

<operation id="684" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:624  %out_value_23_i_i = mul i19 %in_value_0_i_i, %w_value_23_i_i

]]></Node>
<StgValue><ssdm name="out_value_23_i_i"/></StgValue>
</operation>

<operation id="685" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:629  %w_value_23_2_i_i = sext i10 %weightsbuf_23_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_23_2_i_i"/></StgValue>
</operation>

<operation id="686" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:630  %out_value_23_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_23_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_23_2_i_i"/></StgValue>
</operation>

<operation id="687" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:631  %tmp23 = add i19 %out_value_23_1_i_i, %out_value_23_2_i_i

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="688" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:632  %out_value_tot_1_23_2 = add i19 %tmp23, %out_value_23_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_23_2"/></StgValue>
</operation>

<operation id="689" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:634  %partial_outputfm_23_2 = load i27* %partial_outputfm_23_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_23_2"/></StgValue>
</operation>

<operation id="690" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:640  %weightsbuf_24_0_load = load i10* %weightsbuf_24_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_24_0_load"/></StgValue>
</operation>

<operation id="691" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:641  %w_value_24_i_i = sext i10 %weightsbuf_24_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_24_i_i"/></StgValue>
</operation>

<operation id="692" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:642  %out_value_24_i_i = mul i19 %in_value_0_i_i, %w_value_24_i_i

]]></Node>
<StgValue><ssdm name="out_value_24_i_i"/></StgValue>
</operation>

<operation id="693" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:647  %w_value_24_2_i_i = sext i10 %weightsbuf_24_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_24_2_i_i"/></StgValue>
</operation>

<operation id="694" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:648  %out_value_24_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_24_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_24_2_i_i"/></StgValue>
</operation>

<operation id="695" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:649  %tmp24 = add i19 %out_value_24_1_i_i, %out_value_24_2_i_i

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="696" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:650  %out_value_tot_1_24_2 = add i19 %tmp24, %out_value_24_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_24_2"/></StgValue>
</operation>

<operation id="697" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:652  %partial_outputfm_24_2 = load i27* %partial_outputfm_24_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_24_2"/></StgValue>
</operation>

<operation id="698" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:658  %weightsbuf_25_0_load = load i10* %weightsbuf_25_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_25_0_load"/></StgValue>
</operation>

<operation id="699" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:659  %w_value_25_i_i = sext i10 %weightsbuf_25_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_25_i_i"/></StgValue>
</operation>

<operation id="700" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:660  %out_value_25_i_i = mul i19 %in_value_0_i_i, %w_value_25_i_i

]]></Node>
<StgValue><ssdm name="out_value_25_i_i"/></StgValue>
</operation>

<operation id="701" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:665  %w_value_25_2_i_i = sext i10 %weightsbuf_25_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_25_2_i_i"/></StgValue>
</operation>

<operation id="702" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:666  %out_value_25_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_25_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_25_2_i_i"/></StgValue>
</operation>

<operation id="703" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:667  %tmp25 = add i19 %out_value_25_1_i_i, %out_value_25_2_i_i

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="704" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:668  %out_value_tot_1_25_2 = add i19 %tmp25, %out_value_25_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_25_2"/></StgValue>
</operation>

<operation id="705" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:670  %partial_outputfm_25_2 = load i27* %partial_outputfm_25_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_25_2"/></StgValue>
</operation>

<operation id="706" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:676  %weightsbuf_26_0_load = load i10* %weightsbuf_26_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_26_0_load"/></StgValue>
</operation>

<operation id="707" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:677  %w_value_26_i_i = sext i10 %weightsbuf_26_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_26_i_i"/></StgValue>
</operation>

<operation id="708" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:678  %out_value_26_i_i = mul i19 %in_value_0_i_i, %w_value_26_i_i

]]></Node>
<StgValue><ssdm name="out_value_26_i_i"/></StgValue>
</operation>

<operation id="709" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:683  %w_value_26_2_i_i = sext i10 %weightsbuf_26_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_26_2_i_i"/></StgValue>
</operation>

<operation id="710" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:684  %out_value_26_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_26_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_26_2_i_i"/></StgValue>
</operation>

<operation id="711" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:685  %tmp26 = add i19 %out_value_26_1_i_i, %out_value_26_2_i_i

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="712" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:686  %out_value_tot_1_26_2 = add i19 %tmp26, %out_value_26_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_26_2"/></StgValue>
</operation>

<operation id="713" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:688  %partial_outputfm_26_2 = load i27* %partial_outputfm_26_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_26_2"/></StgValue>
</operation>

<operation id="714" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge2.i.i.reset120:694  %weightsbuf_27_0_load = load i10* %weightsbuf_27_0_addr, align 2

]]></Node>
<StgValue><ssdm name="weightsbuf_27_0_load"/></StgValue>
</operation>

<operation id="715" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:695  %w_value_27_i_i = sext i10 %weightsbuf_27_0_load to i19

]]></Node>
<StgValue><ssdm name="w_value_27_i_i"/></StgValue>
</operation>

<operation id="716" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:696  %out_value_27_i_i = mul i19 %in_value_0_i_i, %w_value_27_i_i

]]></Node>
<StgValue><ssdm name="out_value_27_i_i"/></StgValue>
</operation>

<operation id="717" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="19" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:701  %w_value_27_2_i_i = sext i10 %weightsbuf_27_2_load to i19

]]></Node>
<StgValue><ssdm name="w_value_27_2_i_i"/></StgValue>
</operation>

<operation id="718" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:702  %out_value_27_2_i_i = mul i19 %in_value_0_2_i_i, %w_value_27_2_i_i

]]></Node>
<StgValue><ssdm name="out_value_27_2_i_i"/></StgValue>
</operation>

<operation id="719" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:703  %tmp27 = add i19 %out_value_27_1_i_i, %out_value_27_2_i_i

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="720" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:704  %out_value_tot_1_27_2 = add i19 %tmp27, %out_value_27_i_i

]]></Node>
<StgValue><ssdm name="out_value_tot_1_27_2"/></StgValue>
</operation>

<operation id="721" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="27" op_0_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:706  %partial_outputfm_27_2 = load i27* %partial_outputfm_27_1, align 4

]]></Node>
<StgValue><ssdm name="partial_outputfm_27_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="722" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:1  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @ker_h_tr_loop_tc_loo)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 8991, i64 234)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:14  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @ker_w_tr_loop_tc_loo)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:111  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @tr_loop_tc_loop_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:130  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:131  %tmp_57_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_57_i_i"/></StgValue>
</operation>

<operation id="728" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:132  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:173  %outputfm_19_addr = getelementptr [999 x i27]* @outputfm_19, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_19_addr"/></StgValue>
</operation>

<operation id="730" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:174  %outputfm_18_addr = getelementptr [999 x i27]* @outputfm_18, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_18_addr"/></StgValue>
</operation>

<operation id="731" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:175  %outputfm_17_addr = getelementptr [999 x i27]* @outputfm_17, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_17_addr"/></StgValue>
</operation>

<operation id="732" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:176  %outputfm_6_addr = getelementptr [999 x i27]* @outputfm_6, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_6_addr"/></StgValue>
</operation>

<operation id="733" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:177  %outputfm_15_addr = getelementptr [999 x i27]* @outputfm_15, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_15_addr"/></StgValue>
</operation>

<operation id="734" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:178  %outputfm_16_addr = getelementptr [999 x i27]* @outputfm_16, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_16_addr"/></StgValue>
</operation>

<operation id="735" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:179  %outputfm_14_addr = getelementptr [999 x i27]* @outputfm_14, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_14_addr"/></StgValue>
</operation>

<operation id="736" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:180  %outputfm_7_addr = getelementptr [999 x i27]* @outputfm_7, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_7_addr"/></StgValue>
</operation>

<operation id="737" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:181  %outputfm_8_addr = getelementptr [999 x i27]* @outputfm_8, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_8_addr"/></StgValue>
</operation>

<operation id="738" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:182  %outputfm_20_addr = getelementptr [999 x i27]* @outputfm_20, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_20_addr"/></StgValue>
</operation>

<operation id="739" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:183  %outputfm_2_addr = getelementptr [999 x i27]* @outputfm_2, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_2_addr"/></StgValue>
</operation>

<operation id="740" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:184  %outputfm_21_addr = getelementptr [999 x i27]* @outputfm_21, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_21_addr"/></StgValue>
</operation>

<operation id="741" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:185  %outputfm_23_addr = getelementptr [999 x i27]* @outputfm_23, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_23_addr"/></StgValue>
</operation>

<operation id="742" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:186  %outputfm_24_addr = getelementptr [999 x i27]* @outputfm_24, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_24_addr"/></StgValue>
</operation>

<operation id="743" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:187  %outputfm_10_addr = getelementptr [999 x i27]* @outputfm_10, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_10_addr"/></StgValue>
</operation>

<operation id="744" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:188  %outputfm_22_addr = getelementptr [999 x i27]* @outputfm_22, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_22_addr"/></StgValue>
</operation>

<operation id="745" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:189  %outputfm_27_addr = getelementptr [999 x i27]* @outputfm_27, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_27_addr"/></StgValue>
</operation>

<operation id="746" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:190  %outputfm_26_addr = getelementptr [999 x i27]* @outputfm_26, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_26_addr"/></StgValue>
</operation>

<operation id="747" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:191  %outputfm_25_addr = getelementptr [999 x i27]* @outputfm_25, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_25_addr"/></StgValue>
</operation>

<operation id="748" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:192  %outputfm_1_addr = getelementptr [999 x i27]* @outputfm_1, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_1_addr"/></StgValue>
</operation>

<operation id="749" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:193  %outputfm_0_addr = getelementptr [999 x i27]* @outputfm_0, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_0_addr"/></StgValue>
</operation>

<operation id="750" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:194  %outputfm_12_addr = getelementptr [999 x i27]* @outputfm_12, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_12_addr"/></StgValue>
</operation>

<operation id="751" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:195  %outputfm_11_addr = getelementptr [999 x i27]* @outputfm_11, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_11_addr"/></StgValue>
</operation>

<operation id="752" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:196  %outputfm_13_addr = getelementptr [999 x i27]* @outputfm_13, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_13_addr"/></StgValue>
</operation>

<operation id="753" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:197  %outputfm_9_addr = getelementptr [999 x i27]* @outputfm_9, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_9_addr"/></StgValue>
</operation>

<operation id="754" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:198  %outputfm_4_addr = getelementptr [999 x i27]* @outputfm_4, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_4_addr"/></StgValue>
</operation>

<operation id="755" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:199  %outputfm_3_addr = getelementptr [999 x i27]* @outputfm_3, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_3_addr"/></StgValue>
</operation>

<operation id="756" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2.i.i.reset120:200  %outputfm_5_addr = getelementptr [999 x i27]* @outputfm_5, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="outputfm_5_addr"/></StgValue>
</operation>

<operation id="757" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:201  %tmp_58_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_58_i_i"/></StgValue>
</operation>

<operation id="758" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:219  %tmp_133_i_i = sext i19 %out_value_tot_1_0_2_s to i27

]]></Node>
<StgValue><ssdm name="tmp_133_i_i"/></StgValue>
</operation>

<operation id="759" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:221  %tmp_134_i_i = add i27 %partial_outputfm_0_1, %tmp_133_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_i_i"/></StgValue>
</operation>

<operation id="760" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:222  store i27 %tmp_134_i_i, i27* %partial_outputfm_0_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:223  store i27 %tmp_134_i_i, i27* %outputfm_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:224  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_58_i_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="763" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:225  %tmp_59_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_59_i_i"/></StgValue>
</operation>

<operation id="764" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:237  %tmp_133_1_i_i = sext i19 %out_value_tot_1_1_2_s to i27

]]></Node>
<StgValue><ssdm name="tmp_133_1_i_i"/></StgValue>
</operation>

<operation id="765" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:239  %tmp_134_1_i_i = add i27 %partial_outputfm_1_1, %tmp_133_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_1_i_i"/></StgValue>
</operation>

<operation id="766" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:240  store i27 %tmp_134_1_i_i, i27* %partial_outputfm_1_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:241  store i27 %tmp_134_1_i_i, i27* %outputfm_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:242  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_59_i_i)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="769" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:243  %tmp_60_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_60_i_i"/></StgValue>
</operation>

<operation id="770" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:255  %tmp_133_2_i_i = sext i19 %out_value_tot_1_2_2_s to i27

]]></Node>
<StgValue><ssdm name="tmp_133_2_i_i"/></StgValue>
</operation>

<operation id="771" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:257  %tmp_134_2_i_i = add i27 %partial_outputfm_2_1, %tmp_133_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_2_i_i"/></StgValue>
</operation>

<operation id="772" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:258  store i27 %tmp_134_2_i_i, i27* %partial_outputfm_2_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:259  store i27 %tmp_134_2_i_i, i27* %outputfm_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:260  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_60_i_i)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="775" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:261  %tmp_61_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_61_i_i"/></StgValue>
</operation>

<operation id="776" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:273  %tmp_133_3_i_i = sext i19 %out_value_tot_1_3_2_s to i27

]]></Node>
<StgValue><ssdm name="tmp_133_3_i_i"/></StgValue>
</operation>

<operation id="777" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:275  %tmp_134_3_i_i = add i27 %partial_outputfm_3_1, %tmp_133_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_3_i_i"/></StgValue>
</operation>

<operation id="778" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:276  store i27 %tmp_134_3_i_i, i27* %partial_outputfm_3_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="779" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:277  store i27 %tmp_134_3_i_i, i27* %outputfm_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:278  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_61_i_i)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="781" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:279  %tmp_62_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_62_i_i"/></StgValue>
</operation>

<operation id="782" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:291  %tmp_133_4_i_i = sext i19 %out_value_tot_1_4_2_s to i27

]]></Node>
<StgValue><ssdm name="tmp_133_4_i_i"/></StgValue>
</operation>

<operation id="783" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:293  %tmp_134_4_i_i = add i27 %partial_outputfm_4_1, %tmp_133_4_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_4_i_i"/></StgValue>
</operation>

<operation id="784" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:294  store i27 %tmp_134_4_i_i, i27* %partial_outputfm_4_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:295  store i27 %tmp_134_4_i_i, i27* %outputfm_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="786" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:296  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_62_i_i)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="787" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:297  %tmp_63_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_63_i_i"/></StgValue>
</operation>

<operation id="788" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:309  %tmp_133_5_i_i = sext i19 %out_value_tot_1_5_2_s to i27

]]></Node>
<StgValue><ssdm name="tmp_133_5_i_i"/></StgValue>
</operation>

<operation id="789" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:311  %tmp_134_5_i_i = add i27 %partial_outputfm_5_1, %tmp_133_5_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_5_i_i"/></StgValue>
</operation>

<operation id="790" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:312  store i27 %tmp_134_5_i_i, i27* %partial_outputfm_5_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:313  store i27 %tmp_134_5_i_i, i27* %outputfm_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:314  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_63_i_i)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="793" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:315  %tmp_64_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_64_i_i"/></StgValue>
</operation>

<operation id="794" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:327  %tmp_133_6_i_i = sext i19 %out_value_tot_1_6_2_s to i27

]]></Node>
<StgValue><ssdm name="tmp_133_6_i_i"/></StgValue>
</operation>

<operation id="795" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:329  %tmp_134_6_i_i = add i27 %partial_outputfm_6_1, %tmp_133_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_6_i_i"/></StgValue>
</operation>

<operation id="796" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:330  store i27 %tmp_134_6_i_i, i27* %partial_outputfm_6_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:331  store i27 %tmp_134_6_i_i, i27* %outputfm_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:332  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_64_i_i)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="799" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:333  %tmp_65_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_65_i_i"/></StgValue>
</operation>

<operation id="800" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:345  %tmp_133_7_i_i = sext i19 %out_value_tot_1_7_2_s to i27

]]></Node>
<StgValue><ssdm name="tmp_133_7_i_i"/></StgValue>
</operation>

<operation id="801" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:347  %tmp_134_7_i_i = add i27 %partial_outputfm_7_1, %tmp_133_7_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_7_i_i"/></StgValue>
</operation>

<operation id="802" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:348  store i27 %tmp_134_7_i_i, i27* %partial_outputfm_7_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:349  store i27 %tmp_134_7_i_i, i27* %outputfm_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:350  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_65_i_i)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="805" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:351  %tmp_66_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_66_i_i"/></StgValue>
</operation>

<operation id="806" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:363  %tmp_133_8_i_i = sext i19 %out_value_tot_1_8_2_s to i27

]]></Node>
<StgValue><ssdm name="tmp_133_8_i_i"/></StgValue>
</operation>

<operation id="807" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:365  %tmp_134_8_i_i = add i27 %partial_outputfm_8_1, %tmp_133_8_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_8_i_i"/></StgValue>
</operation>

<operation id="808" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:366  store i27 %tmp_134_8_i_i, i27* %partial_outputfm_8_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:367  store i27 %tmp_134_8_i_i, i27* %outputfm_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="810" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:368  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_66_i_i)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="811" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:369  %tmp_67_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_67_i_i"/></StgValue>
</operation>

<operation id="812" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:381  %tmp_133_9_i_i = sext i19 %out_value_tot_1_9_2_s to i27

]]></Node>
<StgValue><ssdm name="tmp_133_9_i_i"/></StgValue>
</operation>

<operation id="813" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:383  %tmp_134_9_i_i = add i27 %partial_outputfm_9_1, %tmp_133_9_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_9_i_i"/></StgValue>
</operation>

<operation id="814" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:384  store i27 %tmp_134_9_i_i, i27* %partial_outputfm_9_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="815" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:385  store i27 %tmp_134_9_i_i, i27* %outputfm_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:386  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_67_i_i)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="817" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:387  %tmp_68_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_68_i_i"/></StgValue>
</operation>

<operation id="818" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:399  %tmp_133_i_i_52 = sext i19 %out_value_tot_1_10_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_i_i_52"/></StgValue>
</operation>

<operation id="819" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:401  %tmp_134_i_i_53 = add i27 %partial_outputfm_10_2, %tmp_133_i_i_52

]]></Node>
<StgValue><ssdm name="tmp_134_i_i_53"/></StgValue>
</operation>

<operation id="820" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:402  store i27 %tmp_134_i_i_53, i27* %partial_outputfm_10_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:403  store i27 %tmp_134_i_i_53, i27* %outputfm_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="822" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:404  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_68_i_i)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="823" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:405  %tmp_69_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_69_i_i"/></StgValue>
</operation>

<operation id="824" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:417  %tmp_133_10_i_i = sext i19 %out_value_tot_1_11_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_10_i_i"/></StgValue>
</operation>

<operation id="825" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:419  %tmp_134_10_i_i = add i27 %partial_outputfm_11_2, %tmp_133_10_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_10_i_i"/></StgValue>
</operation>

<operation id="826" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:420  store i27 %tmp_134_10_i_i, i27* %partial_outputfm_11_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:421  store i27 %tmp_134_10_i_i, i27* %outputfm_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="828" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:422  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_69_i_i)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="829" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:423  %tmp_70_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_70_i_i"/></StgValue>
</operation>

<operation id="830" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:435  %tmp_133_11_i_i = sext i19 %out_value_tot_1_12_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_11_i_i"/></StgValue>
</operation>

<operation id="831" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:437  %tmp_134_11_i_i = add i27 %partial_outputfm_12_2, %tmp_133_11_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_11_i_i"/></StgValue>
</operation>

<operation id="832" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:438  store i27 %tmp_134_11_i_i, i27* %partial_outputfm_12_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:439  store i27 %tmp_134_11_i_i, i27* %outputfm_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:440  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_70_i_i)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="835" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:441  %tmp_71_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_71_i_i"/></StgValue>
</operation>

<operation id="836" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:453  %tmp_133_12_i_i = sext i19 %out_value_tot_1_13_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_12_i_i"/></StgValue>
</operation>

<operation id="837" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:455  %tmp_134_12_i_i = add i27 %partial_outputfm_13_2, %tmp_133_12_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_12_i_i"/></StgValue>
</operation>

<operation id="838" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:456  store i27 %tmp_134_12_i_i, i27* %partial_outputfm_13_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:457  store i27 %tmp_134_12_i_i, i27* %outputfm_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:458  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_71_i_i)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="841" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:459  %tmp_72_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_72_i_i"/></StgValue>
</operation>

<operation id="842" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:471  %tmp_133_13_i_i = sext i19 %out_value_tot_1_14_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_13_i_i"/></StgValue>
</operation>

<operation id="843" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:473  %tmp_134_13_i_i = add i27 %partial_outputfm_14_2, %tmp_133_13_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_13_i_i"/></StgValue>
</operation>

<operation id="844" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:474  store i27 %tmp_134_13_i_i, i27* %partial_outputfm_14_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:475  store i27 %tmp_134_13_i_i, i27* %outputfm_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:476  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_72_i_i)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="847" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:477  %tmp_73_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_73_i_i"/></StgValue>
</operation>

<operation id="848" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:489  %tmp_133_14_i_i = sext i19 %out_value_tot_1_15_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_14_i_i"/></StgValue>
</operation>

<operation id="849" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:491  %tmp_134_14_i_i = add i27 %partial_outputfm_15_2, %tmp_133_14_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_14_i_i"/></StgValue>
</operation>

<operation id="850" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:492  store i27 %tmp_134_14_i_i, i27* %partial_outputfm_15_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:493  store i27 %tmp_134_14_i_i, i27* %outputfm_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:494  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_73_i_i)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="853" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:495  %tmp_74_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_74_i_i"/></StgValue>
</operation>

<operation id="854" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:507  %tmp_133_15_i_i = sext i19 %out_value_tot_1_16_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_15_i_i"/></StgValue>
</operation>

<operation id="855" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:509  %tmp_134_15_i_i = add i27 %partial_outputfm_16_2, %tmp_133_15_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_15_i_i"/></StgValue>
</operation>

<operation id="856" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:510  store i27 %tmp_134_15_i_i, i27* %partial_outputfm_16_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="857" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:511  store i27 %tmp_134_15_i_i, i27* %outputfm_16_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:512  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_74_i_i)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="859" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:513  %tmp_75_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_75_i_i"/></StgValue>
</operation>

<operation id="860" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:525  %tmp_133_16_i_i = sext i19 %out_value_tot_1_17_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_16_i_i"/></StgValue>
</operation>

<operation id="861" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:527  %tmp_134_16_i_i = add i27 %partial_outputfm_17_2, %tmp_133_16_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_16_i_i"/></StgValue>
</operation>

<operation id="862" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:528  store i27 %tmp_134_16_i_i, i27* %partial_outputfm_17_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="863" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:529  store i27 %tmp_134_16_i_i, i27* %outputfm_17_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:530  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_75_i_i)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="865" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:531  %tmp_76_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_76_i_i"/></StgValue>
</operation>

<operation id="866" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:543  %tmp_133_17_i_i = sext i19 %out_value_tot_1_18_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_17_i_i"/></StgValue>
</operation>

<operation id="867" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:545  %tmp_134_17_i_i = add i27 %partial_outputfm_18_2, %tmp_133_17_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_17_i_i"/></StgValue>
</operation>

<operation id="868" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:546  store i27 %tmp_134_17_i_i, i27* %partial_outputfm_18_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:547  store i27 %tmp_134_17_i_i, i27* %outputfm_18_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="870" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:548  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_76_i_i)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="871" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:549  %tmp_77_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_77_i_i"/></StgValue>
</operation>

<operation id="872" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:561  %tmp_133_18_i_i = sext i19 %out_value_tot_1_19_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_18_i_i"/></StgValue>
</operation>

<operation id="873" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:563  %tmp_134_18_i_i = add i27 %partial_outputfm_19_2, %tmp_133_18_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_18_i_i"/></StgValue>
</operation>

<operation id="874" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:564  store i27 %tmp_134_18_i_i, i27* %partial_outputfm_19_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:565  store i27 %tmp_134_18_i_i, i27* %outputfm_19_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="876" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:566  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_77_i_i)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="877" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:567  %tmp_78_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_78_i_i"/></StgValue>
</operation>

<operation id="878" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:579  %tmp_133_19_i_i = sext i19 %out_value_tot_1_20_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_19_i_i"/></StgValue>
</operation>

<operation id="879" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:581  %tmp_134_19_i_i = add i27 %partial_outputfm_20_2, %tmp_133_19_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_19_i_i"/></StgValue>
</operation>

<operation id="880" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:582  store i27 %tmp_134_19_i_i, i27* %partial_outputfm_20_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="881" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:583  store i27 %tmp_134_19_i_i, i27* %outputfm_20_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="882" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:584  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_78_i_i)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="883" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:585  %tmp_79_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_79_i_i"/></StgValue>
</operation>

<operation id="884" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:597  %tmp_133_20_i_i = sext i19 %out_value_tot_1_21_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_20_i_i"/></StgValue>
</operation>

<operation id="885" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:599  %tmp_134_20_i_i = add i27 %partial_outputfm_21_2, %tmp_133_20_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_20_i_i"/></StgValue>
</operation>

<operation id="886" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:600  store i27 %tmp_134_20_i_i, i27* %partial_outputfm_21_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="887" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:601  store i27 %tmp_134_20_i_i, i27* %outputfm_21_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:602  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_79_i_i)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="889" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:603  %tmp_80_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_80_i_i"/></StgValue>
</operation>

<operation id="890" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:615  %tmp_133_21_i_i = sext i19 %out_value_tot_1_22_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_21_i_i"/></StgValue>
</operation>

<operation id="891" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:617  %tmp_134_21_i_i = add i27 %partial_outputfm_22_2, %tmp_133_21_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_21_i_i"/></StgValue>
</operation>

<operation id="892" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:618  store i27 %tmp_134_21_i_i, i27* %partial_outputfm_22_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:619  store i27 %tmp_134_21_i_i, i27* %outputfm_22_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="894" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:620  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_80_i_i)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="895" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:621  %tmp_81_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_81_i_i"/></StgValue>
</operation>

<operation id="896" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:633  %tmp_133_22_i_i = sext i19 %out_value_tot_1_23_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_22_i_i"/></StgValue>
</operation>

<operation id="897" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:635  %tmp_134_22_i_i = add i27 %partial_outputfm_23_2, %tmp_133_22_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_22_i_i"/></StgValue>
</operation>

<operation id="898" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:636  store i27 %tmp_134_22_i_i, i27* %partial_outputfm_23_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="899" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:637  store i27 %tmp_134_22_i_i, i27* %outputfm_23_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="900" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:638  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_81_i_i)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="901" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:639  %tmp_82_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_82_i_i"/></StgValue>
</operation>

<operation id="902" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:651  %tmp_133_23_i_i = sext i19 %out_value_tot_1_24_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_23_i_i"/></StgValue>
</operation>

<operation id="903" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:653  %tmp_134_23_i_i = add i27 %partial_outputfm_24_2, %tmp_133_23_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_23_i_i"/></StgValue>
</operation>

<operation id="904" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:654  store i27 %tmp_134_23_i_i, i27* %partial_outputfm_24_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:655  store i27 %tmp_134_23_i_i, i27* %outputfm_24_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:656  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_82_i_i)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="907" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:657  %tmp_83_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_83_i_i"/></StgValue>
</operation>

<operation id="908" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:669  %tmp_133_24_i_i = sext i19 %out_value_tot_1_25_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_24_i_i"/></StgValue>
</operation>

<operation id="909" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:671  %tmp_134_24_i_i = add i27 %partial_outputfm_25_2, %tmp_133_24_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_24_i_i"/></StgValue>
</operation>

<operation id="910" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:672  store i27 %tmp_134_24_i_i, i27* %partial_outputfm_25_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="911" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:673  store i27 %tmp_134_24_i_i, i27* %outputfm_25_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="912" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:674  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_83_i_i)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="913" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:675  %tmp_84_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_84_i_i"/></StgValue>
</operation>

<operation id="914" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:687  %tmp_133_25_i_i = sext i19 %out_value_tot_1_26_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_25_i_i"/></StgValue>
</operation>

<operation id="915" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:689  %tmp_134_25_i_i = add i27 %partial_outputfm_26_2, %tmp_133_25_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_25_i_i"/></StgValue>
</operation>

<operation id="916" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:690  store i27 %tmp_134_25_i_i, i27* %partial_outputfm_26_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:691  store i27 %tmp_134_25_i_i, i27* %outputfm_26_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="918" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:692  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_84_i_i)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="919" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:693  %tmp_85_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_85_i_i"/></StgValue>
</operation>

<operation id="920" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="27" op_0_bw="19">
<![CDATA[
._crit_edge2.i.i.reset120:705  %tmp_133_26_i_i = sext i19 %out_value_tot_1_27_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_133_26_i_i"/></StgValue>
</operation>

<operation id="921" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge2.i.i.reset120:707  %tmp_134_26_i_i = add i27 %partial_outputfm_27_2, %tmp_133_26_i_i

]]></Node>
<StgValue><ssdm name="tmp_134_26_i_i"/></StgValue>
</operation>

<operation id="922" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:708  store i27 %tmp_134_26_i_i, i27* %partial_outputfm_27_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="923" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
._crit_edge2.i.i.reset120:709  store i27 %tmp_134_26_i_i, i27* %outputfm_27_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="924" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:710  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_85_i_i)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="925" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2.i.i.reset120:711  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str13, i32 %tmp_57_i_i)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="926" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2.i.i.reset120:717  br label %._crit_edge2.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="927" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
