//
// File created by:  ncverilog
// Do not modify this file
//
-VFILE
/cad/CBDLIB/CBDK_IC_Contest_v2.1/Verilog/tsmc13.v
-DEFINE
GATE
