

================================================================
== Vivado HLS Report for 'p_convertColorSpace'
================================================================
* Date:           Tue Nov 19 20:39:23 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        jpeg2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.520|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  114|  114|  114|  114|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- conver_col1  |  112|  112|        29|         12|          1|     8|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 12, D = 29, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 31 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 2 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%xPos_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %xPos)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:337]   --->   Operation 32 'read' 'xPos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%yData_0_addr = getelementptr [8 x i8]* %yData_0, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 33 'getelementptr' 'yData_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%yData_1_addr = getelementptr [8 x i8]* %yData_1, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 34 'getelementptr' 'yData_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%yData_2_addr = getelementptr [8 x i8]* %yData_2, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 35 'getelementptr' 'yData_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%yData_3_addr = getelementptr [8 x i8]* %yData_3, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 36 'getelementptr' 'yData_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%yData_4_addr = getelementptr [8 x i8]* %yData_4, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 37 'getelementptr' 'yData_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%yData_5_addr = getelementptr [8 x i8]* %yData_5, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 38 'getelementptr' 'yData_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%yData_6_addr = getelementptr [8 x i8]* %yData_6, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 39 'getelementptr' 'yData_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%yData_7_addr = getelementptr [8 x i8]* %yData_7, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 40 'getelementptr' 'yData_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%cbData_0_addr = getelementptr [8 x i8]* %cbData_0, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 41 'getelementptr' 'cbData_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%cbData_1_addr = getelementptr [8 x i8]* %cbData_1, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 42 'getelementptr' 'cbData_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%cbData_2_addr = getelementptr [8 x i8]* %cbData_2, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 43 'getelementptr' 'cbData_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%cbData_3_addr = getelementptr [8 x i8]* %cbData_3, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 44 'getelementptr' 'cbData_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%cbData_4_addr = getelementptr [8 x i8]* %cbData_4, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 45 'getelementptr' 'cbData_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%cbData_5_addr = getelementptr [8 x i8]* %cbData_5, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 46 'getelementptr' 'cbData_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cbData_6_addr = getelementptr [8 x i8]* %cbData_6, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 47 'getelementptr' 'cbData_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%cbData_7_addr = getelementptr [8 x i8]* %cbData_7, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 48 'getelementptr' 'cbData_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%crData_0_addr = getelementptr [8 x i8]* %crData_0, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 49 'getelementptr' 'crData_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%crData_1_addr = getelementptr [8 x i8]* %crData_1, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 50 'getelementptr' 'crData_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%crData_2_addr = getelementptr [8 x i8]* %crData_2, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 51 'getelementptr' 'crData_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%crData_3_addr = getelementptr [8 x i8]* %crData_3, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 52 'getelementptr' 'crData_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%crData_4_addr = getelementptr [8 x i8]* %crData_4, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 53 'getelementptr' 'crData_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%crData_5_addr = getelementptr [8 x i8]* %crData_5, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 54 'getelementptr' 'crData_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%crData_6_addr = getelementptr [8 x i8]* %crData_6, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 55 'getelementptr' 'crData_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%crData_7_addr = getelementptr [8 x i8]* %crData_7, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 56 'getelementptr' 'crData_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%yData_0_addr_1 = getelementptr [8 x i8]* %yData_0, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 57 'getelementptr' 'yData_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%yData_1_addr_1 = getelementptr [8 x i8]* %yData_1, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 58 'getelementptr' 'yData_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%yData_2_addr_1 = getelementptr [8 x i8]* %yData_2, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 59 'getelementptr' 'yData_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%yData_3_addr_1 = getelementptr [8 x i8]* %yData_3, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 60 'getelementptr' 'yData_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%yData_4_addr_1 = getelementptr [8 x i8]* %yData_4, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 61 'getelementptr' 'yData_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%yData_5_addr_1 = getelementptr [8 x i8]* %yData_5, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 62 'getelementptr' 'yData_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%yData_6_addr_1 = getelementptr [8 x i8]* %yData_6, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 63 'getelementptr' 'yData_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%yData_7_addr_1 = getelementptr [8 x i8]* %yData_7, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 64 'getelementptr' 'yData_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%cbData_0_addr_1 = getelementptr [8 x i8]* %cbData_0, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 65 'getelementptr' 'cbData_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%cbData_1_addr_1 = getelementptr [8 x i8]* %cbData_1, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 66 'getelementptr' 'cbData_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%cbData_2_addr_1 = getelementptr [8 x i8]* %cbData_2, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 67 'getelementptr' 'cbData_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%cbData_3_addr_1 = getelementptr [8 x i8]* %cbData_3, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 68 'getelementptr' 'cbData_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%cbData_4_addr_1 = getelementptr [8 x i8]* %cbData_4, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 69 'getelementptr' 'cbData_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%cbData_5_addr_1 = getelementptr [8 x i8]* %cbData_5, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 70 'getelementptr' 'cbData_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%cbData_6_addr_1 = getelementptr [8 x i8]* %cbData_6, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 71 'getelementptr' 'cbData_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%cbData_7_addr_1 = getelementptr [8 x i8]* %cbData_7, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 72 'getelementptr' 'cbData_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%crData_0_addr_1 = getelementptr [8 x i8]* %crData_0, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 73 'getelementptr' 'crData_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%crData_1_addr_1 = getelementptr [8 x i8]* %crData_1, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 74 'getelementptr' 'crData_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%crData_2_addr_1 = getelementptr [8 x i8]* %crData_2, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 75 'getelementptr' 'crData_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%crData_3_addr_1 = getelementptr [8 x i8]* %crData_3, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 76 'getelementptr' 'crData_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%crData_4_addr_1 = getelementptr [8 x i8]* %crData_4, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 77 'getelementptr' 'crData_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%crData_5_addr_1 = getelementptr [8 x i8]* %crData_5, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 78 'getelementptr' 'crData_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%crData_6_addr_1 = getelementptr [8 x i8]* %crData_6, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 79 'getelementptr' 'crData_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%crData_7_addr_1 = getelementptr [8 x i8]* %crData_7, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 80 'getelementptr' 'crData_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%yData_0_addr_2 = getelementptr [8 x i8]* %yData_0, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 81 'getelementptr' 'yData_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%yData_1_addr_2 = getelementptr [8 x i8]* %yData_1, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 82 'getelementptr' 'yData_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%yData_2_addr_2 = getelementptr [8 x i8]* %yData_2, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 83 'getelementptr' 'yData_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%yData_3_addr_2 = getelementptr [8 x i8]* %yData_3, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 84 'getelementptr' 'yData_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%yData_4_addr_2 = getelementptr [8 x i8]* %yData_4, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 85 'getelementptr' 'yData_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%yData_5_addr_2 = getelementptr [8 x i8]* %yData_5, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 86 'getelementptr' 'yData_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%yData_6_addr_2 = getelementptr [8 x i8]* %yData_6, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 87 'getelementptr' 'yData_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%yData_7_addr_2 = getelementptr [8 x i8]* %yData_7, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 88 'getelementptr' 'yData_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%cbData_0_addr_2 = getelementptr [8 x i8]* %cbData_0, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 89 'getelementptr' 'cbData_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%cbData_1_addr_2 = getelementptr [8 x i8]* %cbData_1, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 90 'getelementptr' 'cbData_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%cbData_2_addr_2 = getelementptr [8 x i8]* %cbData_2, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 91 'getelementptr' 'cbData_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%cbData_3_addr_2 = getelementptr [8 x i8]* %cbData_3, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 92 'getelementptr' 'cbData_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%cbData_4_addr_2 = getelementptr [8 x i8]* %cbData_4, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 93 'getelementptr' 'cbData_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%cbData_5_addr_2 = getelementptr [8 x i8]* %cbData_5, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 94 'getelementptr' 'cbData_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%cbData_6_addr_2 = getelementptr [8 x i8]* %cbData_6, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 95 'getelementptr' 'cbData_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%cbData_7_addr_2 = getelementptr [8 x i8]* %cbData_7, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 96 'getelementptr' 'cbData_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%crData_0_addr_2 = getelementptr [8 x i8]* %crData_0, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 97 'getelementptr' 'crData_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%crData_1_addr_2 = getelementptr [8 x i8]* %crData_1, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 98 'getelementptr' 'crData_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%crData_2_addr_2 = getelementptr [8 x i8]* %crData_2, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 99 'getelementptr' 'crData_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%crData_3_addr_2 = getelementptr [8 x i8]* %crData_3, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 100 'getelementptr' 'crData_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%crData_4_addr_2 = getelementptr [8 x i8]* %crData_4, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 101 'getelementptr' 'crData_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%crData_5_addr_2 = getelementptr [8 x i8]* %crData_5, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 102 'getelementptr' 'crData_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%crData_6_addr_2 = getelementptr [8 x i8]* %crData_6, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 103 'getelementptr' 'crData_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%crData_7_addr_2 = getelementptr [8 x i8]* %crData_7, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 104 'getelementptr' 'crData_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%yData_0_addr_3 = getelementptr [8 x i8]* %yData_0, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 105 'getelementptr' 'yData_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%yData_1_addr_3 = getelementptr [8 x i8]* %yData_1, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 106 'getelementptr' 'yData_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%yData_2_addr_3 = getelementptr [8 x i8]* %yData_2, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 107 'getelementptr' 'yData_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%yData_3_addr_3 = getelementptr [8 x i8]* %yData_3, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 108 'getelementptr' 'yData_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%yData_4_addr_3 = getelementptr [8 x i8]* %yData_4, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 109 'getelementptr' 'yData_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%yData_5_addr_3 = getelementptr [8 x i8]* %yData_5, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 110 'getelementptr' 'yData_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%yData_6_addr_3 = getelementptr [8 x i8]* %yData_6, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 111 'getelementptr' 'yData_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%yData_7_addr_3 = getelementptr [8 x i8]* %yData_7, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 112 'getelementptr' 'yData_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%cbData_0_addr_3 = getelementptr [8 x i8]* %cbData_0, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 113 'getelementptr' 'cbData_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%cbData_1_addr_3 = getelementptr [8 x i8]* %cbData_1, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 114 'getelementptr' 'cbData_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%cbData_2_addr_3 = getelementptr [8 x i8]* %cbData_2, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 115 'getelementptr' 'cbData_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%cbData_3_addr_3 = getelementptr [8 x i8]* %cbData_3, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 116 'getelementptr' 'cbData_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%cbData_4_addr_3 = getelementptr [8 x i8]* %cbData_4, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 117 'getelementptr' 'cbData_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%cbData_5_addr_3 = getelementptr [8 x i8]* %cbData_5, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 118 'getelementptr' 'cbData_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%cbData_6_addr_3 = getelementptr [8 x i8]* %cbData_6, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 119 'getelementptr' 'cbData_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%cbData_7_addr_3 = getelementptr [8 x i8]* %cbData_7, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 120 'getelementptr' 'cbData_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%crData_0_addr_3 = getelementptr [8 x i8]* %crData_0, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 121 'getelementptr' 'crData_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%crData_1_addr_3 = getelementptr [8 x i8]* %crData_1, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 122 'getelementptr' 'crData_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%crData_2_addr_3 = getelementptr [8 x i8]* %crData_2, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 123 'getelementptr' 'crData_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%crData_3_addr_3 = getelementptr [8 x i8]* %crData_3, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 124 'getelementptr' 'crData_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%crData_4_addr_3 = getelementptr [8 x i8]* %crData_4, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 125 'getelementptr' 'crData_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%crData_5_addr_3 = getelementptr [8 x i8]* %crData_5, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 126 'getelementptr' 'crData_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%crData_6_addr_3 = getelementptr [8 x i8]* %crData_6, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 127 'getelementptr' 'crData_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%crData_7_addr_3 = getelementptr [8 x i8]* %crData_7, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 128 'getelementptr' 'crData_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%yData_0_addr_4 = getelementptr [8 x i8]* %yData_0, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 129 'getelementptr' 'yData_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%yData_1_addr_4 = getelementptr [8 x i8]* %yData_1, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 130 'getelementptr' 'yData_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%yData_2_addr_4 = getelementptr [8 x i8]* %yData_2, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 131 'getelementptr' 'yData_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%yData_3_addr_4 = getelementptr [8 x i8]* %yData_3, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 132 'getelementptr' 'yData_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%yData_4_addr_4 = getelementptr [8 x i8]* %yData_4, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 133 'getelementptr' 'yData_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%yData_5_addr_4 = getelementptr [8 x i8]* %yData_5, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 134 'getelementptr' 'yData_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%yData_6_addr_4 = getelementptr [8 x i8]* %yData_6, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 135 'getelementptr' 'yData_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%yData_7_addr_4 = getelementptr [8 x i8]* %yData_7, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 136 'getelementptr' 'yData_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%cbData_0_addr_4 = getelementptr [8 x i8]* %cbData_0, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 137 'getelementptr' 'cbData_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%cbData_1_addr_4 = getelementptr [8 x i8]* %cbData_1, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 138 'getelementptr' 'cbData_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%cbData_2_addr_4 = getelementptr [8 x i8]* %cbData_2, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 139 'getelementptr' 'cbData_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%cbData_3_addr_4 = getelementptr [8 x i8]* %cbData_3, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 140 'getelementptr' 'cbData_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%cbData_4_addr_4 = getelementptr [8 x i8]* %cbData_4, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 141 'getelementptr' 'cbData_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%cbData_5_addr_4 = getelementptr [8 x i8]* %cbData_5, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 142 'getelementptr' 'cbData_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%cbData_6_addr_4 = getelementptr [8 x i8]* %cbData_6, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 143 'getelementptr' 'cbData_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%cbData_7_addr_4 = getelementptr [8 x i8]* %cbData_7, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 144 'getelementptr' 'cbData_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%crData_0_addr_4 = getelementptr [8 x i8]* %crData_0, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 145 'getelementptr' 'crData_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%crData_1_addr_4 = getelementptr [8 x i8]* %crData_1, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 146 'getelementptr' 'crData_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%crData_2_addr_4 = getelementptr [8 x i8]* %crData_2, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 147 'getelementptr' 'crData_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%crData_3_addr_4 = getelementptr [8 x i8]* %crData_3, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 148 'getelementptr' 'crData_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%crData_4_addr_4 = getelementptr [8 x i8]* %crData_4, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 149 'getelementptr' 'crData_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%crData_5_addr_4 = getelementptr [8 x i8]* %crData_5, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 150 'getelementptr' 'crData_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%crData_6_addr_4 = getelementptr [8 x i8]* %crData_6, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 151 'getelementptr' 'crData_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%crData_7_addr_4 = getelementptr [8 x i8]* %crData_7, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 152 'getelementptr' 'crData_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%yData_0_addr_5 = getelementptr [8 x i8]* %yData_0, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 153 'getelementptr' 'yData_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%yData_1_addr_5 = getelementptr [8 x i8]* %yData_1, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 154 'getelementptr' 'yData_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%yData_2_addr_5 = getelementptr [8 x i8]* %yData_2, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 155 'getelementptr' 'yData_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%yData_3_addr_5 = getelementptr [8 x i8]* %yData_3, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 156 'getelementptr' 'yData_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%yData_4_addr_5 = getelementptr [8 x i8]* %yData_4, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 157 'getelementptr' 'yData_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%yData_5_addr_5 = getelementptr [8 x i8]* %yData_5, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 158 'getelementptr' 'yData_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%yData_6_addr_5 = getelementptr [8 x i8]* %yData_6, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 159 'getelementptr' 'yData_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%yData_7_addr_5 = getelementptr [8 x i8]* %yData_7, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 160 'getelementptr' 'yData_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%cbData_0_addr_5 = getelementptr [8 x i8]* %cbData_0, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 161 'getelementptr' 'cbData_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%cbData_1_addr_5 = getelementptr [8 x i8]* %cbData_1, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 162 'getelementptr' 'cbData_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%cbData_2_addr_5 = getelementptr [8 x i8]* %cbData_2, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 163 'getelementptr' 'cbData_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%cbData_3_addr_5 = getelementptr [8 x i8]* %cbData_3, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 164 'getelementptr' 'cbData_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%cbData_4_addr_5 = getelementptr [8 x i8]* %cbData_4, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 165 'getelementptr' 'cbData_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%cbData_5_addr_5 = getelementptr [8 x i8]* %cbData_5, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 166 'getelementptr' 'cbData_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%cbData_6_addr_5 = getelementptr [8 x i8]* %cbData_6, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 167 'getelementptr' 'cbData_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%cbData_7_addr_5 = getelementptr [8 x i8]* %cbData_7, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 168 'getelementptr' 'cbData_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%crData_0_addr_5 = getelementptr [8 x i8]* %crData_0, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 169 'getelementptr' 'crData_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%crData_1_addr_5 = getelementptr [8 x i8]* %crData_1, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 170 'getelementptr' 'crData_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%crData_2_addr_5 = getelementptr [8 x i8]* %crData_2, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 171 'getelementptr' 'crData_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%crData_3_addr_5 = getelementptr [8 x i8]* %crData_3, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 172 'getelementptr' 'crData_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%crData_4_addr_5 = getelementptr [8 x i8]* %crData_4, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 173 'getelementptr' 'crData_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%crData_5_addr_5 = getelementptr [8 x i8]* %crData_5, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 174 'getelementptr' 'crData_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%crData_6_addr_5 = getelementptr [8 x i8]* %crData_6, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 175 'getelementptr' 'crData_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%crData_7_addr_5 = getelementptr [8 x i8]* %crData_7, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 176 'getelementptr' 'crData_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%yData_0_addr_6 = getelementptr [8 x i8]* %yData_0, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 177 'getelementptr' 'yData_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%yData_1_addr_6 = getelementptr [8 x i8]* %yData_1, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 178 'getelementptr' 'yData_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%yData_2_addr_6 = getelementptr [8 x i8]* %yData_2, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 179 'getelementptr' 'yData_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%yData_3_addr_6 = getelementptr [8 x i8]* %yData_3, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 180 'getelementptr' 'yData_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%yData_4_addr_6 = getelementptr [8 x i8]* %yData_4, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 181 'getelementptr' 'yData_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%yData_5_addr_6 = getelementptr [8 x i8]* %yData_5, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 182 'getelementptr' 'yData_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%yData_6_addr_6 = getelementptr [8 x i8]* %yData_6, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 183 'getelementptr' 'yData_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%yData_7_addr_6 = getelementptr [8 x i8]* %yData_7, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 184 'getelementptr' 'yData_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%cbData_0_addr_6 = getelementptr [8 x i8]* %cbData_0, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 185 'getelementptr' 'cbData_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%cbData_1_addr_6 = getelementptr [8 x i8]* %cbData_1, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 186 'getelementptr' 'cbData_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%cbData_2_addr_6 = getelementptr [8 x i8]* %cbData_2, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 187 'getelementptr' 'cbData_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%cbData_3_addr_6 = getelementptr [8 x i8]* %cbData_3, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 188 'getelementptr' 'cbData_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%cbData_4_addr_6 = getelementptr [8 x i8]* %cbData_4, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 189 'getelementptr' 'cbData_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%cbData_5_addr_6 = getelementptr [8 x i8]* %cbData_5, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 190 'getelementptr' 'cbData_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%cbData_6_addr_6 = getelementptr [8 x i8]* %cbData_6, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 191 'getelementptr' 'cbData_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%cbData_7_addr_6 = getelementptr [8 x i8]* %cbData_7, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 192 'getelementptr' 'cbData_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%crData_0_addr_6 = getelementptr [8 x i8]* %crData_0, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 193 'getelementptr' 'crData_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%crData_1_addr_6 = getelementptr [8 x i8]* %crData_1, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 194 'getelementptr' 'crData_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%crData_2_addr_6 = getelementptr [8 x i8]* %crData_2, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 195 'getelementptr' 'crData_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%crData_3_addr_6 = getelementptr [8 x i8]* %crData_3, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 196 'getelementptr' 'crData_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%crData_4_addr_6 = getelementptr [8 x i8]* %crData_4, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 197 'getelementptr' 'crData_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%crData_5_addr_6 = getelementptr [8 x i8]* %crData_5, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 198 'getelementptr' 'crData_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%crData_6_addr_6 = getelementptr [8 x i8]* %crData_6, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 199 'getelementptr' 'crData_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%crData_7_addr_6 = getelementptr [8 x i8]* %crData_7, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 200 'getelementptr' 'crData_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%yData_0_addr_7 = getelementptr [8 x i8]* %yData_0, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 201 'getelementptr' 'yData_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%yData_1_addr_7 = getelementptr [8 x i8]* %yData_1, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 202 'getelementptr' 'yData_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%yData_2_addr_7 = getelementptr [8 x i8]* %yData_2, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 203 'getelementptr' 'yData_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%yData_3_addr_7 = getelementptr [8 x i8]* %yData_3, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 204 'getelementptr' 'yData_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%yData_4_addr_7 = getelementptr [8 x i8]* %yData_4, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 205 'getelementptr' 'yData_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%yData_5_addr_7 = getelementptr [8 x i8]* %yData_5, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 206 'getelementptr' 'yData_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%yData_6_addr_7 = getelementptr [8 x i8]* %yData_6, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 207 'getelementptr' 'yData_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%yData_7_addr_7 = getelementptr [8 x i8]* %yData_7, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 208 'getelementptr' 'yData_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%cbData_0_addr_7 = getelementptr [8 x i8]* %cbData_0, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 209 'getelementptr' 'cbData_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%cbData_1_addr_7 = getelementptr [8 x i8]* %cbData_1, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 210 'getelementptr' 'cbData_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%cbData_2_addr_7 = getelementptr [8 x i8]* %cbData_2, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 211 'getelementptr' 'cbData_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%cbData_3_addr_7 = getelementptr [8 x i8]* %cbData_3, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 212 'getelementptr' 'cbData_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%cbData_4_addr_7 = getelementptr [8 x i8]* %cbData_4, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 213 'getelementptr' 'cbData_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%cbData_5_addr_7 = getelementptr [8 x i8]* %cbData_5, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 214 'getelementptr' 'cbData_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%cbData_6_addr_7 = getelementptr [8 x i8]* %cbData_6, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 215 'getelementptr' 'cbData_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%cbData_7_addr_7 = getelementptr [8 x i8]* %cbData_7, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 216 'getelementptr' 'cbData_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%crData_0_addr_7 = getelementptr [8 x i8]* %crData_0, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 217 'getelementptr' 'crData_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%crData_1_addr_7 = getelementptr [8 x i8]* %crData_1, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 218 'getelementptr' 'crData_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%crData_2_addr_7 = getelementptr [8 x i8]* %crData_2, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 219 'getelementptr' 'crData_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%crData_3_addr_7 = getelementptr [8 x i8]* %crData_3, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 220 'getelementptr' 'crData_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%crData_4_addr_7 = getelementptr [8 x i8]* %crData_4, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 221 'getelementptr' 'crData_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%crData_5_addr_7 = getelementptr [8 x i8]* %crData_5, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 222 'getelementptr' 'crData_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%crData_6_addr_7 = getelementptr [8 x i8]* %crData_6, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 223 'getelementptr' 'crData_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%crData_7_addr_7 = getelementptr [8 x i8]* %crData_7, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 224 'getelementptr' 'crData_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln350_2 = zext i10 %xPos_read to i13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 225 'zext' 'zext_ln350_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln350_4 = zext i10 %xPos_read to i14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 226 'zext' 'zext_ln350_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (1.76ns)   --->   "br label %0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:345]   --->   Operation 227 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%y_0 = phi i4 [ 0, %ap_fixed_base.exit ], [ %y, %conver_col1_end ]"   --->   Operation 228 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (1.30ns)   --->   "%icmp_ln345 = icmp eq i4 %y_0, -8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:345]   --->   Operation 229 'icmp' 'icmp_ln345' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 230 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (1.73ns)   --->   "%y = add i4 %y_0, 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:345]   --->   Operation 231 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %icmp_ln345, label %1, label %conver_col1_begin" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:345]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln345 = trunc i4 %y_0 to i3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:345]   --->   Operation 233 'trunc' 'trunc_ln345' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln350_8 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %trunc_ln345, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 234 'bitconcatenate' 'shl_ln350_8' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i12 %shl_ln350_8 to i13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 235 'zext' 'zext_ln350' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln350_9 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln345, i7 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 236 'bitconcatenate' 'shl_ln350_9' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln350_1 = zext i10 %shl_ln350_9 to i13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 237 'zext' 'zext_ln350_1' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (1.54ns)   --->   "%add_ln350_1 = add i13 %zext_ln350_1, %zext_ln350" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 238 'add' 'add_ln350_1' <Predicate = (!icmp_ln345)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (1.67ns)   --->   "%add_ln350 = add i13 %zext_ln350_2, %add_ln350_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 239 'add' 'add_ln350' <Predicate = (!icmp_ln345)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.0225_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 240 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 6)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.0225_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 241 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 5)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.0225_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 242 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 4)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.0225_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 243 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 3)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.0225_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 244 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 2)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.0225_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 245 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 1)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.0225_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 246 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 0)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.0225_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 247 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.02>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln350_3 = zext i13 %add_ln350 to i16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 248 'zext' 'zext_ln350_3' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%shl_ln = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %add_ln350, i2 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 249 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln350_5 = zext i15 %shl_ln to i16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 250 'zext' 'zext_ln350_5' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (1.94ns)   --->   "%sub_ln350 = sub i16 %zext_ln350_5, %zext_ln350_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 251 'sub' 'sub_ln350' <Predicate = (!icmp_ln345)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (2.07ns)   --->   "%add_ln352 = add i16 1, %sub_ln350" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 252 'add' 'add_ln352' <Predicate = (!icmp_ln345)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_2)   --->   "%or_ln350 = or i13 %add_ln350_1, 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 253 'or' 'or_ln350' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_2)   --->   "%zext_ln350_6 = zext i13 %or_ln350 to i14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 254 'zext' 'zext_ln350_6' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln350_2 = add i14 %zext_ln350_4, %zext_ln350_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 255 'add' 'add_ln350_2' <Predicate = (!icmp_ln345)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.1212_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 256 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 6)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.1212_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 257 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 5)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.1212_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 258 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 4)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.1212_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 259 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 3)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.1212_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 260 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 2)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.1212_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 261 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 1)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.1212_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 262 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 0)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.1212_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 263 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.18>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln351 = sext i16 %sub_ln350 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 264 'sext' 'sext_ln351' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln351" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 265 'getelementptr' 'JpegEncoder_buffer_a' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_4 : Operation 266 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l = load i8* %JpegEncoder_buffer_a, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 266 'load' 'JpegEncoder_buffer_l' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln352 = sext i16 %add_ln352 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 267 'sext' 'sext_ln352' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_24 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln352" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 268 'getelementptr' 'JpegEncoder_buffer_a_24' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_4 : Operation 269 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_1 = load i8* %JpegEncoder_buffer_a_24, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 269 'load' 'JpegEncoder_buffer_l_1' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln350_7 = zext i14 %add_ln350_2 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 270 'zext' 'zext_ln350_7' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln350_1 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln350_2, i2 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 271 'bitconcatenate' 'shl_ln350_1' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln350_8 = zext i16 %shl_ln350_1 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 272 'zext' 'zext_ln350_8' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (2.07ns)   --->   "%sub_ln350_1 = sub i17 %zext_ln350_8, %zext_ln350_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 273 'sub' 'sub_ln350_1' <Predicate = (!icmp_ln345)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (2.10ns)   --->   "%add_ln352_1 = add i17 1, %sub_ln350_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 274 'add' 'add_ln352_1' <Predicate = (!icmp_ln345)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_3)   --->   "%or_ln350_1 = or i13 %add_ln350_1, 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 275 'or' 'or_ln350_1' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_3)   --->   "%zext_ln350_9 = zext i13 %or_ln350_1 to i14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 276 'zext' 'zext_ln350_9' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln350_3 = add i14 %zext_ln350_4, %zext_ln350_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 277 'add' 'add_ln350_3' <Predicate = (!icmp_ln345)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.2199_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 278 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 6)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.2199_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 279 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 5)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.2199_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 280 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 4)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.2199_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 281 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 3)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.2199_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 282 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 2)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.2199_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 283 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 1)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.2199_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 284 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 0)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.2199_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 285 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.30>
ST_5 : Operation 286 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l = load i8* %JpegEncoder_buffer_a, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 286 'load' 'JpegEncoder_buffer_l' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 287 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_1 = load i8* %JpegEncoder_buffer_a_24, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 287 'load' 'JpegEncoder_buffer_l_1' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i8 %JpegEncoder_buffer_l to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 288 'zext' 'zext_ln1118' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_5 : Operation 289 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118 = mul i17 153, %zext_ln1118" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 289 'mul' 'mul_ln1118' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln351_1 = sext i17 %sub_ln350_1 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 290 'sext' 'sext_ln351_1' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_26 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln351_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 291 'getelementptr' 'JpegEncoder_buffer_a_26' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_5 : Operation 292 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_3 = load i8* %JpegEncoder_buffer_a_26, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 292 'load' 'JpegEncoder_buffer_l_3' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln352_1 = sext i17 %add_ln352_1 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 293 'sext' 'sext_ln352_1' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_27 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln352_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 294 'getelementptr' 'JpegEncoder_buffer_a_27' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_5 : Operation 295 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_4 = load i8* %JpegEncoder_buffer_a_27, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 295 'load' 'JpegEncoder_buffer_l_4' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln350_10 = zext i14 %add_ln350_3 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 296 'zext' 'zext_ln350_10' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%shl_ln350_2 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln350_3, i2 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 297 'bitconcatenate' 'shl_ln350_2' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln350_11 = zext i16 %shl_ln350_2 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 298 'zext' 'zext_ln350_11' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (2.07ns)   --->   "%sub_ln350_2 = sub i17 %zext_ln350_11, %zext_ln350_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 299 'sub' 'sub_ln350_2' <Predicate = (!icmp_ln345)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (2.10ns)   --->   "%add_ln352_2 = add i17 1, %sub_ln350_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 300 'add' 'add_ln352_2' <Predicate = (!icmp_ln345)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_4)   --->   "%or_ln350_2 = or i13 %add_ln350_1, 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 301 'or' 'or_ln350_2' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_4)   --->   "%zext_ln350_12 = zext i13 %or_ln350_2 to i14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 302 'zext' 'zext_ln350_12' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln350_4 = add i14 %zext_ln350_4, %zext_ln350_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 303 'add' 'add_ln350_4' <Predicate = (!icmp_ln345)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.3186_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 304 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 6)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.3186_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 305 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 5)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.3186_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 306 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 4)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.3186_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 307 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 3)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.3186_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 308 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 2)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.3186_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 309 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 1)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.3186_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 310 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 0)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.3186_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 311 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 7)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.52>
ST_6 : Operation 312 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118 = mul i17 153, %zext_ln1118" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 312 'mul' 'mul_ln1118' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i8 %JpegEncoder_buffer_l_1 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 313 'zext' 'zext_ln1192' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (4.52ns)   --->   "%mul_ln1192 = mul i17 300, %zext_ln1192" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 314 'mul' 'mul_ln1192' <Predicate = (!icmp_ln345)> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_3 = load i8* %JpegEncoder_buffer_a_26, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 315 'load' 'JpegEncoder_buffer_l_3' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 316 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_4 = load i8* %JpegEncoder_buffer_a_27, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 316 'load' 'JpegEncoder_buffer_l_4' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln1192_2 = zext i8 %JpegEncoder_buffer_l_4 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 317 'zext' 'zext_ln1192_2' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_6 : Operation 318 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_64)   --->   "%mul_ln1192_8 = mul i17 300, %zext_ln1192_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 318 'mul' 'mul_ln1192_8' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln351_2 = sext i17 %sub_ln350_2 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 319 'sext' 'sext_ln351_2' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_29 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln351_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 320 'getelementptr' 'JpegEncoder_buffer_a_29' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_6 : Operation 321 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_6 = load i8* %JpegEncoder_buffer_a_29, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 321 'load' 'JpegEncoder_buffer_l_6' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln352_2 = sext i17 %add_ln352_2 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 322 'sext' 'sext_ln352_2' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_30 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln352_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 323 'getelementptr' 'JpegEncoder_buffer_a_30' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_6 : Operation 324 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_7 = load i8* %JpegEncoder_buffer_a_30, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 324 'load' 'JpegEncoder_buffer_l_7' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln350_13 = zext i14 %add_ln350_4 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 325 'zext' 'zext_ln350_13' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%shl_ln350_3 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln350_4, i2 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 326 'bitconcatenate' 'shl_ln350_3' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln350_14 = zext i16 %shl_ln350_3 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 327 'zext' 'zext_ln350_14' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (2.07ns)   --->   "%sub_ln350_3 = sub i17 %zext_ln350_14, %zext_ln350_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 328 'sub' 'sub_ln350_3' <Predicate = (!icmp_ln345)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 329 [1/1] (2.10ns)   --->   "%add_ln352_3 = add i17 1, %sub_ln350_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 329 'add' 'add_ln352_3' <Predicate = (!icmp_ln345)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_5)   --->   "%or_ln350_3 = or i13 %add_ln350_1, 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 330 'or' 'or_ln350_3' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_5)   --->   "%zext_ln350_15 = zext i13 %or_ln350_3 to i14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 331 'zext' 'zext_ln350_15' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln350_5 = add i14 %zext_ln350_4, %zext_ln350_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 332 'add' 'add_ln350_5' <Predicate = (!icmp_ln345)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.4173_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 333 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 6)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.4173_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 334 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 5)> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.4173_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 335 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 4)> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.4173_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 336 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 3)> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.4173_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 337 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 2)> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.4173_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 338 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 1)> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.4173_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 339 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 0)> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.4173_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 340 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 7)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.35>
ST_7 : Operation 341 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118 = mul i17 153, %zext_ln1118" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 341 'mul' 'mul_ln1118' <Predicate = (!icmp_ln345)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 342 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192 = add i17 %mul_ln1192, %mul_ln1118" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 342 'add' 'add_ln1192' <Predicate = (!icmp_ln345)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i8 %JpegEncoder_buffer_l_3 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 343 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (4.35ns)   --->   "%mul_ln1118_78 = mul i17 153, %zext_ln1118_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 344 'mul' 'mul_ln1118_78' <Predicate = (!icmp_ln345)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 345 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_64)   --->   "%mul_ln1192_8 = mul i17 300, %zext_ln1192_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 345 'mul' 'mul_ln1192_8' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 346 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_6 = load i8* %JpegEncoder_buffer_a_29, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 346 'load' 'JpegEncoder_buffer_l_6' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 347 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_7 = load i8* %JpegEncoder_buffer_a_30, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 347 'load' 'JpegEncoder_buffer_l_7' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln1192_4 = zext i8 %JpegEncoder_buffer_l_7 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 348 'zext' 'zext_ln1192_4' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_7 : Operation 349 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_66)   --->   "%mul_ln1192_9 = mul i17 300, %zext_ln1192_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 349 'mul' 'mul_ln1192_9' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln351_3 = sext i17 %sub_ln350_3 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 350 'sext' 'sext_ln351_3' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_32 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln351_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 351 'getelementptr' 'JpegEncoder_buffer_a_32' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_7 : Operation 352 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_9 = load i8* %JpegEncoder_buffer_a_32, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 352 'load' 'JpegEncoder_buffer_l_9' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln352_3 = sext i17 %add_ln352_3 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 353 'sext' 'sext_ln352_3' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_33 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln352_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 354 'getelementptr' 'JpegEncoder_buffer_a_33' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_7 : Operation 355 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_10 = load i8* %JpegEncoder_buffer_a_33, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 355 'load' 'JpegEncoder_buffer_l_10' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln350_16 = zext i14 %add_ln350_5 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 356 'zext' 'zext_ln350_16' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_7 : Operation 357 [1/1] (0.00ns)   --->   "%shl_ln350_4 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln350_5, i2 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 357 'bitconcatenate' 'shl_ln350_4' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln350_17 = zext i16 %shl_ln350_4 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 358 'zext' 'zext_ln350_17' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (2.07ns)   --->   "%sub_ln350_4 = sub i17 %zext_ln350_17, %zext_ln350_16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 359 'sub' 'sub_ln350_4' <Predicate = (!icmp_ln345)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 360 [1/1] (2.10ns)   --->   "%add_ln352_4 = add i17 1, %sub_ln350_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 360 'add' 'add_ln352_4' <Predicate = (!icmp_ln345)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_6)   --->   "%or_ln350_4 = or i13 %add_ln350_1, 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 361 'or' 'or_ln350_4' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_6)   --->   "%zext_ln350_18 = zext i13 %or_ln350_4 to i14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 362 'zext' 'zext_ln350_18' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln350_6 = add i14 %zext_ln350_4, %zext_ln350_18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 363 'add' 'add_ln350_6' <Predicate = (!icmp_ln345)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.5160_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 364 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 6)> <Delay = 0.00>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.5160_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 365 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 5)> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.5160_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 366 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 4)> <Delay = 0.00>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.5160_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 367 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 3)> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.5160_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 368 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 2)> <Delay = 0.00>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.5160_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 369 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 1)> <Delay = 0.00>
ST_7 : Operation 370 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.5160_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 370 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 0)> <Delay = 0.00>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.5160_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 371 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 7)> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.6147_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 372 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 6)> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.6147_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 373 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 5)> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.6147_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 374 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 4)> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.6147_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 375 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 3)> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.6147_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 376 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 2)> <Delay = 0.00>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.6147_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 377 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 1)> <Delay = 0.00>
ST_7 : Operation 378 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.6147_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 378 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 0)> <Delay = 0.00>
ST_7 : Operation 379 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.6147_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 379 'br' <Predicate = (!icmp_ln345 & trunc_ln345 == 7)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.35>
ST_8 : Operation 380 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_64)   --->   "%mul_ln1192_8 = mul i17 300, %zext_ln1192_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 380 'mul' 'mul_ln1192_8' <Predicate = (!icmp_ln345)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 381 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_64 = add i17 %mul_ln1118_78, %mul_ln1192_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 381 'add' 'add_ln1192_64' <Predicate = (!icmp_ln345)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i8 %JpegEncoder_buffer_l_6 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 382 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_8 : Operation 383 [1/1] (4.35ns)   --->   "%mul_ln1118_82 = mul i17 153, %zext_ln1118_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 383 'mul' 'mul_ln1118_82' <Predicate = (!icmp_ln345)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 384 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_66)   --->   "%mul_ln1192_9 = mul i17 300, %zext_ln1192_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 384 'mul' 'mul_ln1192_9' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 385 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_9 = load i8* %JpegEncoder_buffer_a_32, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 385 'load' 'JpegEncoder_buffer_l_9' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 386 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_10 = load i8* %JpegEncoder_buffer_a_33, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 386 'load' 'JpegEncoder_buffer_l_10' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln1192_6 = zext i8 %JpegEncoder_buffer_l_10 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 387 'zext' 'zext_ln1192_6' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_8 : Operation 388 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_68)   --->   "%mul_ln1192_10 = mul i17 300, %zext_ln1192_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 388 'mul' 'mul_ln1192_10' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln351_4 = sext i17 %sub_ln350_4 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 389 'sext' 'sext_ln351_4' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_8 : Operation 390 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_35 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln351_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 390 'getelementptr' 'JpegEncoder_buffer_a_35' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_8 : Operation 391 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_12 = load i8* %JpegEncoder_buffer_a_35, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 391 'load' 'JpegEncoder_buffer_l_12' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln352_4 = sext i17 %add_ln352_4 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 392 'sext' 'sext_ln352_4' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_36 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln352_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 393 'getelementptr' 'JpegEncoder_buffer_a_36' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_8 : Operation 394 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_13 = load i8* %JpegEncoder_buffer_a_36, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 394 'load' 'JpegEncoder_buffer_l_13' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln350_19 = zext i14 %add_ln350_6 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 395 'zext' 'zext_ln350_19' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_8 : Operation 396 [1/1] (0.00ns)   --->   "%shl_ln350_5 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln350_6, i2 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 396 'bitconcatenate' 'shl_ln350_5' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln350_20 = zext i16 %shl_ln350_5 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 397 'zext' 'zext_ln350_20' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_8 : Operation 398 [1/1] (2.07ns)   --->   "%sub_ln350_5 = sub i17 %zext_ln350_20, %zext_ln350_19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 398 'sub' 'sub_ln350_5' <Predicate = (!icmp_ln345)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 399 [1/1] (2.10ns)   --->   "%add_ln352_5 = add i17 1, %sub_ln350_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 399 'add' 'add_ln352_5' <Predicate = (!icmp_ln345)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_7)   --->   "%or_ln350_5 = or i13 %add_ln350_1, 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 400 'or' 'or_ln350_5' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_8 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_7)   --->   "%zext_ln350_21 = zext i13 %or_ln350_5 to i14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 401 'zext' 'zext_ln350_21' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_8 : Operation 402 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln350_7 = add i14 %zext_ln350_4, %zext_ln350_21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 402 'add' 'add_ln350_7' <Predicate = (!icmp_ln345)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_8)   --->   "%or_ln350_6 = or i13 %add_ln350_1, 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 403 'or' 'or_ln350_6' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_8 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_8)   --->   "%zext_ln350_24 = zext i13 %or_ln350_6 to i14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 404 'zext' 'zext_ln350_24' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_8 : Operation 405 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln350_8 = add i14 %zext_ln350_4, %zext_ln350_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 405 'add' 'add_ln350_8' <Predicate = (!icmp_ln345)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.35>
ST_9 : Operation 406 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_66)   --->   "%mul_ln1192_9 = mul i17 300, %zext_ln1192_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 406 'mul' 'mul_ln1192_9' <Predicate = (!icmp_ln345)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 407 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_66 = add i17 %mul_ln1118_82, %mul_ln1192_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 407 'add' 'add_ln1192_66' <Predicate = (!icmp_ln345)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i8 %JpegEncoder_buffer_l_9 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 408 'zext' 'zext_ln1118_6' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_9 : Operation 409 [1/1] (4.35ns)   --->   "%mul_ln1118_86 = mul i17 153, %zext_ln1118_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 409 'mul' 'mul_ln1118_86' <Predicate = (!icmp_ln345)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 410 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_68)   --->   "%mul_ln1192_10 = mul i17 300, %zext_ln1192_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 410 'mul' 'mul_ln1192_10' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 411 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_12 = load i8* %JpegEncoder_buffer_a_35, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 411 'load' 'JpegEncoder_buffer_l_12' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 412 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_13 = load i8* %JpegEncoder_buffer_a_36, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 412 'load' 'JpegEncoder_buffer_l_13' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1192_8 = zext i8 %JpegEncoder_buffer_l_13 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 413 'zext' 'zext_ln1192_8' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_9 : Operation 414 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_70)   --->   "%mul_ln1192_11 = mul i17 300, %zext_ln1192_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 414 'mul' 'mul_ln1192_11' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln351_5 = sext i17 %sub_ln350_5 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 415 'sext' 'sext_ln351_5' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_9 : Operation 416 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_38 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln351_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 416 'getelementptr' 'JpegEncoder_buffer_a_38' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_9 : Operation 417 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_15 = load i8* %JpegEncoder_buffer_a_38, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 417 'load' 'JpegEncoder_buffer_l_15' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln352_5 = sext i17 %add_ln352_5 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 418 'sext' 'sext_ln352_5' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_9 : Operation 419 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_39 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln352_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 419 'getelementptr' 'JpegEncoder_buffer_a_39' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_9 : Operation 420 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_16 = load i8* %JpegEncoder_buffer_a_39, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 420 'load' 'JpegEncoder_buffer_l_16' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln350_22 = zext i14 %add_ln350_7 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 421 'zext' 'zext_ln350_22' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_9 : Operation 422 [1/1] (0.00ns)   --->   "%shl_ln350_6 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln350_7, i2 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 422 'bitconcatenate' 'shl_ln350_6' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_9 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln350_23 = zext i16 %shl_ln350_6 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 423 'zext' 'zext_ln350_23' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_9 : Operation 424 [1/1] (2.07ns)   --->   "%sub_ln350_6 = sub i17 %zext_ln350_23, %zext_ln350_22" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 424 'sub' 'sub_ln350_6' <Predicate = (!icmp_ln345)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 425 [1/1] (2.10ns)   --->   "%add_ln352_6 = add i17 1, %sub_ln350_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 425 'add' 'add_ln352_6' <Predicate = (!icmp_ln345)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.35>
ST_10 : Operation 426 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_68)   --->   "%mul_ln1192_10 = mul i17 300, %zext_ln1192_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 426 'mul' 'mul_ln1192_10' <Predicate = (!icmp_ln345)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 427 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_68 = add i17 %mul_ln1118_86, %mul_ln1192_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 427 'add' 'add_ln1192_68' <Predicate = (!icmp_ln345)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i8 %JpegEncoder_buffer_l_12 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 428 'zext' 'zext_ln1118_8' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_10 : Operation 429 [1/1] (4.35ns)   --->   "%mul_ln1118_90 = mul i17 153, %zext_ln1118_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 429 'mul' 'mul_ln1118_90' <Predicate = (!icmp_ln345)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 430 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_70)   --->   "%mul_ln1192_11 = mul i17 300, %zext_ln1192_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 430 'mul' 'mul_ln1192_11' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 431 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_15 = load i8* %JpegEncoder_buffer_a_38, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 431 'load' 'JpegEncoder_buffer_l_15' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 432 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_16 = load i8* %JpegEncoder_buffer_a_39, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 432 'load' 'JpegEncoder_buffer_l_16' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln1192_10 = zext i8 %JpegEncoder_buffer_l_16 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 433 'zext' 'zext_ln1192_10' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_10 : Operation 434 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_72)   --->   "%mul_ln1192_12 = mul i17 300, %zext_ln1192_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 434 'mul' 'mul_ln1192_12' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln351_6 = sext i17 %sub_ln350_6 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 435 'sext' 'sext_ln351_6' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_10 : Operation 436 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_41 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln351_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 436 'getelementptr' 'JpegEncoder_buffer_a_41' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_10 : Operation 437 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_18 = load i8* %JpegEncoder_buffer_a_41, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 437 'load' 'JpegEncoder_buffer_l_18' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln352_6 = sext i17 %add_ln352_6 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 438 'sext' 'sext_ln352_6' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_10 : Operation 439 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_42 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln352_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 439 'getelementptr' 'JpegEncoder_buffer_a_42' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_10 : Operation 440 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_19 = load i8* %JpegEncoder_buffer_a_42, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 440 'load' 'JpegEncoder_buffer_l_19' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln350_25 = zext i14 %add_ln350_8 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 441 'zext' 'zext_ln350_25' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_10 : Operation 442 [1/1] (0.00ns)   --->   "%shl_ln350_7 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln350_8, i2 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 442 'bitconcatenate' 'shl_ln350_7' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_10 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln350_26 = zext i16 %shl_ln350_7 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 443 'zext' 'zext_ln350_26' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_10 : Operation 444 [1/1] (2.07ns)   --->   "%sub_ln350_7 = sub i17 %zext_ln350_26, %zext_ln350_25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:350]   --->   Operation 444 'sub' 'sub_ln350_7' <Predicate = (!icmp_ln345)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 445 [1/1] (2.10ns)   --->   "%add_ln352_7 = add i17 1, %sub_ln350_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 445 'add' 'add_ln352_7' <Predicate = (!icmp_ln345)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.35>
ST_11 : Operation 446 [1/1] (2.07ns)   --->   "%add_ln353 = add i16 2, %sub_ln350" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 446 'add' 'add_ln353' <Predicate = (!icmp_ln345)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 447 [1/1] (2.10ns)   --->   "%add_ln353_1 = add i17 2, %sub_ln350_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 447 'add' 'add_ln353_1' <Predicate = (!icmp_ln345)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 448 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_70)   --->   "%mul_ln1192_11 = mul i17 300, %zext_ln1192_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 448 'mul' 'mul_ln1192_11' <Predicate = (!icmp_ln345)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 449 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_70 = add i17 %mul_ln1118_90, %mul_ln1192_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 449 'add' 'add_ln1192_70' <Predicate = (!icmp_ln345)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i8 %JpegEncoder_buffer_l_15 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 450 'zext' 'zext_ln1118_10' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_11 : Operation 451 [1/1] (4.35ns)   --->   "%mul_ln1118_94 = mul i17 153, %zext_ln1118_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 451 'mul' 'mul_ln1118_94' <Predicate = (!icmp_ln345)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 452 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_72)   --->   "%mul_ln1192_12 = mul i17 300, %zext_ln1192_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 452 'mul' 'mul_ln1192_12' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 453 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_18 = load i8* %JpegEncoder_buffer_a_41, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 453 'load' 'JpegEncoder_buffer_l_18' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 454 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_19 = load i8* %JpegEncoder_buffer_a_42, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 454 'load' 'JpegEncoder_buffer_l_19' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln1192_12 = zext i8 %JpegEncoder_buffer_l_19 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 455 'zext' 'zext_ln1192_12' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_11 : Operation 456 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_74)   --->   "%mul_ln1192_13 = mul i17 300, %zext_ln1192_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 456 'mul' 'mul_ln1192_13' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln351_7 = sext i17 %sub_ln350_7 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 457 'sext' 'sext_ln351_7' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_11 : Operation 458 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_44 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln351_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 458 'getelementptr' 'JpegEncoder_buffer_a_44' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_11 : Operation 459 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_21 = load i8* %JpegEncoder_buffer_a_44, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 459 'load' 'JpegEncoder_buffer_l_21' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln352_7 = sext i17 %add_ln352_7 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 460 'sext' 'sext_ln352_7' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_11 : Operation 461 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_45 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln352_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 461 'getelementptr' 'JpegEncoder_buffer_a_45' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_11 : Operation 462 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_22 = load i8* %JpegEncoder_buffer_a_45, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 462 'load' 'JpegEncoder_buffer_l_22' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 4.35>
ST_12 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln353 = sext i16 %add_ln353 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 463 'sext' 'sext_ln353' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_12 : Operation 464 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_25 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln353" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 464 'getelementptr' 'JpegEncoder_buffer_a_25' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_12 : Operation 465 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_2 = load i8* %JpegEncoder_buffer_a_25, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 465 'load' 'JpegEncoder_buffer_l_2' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln353_1 = sext i17 %add_ln353_1 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 466 'sext' 'sext_ln353_1' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_12 : Operation 467 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_28 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln353_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 467 'getelementptr' 'JpegEncoder_buffer_a_28' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_12 : Operation 468 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_5 = load i8* %JpegEncoder_buffer_a_28, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 468 'load' 'JpegEncoder_buffer_l_5' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 469 [1/1] (2.10ns)   --->   "%add_ln353_2 = add i17 2, %sub_ln350_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 469 'add' 'add_ln353_2' <Predicate = (!icmp_ln345)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 470 [1/1] (2.10ns)   --->   "%add_ln353_3 = add i17 2, %sub_ln350_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 470 'add' 'add_ln353_3' <Predicate = (!icmp_ln345)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 471 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_72)   --->   "%mul_ln1192_12 = mul i17 300, %zext_ln1192_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 471 'mul' 'mul_ln1192_12' <Predicate = (!icmp_ln345)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 472 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_72 = add i17 %mul_ln1118_94, %mul_ln1192_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 472 'add' 'add_ln1192_72' <Predicate = (!icmp_ln345)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln1118_12 = zext i8 %JpegEncoder_buffer_l_18 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 473 'zext' 'zext_ln1118_12' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_12 : Operation 474 [1/1] (4.35ns)   --->   "%mul_ln1118_98 = mul i17 153, %zext_ln1118_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 474 'mul' 'mul_ln1118_98' <Predicate = (!icmp_ln345)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 475 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_74)   --->   "%mul_ln1192_13 = mul i17 300, %zext_ln1192_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 475 'mul' 'mul_ln1192_13' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 476 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_21 = load i8* %JpegEncoder_buffer_a_44, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:351]   --->   Operation 476 'load' 'JpegEncoder_buffer_l_21' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 477 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_22 = load i8* %JpegEncoder_buffer_a_45, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:352]   --->   Operation 477 'load' 'JpegEncoder_buffer_l_22' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1192_14 = zext i8 %JpegEncoder_buffer_l_22 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 478 'zext' 'zext_ln1192_14' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_12 : Operation 479 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_76)   --->   "%mul_ln1192_14 = mul i17 300, %zext_ln1192_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 479 'mul' 'mul_ln1192_14' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.35>
ST_13 : Operation 480 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_2 = load i8* %JpegEncoder_buffer_a_25, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 480 'load' 'JpegEncoder_buffer_l_2' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i8 %JpegEncoder_buffer_l_2 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 481 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_13 : Operation 482 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_63)   --->   "%mul_ln1118_75 = mul i15 58, %zext_ln1118_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 482 'mul' 'mul_ln1118_75' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 483 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_5 = load i8* %JpegEncoder_buffer_a_28, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 483 'load' 'JpegEncoder_buffer_l_5' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i8 %JpegEncoder_buffer_l_5 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 484 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_13 : Operation 485 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_65)   --->   "%mul_ln1118_79 = mul i15 58, %zext_ln1118_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 485 'mul' 'mul_ln1118_79' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln353_2 = sext i17 %add_ln353_2 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 486 'sext' 'sext_ln353_2' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_13 : Operation 487 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_31 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln353_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 487 'getelementptr' 'JpegEncoder_buffer_a_31' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_13 : Operation 488 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_8 = load i8* %JpegEncoder_buffer_a_31, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 488 'load' 'JpegEncoder_buffer_l_8' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln353_3 = sext i17 %add_ln353_3 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 489 'sext' 'sext_ln353_3' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_13 : Operation 490 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_34 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln353_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 490 'getelementptr' 'JpegEncoder_buffer_a_34' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_13 : Operation 491 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_11 = load i8* %JpegEncoder_buffer_a_34, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 491 'load' 'JpegEncoder_buffer_l_11' <Predicate = (!icmp_ln345)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 492 [1/1] (2.10ns)   --->   "%add_ln353_4 = add i17 2, %sub_ln350_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 492 'add' 'add_ln353_4' <Predicate = (!icmp_ln345)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 493 [1/1] (2.10ns)   --->   "%add_ln353_5 = add i17 2, %sub_ln350_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 493 'add' 'add_ln353_5' <Predicate = (!icmp_ln345)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 494 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_74)   --->   "%mul_ln1192_13 = mul i17 300, %zext_ln1192_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 494 'mul' 'mul_ln1192_13' <Predicate = (!icmp_ln345)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 495 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_74 = add i17 %mul_ln1118_98, %mul_ln1192_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 495 'add' 'add_ln1192_74' <Predicate = (!icmp_ln345)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln1118_14 = zext i8 %JpegEncoder_buffer_l_21 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 496 'zext' 'zext_ln1118_14' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_13 : Operation 497 [1/1] (4.35ns)   --->   "%mul_ln1118_102 = mul i17 153, %zext_ln1118_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 497 'mul' 'mul_ln1118_102' <Predicate = (!icmp_ln345)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 498 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_76)   --->   "%mul_ln1192_14 = mul i17 300, %zext_ln1192_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 498 'mul' 'mul_ln1192_14' <Predicate = (!icmp_ln345)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 4.30>
ST_14 : Operation 499 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_63)   --->   "%mul_ln1118_75 = mul i15 58, %zext_ln1118_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 499 'mul' 'mul_ln1118_75' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 500 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_65)   --->   "%mul_ln1118_79 = mul i15 58, %zext_ln1118_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 500 'mul' 'mul_ln1118_79' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 501 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_8 = load i8* %JpegEncoder_buffer_a_31, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 501 'load' 'JpegEncoder_buffer_l_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i8 %JpegEncoder_buffer_l_8 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 502 'zext' 'zext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 503 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_67)   --->   "%mul_ln1118_83 = mul i15 58, %zext_ln1118_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 503 'mul' 'mul_ln1118_83' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 504 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_11 = load i8* %JpegEncoder_buffer_a_34, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 504 'load' 'JpegEncoder_buffer_l_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i8 %JpegEncoder_buffer_l_11 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 505 'zext' 'zext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 506 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_69)   --->   "%mul_ln1118_87 = mul i15 58, %zext_ln1118_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 506 'mul' 'mul_ln1118_87' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln353_4 = sext i17 %add_ln353_4 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 507 'sext' 'sext_ln353_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 508 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_37 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln353_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 508 'getelementptr' 'JpegEncoder_buffer_a_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 509 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_14 = load i8* %JpegEncoder_buffer_a_37, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 509 'load' 'JpegEncoder_buffer_l_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln353_5 = sext i17 %add_ln353_5 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 510 'sext' 'sext_ln353_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 511 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_40 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln353_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 511 'getelementptr' 'JpegEncoder_buffer_a_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 512 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_17 = load i8* %JpegEncoder_buffer_a_40, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 512 'load' 'JpegEncoder_buffer_l_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 513 [1/1] (2.10ns)   --->   "%add_ln353_6 = add i17 2, %sub_ln350_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 513 'add' 'add_ln353_6' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 514 [1/1] (2.10ns)   --->   "%add_ln353_7 = add i17 2, %sub_ln350_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 514 'add' 'add_ln353_7' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 515 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_76)   --->   "%mul_ln1192_14 = mul i17 300, %zext_ln1192_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 515 'mul' 'mul_ln1192_14' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 516 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_76 = add i17 %mul_ln1118_102, %mul_ln1192_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 516 'add' 'add_ln1192_76' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 4.30>
ST_15 : Operation 517 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_63)   --->   "%mul_ln1118_75 = mul i15 58, %zext_ln1118_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 517 'mul' 'mul_ln1118_75' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 518 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_63)   --->   "%zext_ln1192_1 = zext i15 %mul_ln1118_75 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 518 'zext' 'zext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 519 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_63 = add i17 %zext_ln1192_1, %add_ln1192" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 519 'add' 'add_ln1192_63' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %add_ln1192_63, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 520 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 521 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi20ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi19ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0121_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 521 'br' <Predicate = (trunc_ln345 == 6)> <Delay = 0.00>
ST_15 : Operation 522 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi20ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi19ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0121_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 522 'br' <Predicate = (trunc_ln345 == 5)> <Delay = 0.00>
ST_15 : Operation 523 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi20ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi19ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0121_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 523 'br' <Predicate = (trunc_ln345 == 4)> <Delay = 0.00>
ST_15 : Operation 524 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi20ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi19ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0121_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 524 'br' <Predicate = (trunc_ln345 == 3)> <Delay = 0.00>
ST_15 : Operation 525 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi20ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi19ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0121_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 525 'br' <Predicate = (trunc_ln345 == 2)> <Delay = 0.00>
ST_15 : Operation 526 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi20ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi19ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0121_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 526 'br' <Predicate = (trunc_ln345 == 1)> <Delay = 0.00>
ST_15 : Operation 527 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi20ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi19ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0121_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 527 'br' <Predicate = (trunc_ln345 == 0)> <Delay = 0.00>
ST_15 : Operation 528 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi20ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi19ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0121_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 528 'br' <Predicate = (trunc_ln345 == 7)> <Delay = 0.00>
ST_15 : Operation 529 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_65)   --->   "%mul_ln1118_79 = mul i15 58, %zext_ln1118_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 529 'mul' 'mul_ln1118_79' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 530 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_65)   --->   "%zext_ln1192_3 = zext i15 %mul_ln1118_79 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 530 'zext' 'zext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 531 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_65 = add i17 %zext_ln1192_3, %add_ln1192_64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 531 'add' 'add_ln1192_65' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %add_ln1192_65, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 532 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 533 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.0108_ifconv"   --->   Operation 533 'br' <Predicate = (trunc_ln345 == 6)> <Delay = 0.00>
ST_15 : Operation 534 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.0108_ifconv"   --->   Operation 534 'br' <Predicate = (trunc_ln345 == 5)> <Delay = 0.00>
ST_15 : Operation 535 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.0108_ifconv"   --->   Operation 535 'br' <Predicate = (trunc_ln345 == 4)> <Delay = 0.00>
ST_15 : Operation 536 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.0108_ifconv"   --->   Operation 536 'br' <Predicate = (trunc_ln345 == 3)> <Delay = 0.00>
ST_15 : Operation 537 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.0108_ifconv"   --->   Operation 537 'br' <Predicate = (trunc_ln345 == 2)> <Delay = 0.00>
ST_15 : Operation 538 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.0108_ifconv"   --->   Operation 538 'br' <Predicate = (trunc_ln345 == 1)> <Delay = 0.00>
ST_15 : Operation 539 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.0108_ifconv"   --->   Operation 539 'br' <Predicate = (trunc_ln345 == 0)> <Delay = 0.00>
ST_15 : Operation 540 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.0108_ifconv"   --->   Operation 540 'br' <Predicate = (trunc_ln345 == 7)> <Delay = 0.00>
ST_15 : Operation 541 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_67)   --->   "%mul_ln1118_83 = mul i15 58, %zext_ln1118_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 541 'mul' 'mul_ln1118_83' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 542 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_69)   --->   "%mul_ln1118_87 = mul i15 58, %zext_ln1118_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 542 'mul' 'mul_ln1118_87' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 543 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_14 = load i8* %JpegEncoder_buffer_a_37, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 543 'load' 'JpegEncoder_buffer_l_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_15 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i8 %JpegEncoder_buffer_l_14 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 544 'zext' 'zext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 545 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_71)   --->   "%mul_ln1118_91 = mul i15 58, %zext_ln1118_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 545 'mul' 'mul_ln1118_91' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 546 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_17 = load i8* %JpegEncoder_buffer_a_40, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 546 'load' 'JpegEncoder_buffer_l_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_15 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln1118_11 = zext i8 %JpegEncoder_buffer_l_17 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 547 'zext' 'zext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 548 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_73)   --->   "%mul_ln1118_95 = mul i15 58, %zext_ln1118_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 548 'mul' 'mul_ln1118_95' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln353_6 = sext i17 %add_ln353_6 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 549 'sext' 'sext_ln353_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 550 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_43 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln353_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 550 'getelementptr' 'JpegEncoder_buffer_a_43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 551 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_20 = load i8* %JpegEncoder_buffer_a_43, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 551 'load' 'JpegEncoder_buffer_l_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_15 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln353_7 = sext i17 %add_ln353_7 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 552 'sext' 'sext_ln353_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 553 [1/1] (0.00ns)   --->   "%JpegEncoder_buffer_a_46 = getelementptr [15360 x i8]* %JpegEncoder_buffer, i64 0, i64 %sext_ln353_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 553 'getelementptr' 'JpegEncoder_buffer_a_46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 554 [2/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_23 = load i8* %JpegEncoder_buffer_a_46, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 554 'load' 'JpegEncoder_buffer_l_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 16 <SV = 15> <Delay = 4.30>
ST_16 : Operation 555 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str27) nounwind" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:346]   --->   Operation 555 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 556 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str27)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:346]   --->   Operation 556 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 557 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:347]   --->   Operation 557 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 558 [1/1] (0.99ns)   --->   "%xor_ln355 = xor i8 %tmp_s, -128" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 558 'xor' 'xor_ln355' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 559 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch63 [
    i3 0, label %branch56
    i3 1, label %branch57
    i3 2, label %branch58
    i3 3, label %branch59
    i3 -4, label %branch60
    i3 -3, label %branch61
    i3 -2, label %branch62
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 559 'switch' <Predicate = true> <Delay = 1.36>
ST_16 : Operation 560 [1/1] (2.32ns)   --->   "store i8 %xor_ln355, i8* %yData_6_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 560 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 561 [1/1] (2.32ns)   --->   "store i8 %xor_ln355, i8* %yData_5_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 561 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 562 [1/1] (2.32ns)   --->   "store i8 %xor_ln355, i8* %yData_4_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 562 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 563 [1/1] (2.32ns)   --->   "store i8 %xor_ln355, i8* %yData_3_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 563 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 564 [1/1] (2.32ns)   --->   "store i8 %xor_ln355, i8* %yData_2_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 564 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 565 [1/1] (2.32ns)   --->   "store i8 %xor_ln355, i8* %yData_1_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 565 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 566 [1/1] (2.32ns)   --->   "store i8 %xor_ln355, i8* %yData_0_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 566 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 567 [1/1] (2.32ns)   --->   "store i8 %xor_ln355, i8* %yData_7_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 567 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i8 %JpegEncoder_buffer_l_2 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 568 'zext' 'zext_ln356' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln356_1 = zext i8 %tmp_s to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 569 'zext' 'zext_ln356_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 570 [1/1] (1.91ns)   --->   "%sub_ln356 = sub i9 %zext_ln356, %zext_ln356_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 570 'sub' 'sub_ln356' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln357 = zext i8 %JpegEncoder_buffer_l to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 571 'zext' 'zext_ln357' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 572 [1/1] (1.91ns)   --->   "%sub_ln357 = sub i9 %zext_ln357, %zext_ln356_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 572 'sub' 'sub_ln357' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 573 [1/1] (0.99ns)   --->   "%xor_ln355_1 = xor i8 %tmp_24, -128" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 573 'xor' 'xor_ln355_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 574 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_1, i8* %yData_6_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 574 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 575 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_1, i8* %yData_5_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 575 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 576 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_1, i8* %yData_4_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 576 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 577 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_1, i8* %yData_3_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 577 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 578 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_1, i8* %yData_2_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 578 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 579 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_1, i8* %yData_1_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 579 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 580 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_1, i8* %yData_0_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 580 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 581 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_1, i8* %yData_7_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 581 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln356_2 = zext i8 %JpegEncoder_buffer_l_5 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 582 'zext' 'zext_ln356_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln356_3 = zext i8 %tmp_24 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 583 'zext' 'zext_ln356_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 584 [1/1] (1.91ns)   --->   "%sub_ln356_1 = sub i9 %zext_ln356_2, %zext_ln356_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 584 'sub' 'sub_ln356_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln357_1 = zext i8 %JpegEncoder_buffer_l_3 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 585 'zext' 'zext_ln357_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 586 [1/1] (1.91ns)   --->   "%sub_ln357_1 = sub i9 %zext_ln357_1, %zext_ln356_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 586 'sub' 'sub_ln357_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 587 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_67)   --->   "%mul_ln1118_83 = mul i15 58, %zext_ln1118_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 587 'mul' 'mul_ln1118_83' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 588 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_67)   --->   "%zext_ln1192_5 = zext i15 %mul_ln1118_83 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 588 'zext' 'zext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 589 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_67 = add i17 %zext_ln1192_5, %add_ln1192_66" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 589 'add' 'add_ln1192_67' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %add_ln1192_67, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 590 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 591 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.195_ifconv"   --->   Operation 591 'br' <Predicate = (trunc_ln345 == 6)> <Delay = 0.00>
ST_16 : Operation 592 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.195_ifconv"   --->   Operation 592 'br' <Predicate = (trunc_ln345 == 5)> <Delay = 0.00>
ST_16 : Operation 593 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.195_ifconv"   --->   Operation 593 'br' <Predicate = (trunc_ln345 == 4)> <Delay = 0.00>
ST_16 : Operation 594 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.195_ifconv"   --->   Operation 594 'br' <Predicate = (trunc_ln345 == 3)> <Delay = 0.00>
ST_16 : Operation 595 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.195_ifconv"   --->   Operation 595 'br' <Predicate = (trunc_ln345 == 2)> <Delay = 0.00>
ST_16 : Operation 596 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.195_ifconv"   --->   Operation 596 'br' <Predicate = (trunc_ln345 == 1)> <Delay = 0.00>
ST_16 : Operation 597 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.195_ifconv"   --->   Operation 597 'br' <Predicate = (trunc_ln345 == 0)> <Delay = 0.00>
ST_16 : Operation 598 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.195_ifconv"   --->   Operation 598 'br' <Predicate = (trunc_ln345 == 7)> <Delay = 0.00>
ST_16 : Operation 599 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_69)   --->   "%mul_ln1118_87 = mul i15 58, %zext_ln1118_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 599 'mul' 'mul_ln1118_87' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 600 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_69)   --->   "%zext_ln1192_7 = zext i15 %mul_ln1118_87 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 600 'zext' 'zext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 601 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_69 = add i17 %zext_ln1192_7, %add_ln1192_68" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 601 'add' 'add_ln1192_69' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %add_ln1192_69, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 602 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 603 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.282_ifconv"   --->   Operation 603 'br' <Predicate = (trunc_ln345 == 6)> <Delay = 0.00>
ST_16 : Operation 604 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.282_ifconv"   --->   Operation 604 'br' <Predicate = (trunc_ln345 == 5)> <Delay = 0.00>
ST_16 : Operation 605 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.282_ifconv"   --->   Operation 605 'br' <Predicate = (trunc_ln345 == 4)> <Delay = 0.00>
ST_16 : Operation 606 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.282_ifconv"   --->   Operation 606 'br' <Predicate = (trunc_ln345 == 3)> <Delay = 0.00>
ST_16 : Operation 607 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.282_ifconv"   --->   Operation 607 'br' <Predicate = (trunc_ln345 == 2)> <Delay = 0.00>
ST_16 : Operation 608 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.282_ifconv"   --->   Operation 608 'br' <Predicate = (trunc_ln345 == 1)> <Delay = 0.00>
ST_16 : Operation 609 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.282_ifconv"   --->   Operation 609 'br' <Predicate = (trunc_ln345 == 0)> <Delay = 0.00>
ST_16 : Operation 610 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.282_ifconv"   --->   Operation 610 'br' <Predicate = (trunc_ln345 == 7)> <Delay = 0.00>
ST_16 : Operation 611 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_71)   --->   "%mul_ln1118_91 = mul i15 58, %zext_ln1118_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 611 'mul' 'mul_ln1118_91' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 612 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_73)   --->   "%mul_ln1118_95 = mul i15 58, %zext_ln1118_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 612 'mul' 'mul_ln1118_95' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 613 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_20 = load i8* %JpegEncoder_buffer_a_43, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 613 'load' 'JpegEncoder_buffer_l_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln1118_13 = zext i8 %JpegEncoder_buffer_l_20 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 614 'zext' 'zext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 615 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_75)   --->   "%mul_ln1118_99 = mul i15 58, %zext_ln1118_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 615 'mul' 'mul_ln1118_99' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 616 [1/2] (3.25ns)   --->   "%JpegEncoder_buffer_l_23 = load i8* %JpegEncoder_buffer_a_46, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:353]   --->   Operation 616 'load' 'JpegEncoder_buffer_l_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln1118_15 = zext i8 %JpegEncoder_buffer_l_23 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 617 'zext' 'zext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 618 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_77)   --->   "%mul_ln1118_103 = mul i15 58, %zext_ln1118_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 618 'mul' 'mul_ln1118_103' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 4.52>
ST_17 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i9 %sub_ln356 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 619 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 620 [1/1] (4.52ns)   --->   "%mul_ln1118_76 = mul i19 287, %sext_ln1118" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 620 'mul' 'mul_ln1118_76' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i19 %mul_ln1118_76 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 621 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %mul_ln1118_76, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 622 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln1118_78 = sext i9 %sub_ln357 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 623 'sext' 'sext_ln1118_78' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 624 [1/1] (4.52ns)   --->   "%mul_ln1118_77 = mul i19 365, %sext_ln1118_78" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 624 'mul' 'mul_ln1118_77' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln851_78 = trunc i19 %mul_ln1118_77 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 625 'trunc' 'trunc_ln851_78' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln851_s = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %mul_ln1118_77, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 626 'partselect' 'trunc_ln851_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 627 [1/1] (0.99ns)   --->   "%xor_ln355_2 = xor i8 %tmp_25, -128" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 627 'xor' 'xor_ln355_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 628 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_2, i8* %yData_6_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 628 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 629 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_2, i8* %yData_5_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 629 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 630 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_2, i8* %yData_4_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 630 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 631 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_2, i8* %yData_3_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 631 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 632 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_2, i8* %yData_2_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 632 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 633 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_2, i8* %yData_1_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 633 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 634 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_2, i8* %yData_0_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 634 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 635 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_2, i8* %yData_7_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 635 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln356_4 = zext i8 %JpegEncoder_buffer_l_8 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 636 'zext' 'zext_ln356_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln356_5 = zext i8 %tmp_25 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 637 'zext' 'zext_ln356_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 638 [1/1] (1.91ns)   --->   "%sub_ln356_2 = sub i9 %zext_ln356_4, %zext_ln356_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 638 'sub' 'sub_ln356_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln357_2 = zext i8 %JpegEncoder_buffer_l_6 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 639 'zext' 'zext_ln357_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 640 [1/1] (1.91ns)   --->   "%sub_ln357_2 = sub i9 %zext_ln357_2, %zext_ln356_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 640 'sub' 'sub_ln357_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 641 [1/1] (0.99ns)   --->   "%xor_ln355_3 = xor i8 %tmp_26, -128" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 641 'xor' 'xor_ln355_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 642 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_3, i8* %yData_6_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 642 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 643 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_3, i8* %yData_5_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 643 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 644 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_3, i8* %yData_4_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 644 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 645 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_3, i8* %yData_3_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 645 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 646 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_3, i8* %yData_2_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 646 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 647 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_3, i8* %yData_1_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 647 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 648 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_3, i8* %yData_0_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 648 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 649 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_3, i8* %yData_7_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 649 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln356_6 = zext i8 %JpegEncoder_buffer_l_11 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 650 'zext' 'zext_ln356_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln356_7 = zext i8 %tmp_26 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 651 'zext' 'zext_ln356_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 652 [1/1] (1.91ns)   --->   "%sub_ln356_3 = sub i9 %zext_ln356_6, %zext_ln356_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 652 'sub' 'sub_ln356_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln357_3 = zext i8 %JpegEncoder_buffer_l_9 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 653 'zext' 'zext_ln357_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 654 [1/1] (1.91ns)   --->   "%sub_ln357_3 = sub i9 %zext_ln357_3, %zext_ln356_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 654 'sub' 'sub_ln357_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 655 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_71)   --->   "%mul_ln1118_91 = mul i15 58, %zext_ln1118_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 655 'mul' 'mul_ln1118_91' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 656 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_71)   --->   "%zext_ln1192_9 = zext i15 %mul_ln1118_91 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 656 'zext' 'zext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 657 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_71 = add i17 %zext_ln1192_9, %add_ln1192_70" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 657 'add' 'add_ln1192_71' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %add_ln1192_71, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 658 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 659 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.369_ifconv"   --->   Operation 659 'br' <Predicate = (trunc_ln345 == 6)> <Delay = 0.00>
ST_17 : Operation 660 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.369_ifconv"   --->   Operation 660 'br' <Predicate = (trunc_ln345 == 5)> <Delay = 0.00>
ST_17 : Operation 661 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.369_ifconv"   --->   Operation 661 'br' <Predicate = (trunc_ln345 == 4)> <Delay = 0.00>
ST_17 : Operation 662 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.369_ifconv"   --->   Operation 662 'br' <Predicate = (trunc_ln345 == 3)> <Delay = 0.00>
ST_17 : Operation 663 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.369_ifconv"   --->   Operation 663 'br' <Predicate = (trunc_ln345 == 2)> <Delay = 0.00>
ST_17 : Operation 664 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.369_ifconv"   --->   Operation 664 'br' <Predicate = (trunc_ln345 == 1)> <Delay = 0.00>
ST_17 : Operation 665 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.369_ifconv"   --->   Operation 665 'br' <Predicate = (trunc_ln345 == 0)> <Delay = 0.00>
ST_17 : Operation 666 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.369_ifconv"   --->   Operation 666 'br' <Predicate = (trunc_ln345 == 7)> <Delay = 0.00>
ST_17 : Operation 667 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_73)   --->   "%mul_ln1118_95 = mul i15 58, %zext_ln1118_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 667 'mul' 'mul_ln1118_95' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 668 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_73)   --->   "%zext_ln1192_11 = zext i15 %mul_ln1118_95 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 668 'zext' 'zext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 669 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_73 = add i17 %zext_ln1192_11, %add_ln1192_72" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 669 'add' 'add_ln1192_73' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %add_ln1192_73, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 670 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 671 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.456_ifconv"   --->   Operation 671 'br' <Predicate = (trunc_ln345 == 6)> <Delay = 0.00>
ST_17 : Operation 672 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.456_ifconv"   --->   Operation 672 'br' <Predicate = (trunc_ln345 == 5)> <Delay = 0.00>
ST_17 : Operation 673 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.456_ifconv"   --->   Operation 673 'br' <Predicate = (trunc_ln345 == 4)> <Delay = 0.00>
ST_17 : Operation 674 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.456_ifconv"   --->   Operation 674 'br' <Predicate = (trunc_ln345 == 3)> <Delay = 0.00>
ST_17 : Operation 675 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.456_ifconv"   --->   Operation 675 'br' <Predicate = (trunc_ln345 == 2)> <Delay = 0.00>
ST_17 : Operation 676 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.456_ifconv"   --->   Operation 676 'br' <Predicate = (trunc_ln345 == 1)> <Delay = 0.00>
ST_17 : Operation 677 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.456_ifconv"   --->   Operation 677 'br' <Predicate = (trunc_ln345 == 0)> <Delay = 0.00>
ST_17 : Operation 678 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.456_ifconv"   --->   Operation 678 'br' <Predicate = (trunc_ln345 == 7)> <Delay = 0.00>
ST_17 : Operation 679 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_75)   --->   "%mul_ln1118_99 = mul i15 58, %zext_ln1118_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 679 'mul' 'mul_ln1118_99' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 680 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_77)   --->   "%mul_ln1118_103 = mul i15 58, %zext_ln1118_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 680 'mul' 'mul_ln1118_103' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 4.52>
ST_18 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %mul_ln1118_76, i32 18)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 681 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 682 [1/1] (1.66ns)   --->   "%icmp_ln851 = icmp eq i9 %trunc_ln851, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 682 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 683 [1/1] (1.91ns)   --->   "%add_ln851 = add i8 1, %trunc_ln" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 683 'add' 'add_ln851' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i8 %trunc_ln, i8 %add_ln851" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 684 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 685 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %tmp_139, i8 %select_ln851, i8 %trunc_ln" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 685 'select' 'select_ln850' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 686 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch127 [
    i3 0, label %branch120
    i3 1, label %branch121
    i3 2, label %branch122
    i3 3, label %branch123
    i3 -4, label %branch124
    i3 -3, label %branch125
    i3 -2, label %branch126
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 686 'switch' <Predicate = true> <Delay = 1.36>
ST_18 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_80)   --->   "%tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %mul_ln1118_77, i32 18)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 687 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 688 [1/1] (1.66ns)   --->   "%icmp_ln851_80 = icmp eq i9 %trunc_ln851_78, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 688 'icmp' 'icmp_ln851_80' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 689 [1/1] (1.91ns)   --->   "%add_ln851_16 = add i8 1, %trunc_ln851_s" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 689 'add' 'add_ln851_16' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_80)   --->   "%select_ln851_80 = select i1 %icmp_ln851_80, i8 %trunc_ln851_s, i8 %add_ln851_16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 690 'select' 'select_ln851_80' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 691 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850_80 = select i1 %tmp_140, i8 %select_ln851_80, i8 %trunc_ln851_s" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 691 'select' 'select_ln850_80' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 692 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch191 [
    i3 0, label %branch184
    i3 1, label %branch185
    i3 2, label %branch186
    i3 3, label %branch187
    i3 -4, label %branch188
    i3 -3, label %branch189
    i3 -2, label %branch190
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 692 'switch' <Predicate = true> <Delay = 1.36>
ST_18 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln1118_79 = sext i9 %sub_ln356_1 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 693 'sext' 'sext_ln1118_79' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 694 [1/1] (4.52ns)   --->   "%mul_ln1118_80 = mul i19 287, %sext_ln1118_79" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 694 'mul' 'mul_ln1118_80' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln851_79 = trunc i19 %mul_ln1118_80 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 695 'trunc' 'trunc_ln851_79' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln851_15 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %mul_ln1118_80, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 696 'partselect' 'trunc_ln851_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 697 [1/1] (0.99ns)   --->   "%xor_ln355_4 = xor i8 %tmp_27, -128" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 697 'xor' 'xor_ln355_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 698 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_4, i8* %yData_6_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 698 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 699 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_4, i8* %yData_5_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 699 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 700 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_4, i8* %yData_4_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 700 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 701 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_4, i8* %yData_3_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 701 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 702 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_4, i8* %yData_2_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 702 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 703 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_4, i8* %yData_1_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 703 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 704 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_4, i8* %yData_0_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 704 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 705 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_4, i8* %yData_7_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 705 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln356_8 = zext i8 %JpegEncoder_buffer_l_14 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 706 'zext' 'zext_ln356_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln356_9 = zext i8 %tmp_27 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 707 'zext' 'zext_ln356_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 708 [1/1] (1.91ns)   --->   "%sub_ln356_4 = sub i9 %zext_ln356_8, %zext_ln356_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 708 'sub' 'sub_ln356_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln357_4 = zext i8 %JpegEncoder_buffer_l_12 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 709 'zext' 'zext_ln357_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 710 [1/1] (1.91ns)   --->   "%sub_ln357_4 = sub i9 %zext_ln357_4, %zext_ln356_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 710 'sub' 'sub_ln357_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 711 [1/1] (0.99ns)   --->   "%xor_ln355_5 = xor i8 %tmp_28, -128" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 711 'xor' 'xor_ln355_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 712 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_5, i8* %yData_6_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 712 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 713 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_5, i8* %yData_5_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 713 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 714 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_5, i8* %yData_4_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 714 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 715 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_5, i8* %yData_3_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 715 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 716 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_5, i8* %yData_2_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 716 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 717 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_5, i8* %yData_1_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 717 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 718 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_5, i8* %yData_0_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 718 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 719 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_5, i8* %yData_7_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 719 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln356_10 = zext i8 %JpegEncoder_buffer_l_17 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 720 'zext' 'zext_ln356_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln356_11 = zext i8 %tmp_28 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 721 'zext' 'zext_ln356_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 722 [1/1] (1.91ns)   --->   "%sub_ln356_5 = sub i9 %zext_ln356_10, %zext_ln356_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 722 'sub' 'sub_ln356_5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln357_5 = zext i8 %JpegEncoder_buffer_l_15 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 723 'zext' 'zext_ln357_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 724 [1/1] (1.91ns)   --->   "%sub_ln357_5 = sub i9 %zext_ln357_5, %zext_ln356_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 724 'sub' 'sub_ln357_5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 725 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_75)   --->   "%mul_ln1118_99 = mul i15 58, %zext_ln1118_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 725 'mul' 'mul_ln1118_99' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 726 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_75)   --->   "%zext_ln1192_13 = zext i15 %mul_ln1118_99 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 726 'zext' 'zext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 727 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_75 = add i17 %zext_ln1192_13, %add_ln1192_74" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 727 'add' 'add_ln1192_75' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %add_ln1192_75, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 728 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 729 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.543_ifconv"   --->   Operation 729 'br' <Predicate = (trunc_ln345 == 6)> <Delay = 0.00>
ST_18 : Operation 730 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.543_ifconv"   --->   Operation 730 'br' <Predicate = (trunc_ln345 == 5)> <Delay = 0.00>
ST_18 : Operation 731 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.543_ifconv"   --->   Operation 731 'br' <Predicate = (trunc_ln345 == 4)> <Delay = 0.00>
ST_18 : Operation 732 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.543_ifconv"   --->   Operation 732 'br' <Predicate = (trunc_ln345 == 3)> <Delay = 0.00>
ST_18 : Operation 733 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.543_ifconv"   --->   Operation 733 'br' <Predicate = (trunc_ln345 == 2)> <Delay = 0.00>
ST_18 : Operation 734 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.543_ifconv"   --->   Operation 734 'br' <Predicate = (trunc_ln345 == 1)> <Delay = 0.00>
ST_18 : Operation 735 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.543_ifconv"   --->   Operation 735 'br' <Predicate = (trunc_ln345 == 0)> <Delay = 0.00>
ST_18 : Operation 736 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.543_ifconv"   --->   Operation 736 'br' <Predicate = (trunc_ln345 == 7)> <Delay = 0.00>
ST_18 : Operation 737 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_77)   --->   "%mul_ln1118_103 = mul i15 58, %zext_ln1118_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 737 'mul' 'mul_ln1118_103' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 738 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_77)   --->   "%zext_ln1192_15 = zext i15 %mul_ln1118_103 to i17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 738 'zext' 'zext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 739 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_77 = add i17 %zext_ln1192_15, %add_ln1192_76" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 739 'add' 'add_ln1192_77' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %add_ln1192_77, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:354]   --->   Operation 740 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 741 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.630_ifconv"   --->   Operation 741 'br' <Predicate = (trunc_ln345 == 6)> <Delay = 0.00>
ST_18 : Operation 742 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.630_ifconv"   --->   Operation 742 'br' <Predicate = (trunc_ln345 == 5)> <Delay = 0.00>
ST_18 : Operation 743 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.630_ifconv"   --->   Operation 743 'br' <Predicate = (trunc_ln345 == 4)> <Delay = 0.00>
ST_18 : Operation 744 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.630_ifconv"   --->   Operation 744 'br' <Predicate = (trunc_ln345 == 3)> <Delay = 0.00>
ST_18 : Operation 745 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.630_ifconv"   --->   Operation 745 'br' <Predicate = (trunc_ln345 == 2)> <Delay = 0.00>
ST_18 : Operation 746 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.630_ifconv"   --->   Operation 746 'br' <Predicate = (trunc_ln345 == 1)> <Delay = 0.00>
ST_18 : Operation 747 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.630_ifconv"   --->   Operation 747 'br' <Predicate = (trunc_ln345 == 0)> <Delay = 0.00>
ST_18 : Operation 748 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit.630_ifconv"   --->   Operation 748 'br' <Predicate = (trunc_ln345 == 7)> <Delay = 0.00>
ST_18 : Operation 749 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.7134_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 749 'br' <Predicate = (trunc_ln345 == 6)> <Delay = 0.00>
ST_18 : Operation 750 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.7134_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 750 'br' <Predicate = (trunc_ln345 == 5)> <Delay = 0.00>
ST_18 : Operation 751 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.7134_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 751 'br' <Predicate = (trunc_ln345 == 4)> <Delay = 0.00>
ST_18 : Operation 752 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.7134_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 752 'br' <Predicate = (trunc_ln345 == 3)> <Delay = 0.00>
ST_18 : Operation 753 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.7134_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 753 'br' <Predicate = (trunc_ln345 == 2)> <Delay = 0.00>
ST_18 : Operation 754 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.7134_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 754 'br' <Predicate = (trunc_ln345 == 1)> <Delay = 0.00>
ST_18 : Operation 755 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.7134_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 755 'br' <Predicate = (trunc_ln345 == 0)> <Delay = 0.00>
ST_18 : Operation 756 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi43ELi34ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvcEv.exit7.7134_ifconv" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 756 'br' <Predicate = (trunc_ln345 == 7)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 4.52>
ST_19 : Operation 757 [1/1] (2.32ns)   --->   "store i8 %select_ln850, i8* %cbData_6_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 757 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 758 [1/1] (2.32ns)   --->   "store i8 %select_ln850, i8* %cbData_5_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 758 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 759 [1/1] (2.32ns)   --->   "store i8 %select_ln850, i8* %cbData_4_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 759 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 760 [1/1] (2.32ns)   --->   "store i8 %select_ln850, i8* %cbData_3_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 760 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 761 [1/1] (2.32ns)   --->   "store i8 %select_ln850, i8* %cbData_2_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 761 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 762 [1/1] (2.32ns)   --->   "store i8 %select_ln850, i8* %cbData_1_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 762 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 763 [1/1] (2.32ns)   --->   "store i8 %select_ln850, i8* %cbData_0_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 763 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 764 [1/1] (2.32ns)   --->   "store i8 %select_ln850, i8* %cbData_7_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 764 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 765 [1/1] (2.32ns)   --->   "store i8 %select_ln850_80, i8* %crData_6_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 765 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 766 [1/1] (2.32ns)   --->   "store i8 %select_ln850_80, i8* %crData_5_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 766 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 767 [1/1] (2.32ns)   --->   "store i8 %select_ln850_80, i8* %crData_4_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 767 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 768 [1/1] (2.32ns)   --->   "store i8 %select_ln850_80, i8* %crData_3_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 768 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 769 [1/1] (2.32ns)   --->   "store i8 %select_ln850_80, i8* %crData_2_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 769 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 770 [1/1] (2.32ns)   --->   "store i8 %select_ln850_80, i8* %crData_1_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 770 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 771 [1/1] (2.32ns)   --->   "store i8 %select_ln850_80, i8* %crData_0_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 771 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 772 [1/1] (2.32ns)   --->   "store i8 %select_ln850_80, i8* %crData_7_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 772 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_81)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %mul_ln1118_80, i32 18)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 773 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 774 [1/1] (1.66ns)   --->   "%icmp_ln851_81 = icmp eq i9 %trunc_ln851_79, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 774 'icmp' 'icmp_ln851_81' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 775 [1/1] (1.91ns)   --->   "%add_ln851_17 = add i8 1, %trunc_ln851_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 775 'add' 'add_ln851_17' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_81)   --->   "%select_ln851_81 = select i1 %icmp_ln851_81, i8 %trunc_ln851_15, i8 %add_ln851_17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 776 'select' 'select_ln851_81' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 777 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850_81 = select i1 %tmp_141, i8 %select_ln851_81, i8 %trunc_ln851_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 777 'select' 'select_ln850_81' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 778 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch119 [
    i3 0, label %branch112
    i3 1, label %branch113
    i3 2, label %branch114
    i3 3, label %branch115
    i3 -4, label %branch116
    i3 -3, label %branch117
    i3 -2, label %branch118
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 778 'switch' <Predicate = true> <Delay = 1.36>
ST_19 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln1118_80 = sext i9 %sub_ln357_1 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 779 'sext' 'sext_ln1118_80' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 780 [1/1] (4.52ns)   --->   "%mul_ln1118_81 = mul i19 365, %sext_ln1118_80" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 780 'mul' 'mul_ln1118_81' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln851_80 = trunc i19 %mul_ln1118_81 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 781 'trunc' 'trunc_ln851_80' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 782 [1/1] (0.00ns)   --->   "%trunc_ln851_16 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %mul_ln1118_81, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 782 'partselect' 'trunc_ln851_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 783 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch183 [
    i3 0, label %branch176
    i3 1, label %branch177
    i3 2, label %branch178
    i3 3, label %branch179
    i3 -4, label %branch180
    i3 -3, label %branch181
    i3 -2, label %branch182
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 783 'switch' <Predicate = true> <Delay = 1.36>
ST_19 : Operation 784 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch111 [
    i3 0, label %branch104
    i3 1, label %branch105
    i3 2, label %branch106
    i3 3, label %branch107
    i3 -4, label %branch108
    i3 -3, label %branch109
    i3 -2, label %branch110
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 784 'switch' <Predicate = true> <Delay = 1.36>
ST_19 : Operation 785 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch175 [
    i3 0, label %branch168
    i3 1, label %branch169
    i3 2, label %branch170
    i3 3, label %branch171
    i3 -4, label %branch172
    i3 -3, label %branch173
    i3 -2, label %branch174
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 785 'switch' <Predicate = true> <Delay = 1.36>
ST_19 : Operation 786 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch103 [
    i3 0, label %branch96
    i3 1, label %branch97
    i3 2, label %branch98
    i3 3, label %branch99
    i3 -4, label %branch100
    i3 -3, label %branch101
    i3 -2, label %branch102
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 786 'switch' <Predicate = true> <Delay = 1.36>
ST_19 : Operation 787 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch167 [
    i3 0, label %branch160
    i3 1, label %branch161
    i3 2, label %branch162
    i3 3, label %branch163
    i3 -4, label %branch164
    i3 -3, label %branch165
    i3 -2, label %branch166
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 787 'switch' <Predicate = true> <Delay = 1.36>
ST_19 : Operation 788 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch95 [
    i3 0, label %branch88
    i3 1, label %branch89
    i3 2, label %branch90
    i3 3, label %branch91
    i3 -4, label %branch92
    i3 -3, label %branch93
    i3 -2, label %branch94
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 788 'switch' <Predicate = true> <Delay = 1.36>
ST_19 : Operation 789 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch159 [
    i3 0, label %branch152
    i3 1, label %branch153
    i3 2, label %branch154
    i3 3, label %branch155
    i3 -4, label %branch156
    i3 -3, label %branch157
    i3 -2, label %branch158
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 789 'switch' <Predicate = true> <Delay = 1.36>
ST_19 : Operation 790 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch87 [
    i3 0, label %branch80
    i3 1, label %branch81
    i3 2, label %branch82
    i3 3, label %branch83
    i3 -4, label %branch84
    i3 -3, label %branch85
    i3 -2, label %branch86
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 790 'switch' <Predicate = true> <Delay = 1.36>
ST_19 : Operation 791 [1/1] (0.99ns)   --->   "%xor_ln355_6 = xor i8 %tmp_29, -128" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 791 'xor' 'xor_ln355_6' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 792 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch151 [
    i3 0, label %branch144
    i3 1, label %branch145
    i3 2, label %branch146
    i3 3, label %branch147
    i3 -4, label %branch148
    i3 -3, label %branch149
    i3 -2, label %branch150
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 792 'switch' <Predicate = true> <Delay = 1.36>
ST_19 : Operation 793 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_6, i8* %yData_6_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 793 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 794 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_6, i8* %yData_5_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 794 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 795 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_6, i8* %yData_4_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 795 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 796 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_6, i8* %yData_3_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 796 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 797 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_6, i8* %yData_2_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 797 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 798 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_6, i8* %yData_1_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 798 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 799 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_6, i8* %yData_0_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 799 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 800 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_6, i8* %yData_7_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 800 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln356_12 = zext i8 %JpegEncoder_buffer_l_20 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 801 'zext' 'zext_ln356_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln356_13 = zext i8 %tmp_29 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 802 'zext' 'zext_ln356_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 803 [1/1] (1.91ns)   --->   "%sub_ln356_6 = sub i9 %zext_ln356_12, %zext_ln356_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 803 'sub' 'sub_ln356_6' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 804 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch79 [
    i3 0, label %branch72
    i3 1, label %branch73
    i3 2, label %branch74
    i3 3, label %branch75
    i3 -4, label %branch76
    i3 -3, label %branch77
    i3 -2, label %branch78
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 804 'switch' <Predicate = true> <Delay = 1.36>
ST_19 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln357_6 = zext i8 %JpegEncoder_buffer_l_18 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 805 'zext' 'zext_ln357_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 806 [1/1] (1.91ns)   --->   "%sub_ln357_6 = sub i9 %zext_ln357_6, %zext_ln356_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 806 'sub' 'sub_ln357_6' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 807 [1/1] (0.99ns)   --->   "%xor_ln355_7 = xor i8 %tmp_30, -128" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 807 'xor' 'xor_ln355_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 808 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch143 [
    i3 0, label %branch136
    i3 1, label %branch137
    i3 2, label %branch138
    i3 3, label %branch139
    i3 -4, label %branch140
    i3 -3, label %branch141
    i3 -2, label %branch142
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 808 'switch' <Predicate = true> <Delay = 1.36>
ST_19 : Operation 809 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_7, i8* %yData_6_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 809 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 810 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_7, i8* %yData_5_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 810 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 811 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_7, i8* %yData_4_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 811 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 812 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_7, i8* %yData_3_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 812 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 813 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_7, i8* %yData_2_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 813 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 814 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_7, i8* %yData_1_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 814 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 815 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_7, i8* %yData_0_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 815 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 816 [1/1] (2.32ns)   --->   "store i8 %xor_ln355_7, i8* %yData_7_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:355]   --->   Operation 816 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln356_14 = zext i8 %JpegEncoder_buffer_l_23 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 817 'zext' 'zext_ln356_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln356_15 = zext i8 %tmp_30 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 818 'zext' 'zext_ln356_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 819 [1/1] (1.91ns)   --->   "%sub_ln356_7 = sub i9 %zext_ln356_14, %zext_ln356_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 819 'sub' 'sub_ln356_7' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 820 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch71 [
    i3 0, label %branch64
    i3 1, label %branch65
    i3 2, label %branch66
    i3 3, label %branch67
    i3 -4, label %branch68
    i3 -3, label %branch69
    i3 -2, label %branch70
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 820 'switch' <Predicate = true> <Delay = 1.36>
ST_19 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln357_7 = zext i8 %JpegEncoder_buffer_l_21 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 821 'zext' 'zext_ln357_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 822 [1/1] (1.91ns)   --->   "%sub_ln357_7 = sub i9 %zext_ln357_7, %zext_ln356_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 822 'sub' 'sub_ln357_7' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 823 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln345, label %branch135 [
    i3 0, label %branch128
    i3 1, label %branch129
    i3 2, label %branch130
    i3 3, label %branch131
    i3 -4, label %branch132
    i3 -3, label %branch133
    i3 -2, label %branch134
  ]" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 823 'switch' <Predicate = true> <Delay = 1.36>

State 20 <SV = 19> <Delay = 4.52>
ST_20 : Operation 824 [1/1] (2.32ns)   --->   "store i8 %select_ln850_81, i8* %cbData_6_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 824 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 825 [1/1] (2.32ns)   --->   "store i8 %select_ln850_81, i8* %cbData_5_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 825 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 826 [1/1] (2.32ns)   --->   "store i8 %select_ln850_81, i8* %cbData_4_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 826 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 827 [1/1] (2.32ns)   --->   "store i8 %select_ln850_81, i8* %cbData_3_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 827 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 828 [1/1] (2.32ns)   --->   "store i8 %select_ln850_81, i8* %cbData_2_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 828 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 829 [1/1] (2.32ns)   --->   "store i8 %select_ln850_81, i8* %cbData_1_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 829 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 830 [1/1] (2.32ns)   --->   "store i8 %select_ln850_81, i8* %cbData_0_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 830 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 831 [1/1] (2.32ns)   --->   "store i8 %select_ln850_81, i8* %cbData_7_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 831 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_82)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %mul_ln1118_81, i32 18)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 832 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 833 [1/1] (1.66ns)   --->   "%icmp_ln851_82 = icmp eq i9 %trunc_ln851_80, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 833 'icmp' 'icmp_ln851_82' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 834 [1/1] (1.91ns)   --->   "%add_ln851_18 = add i8 1, %trunc_ln851_16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 834 'add' 'add_ln851_18' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_82)   --->   "%select_ln851_82 = select i1 %icmp_ln851_82, i8 %trunc_ln851_16, i8 %add_ln851_18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 835 'select' 'select_ln851_82' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 836 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850_82 = select i1 %tmp_142, i8 %select_ln851_82, i8 %trunc_ln851_16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 836 'select' 'select_ln850_82' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln1118_81 = sext i9 %sub_ln356_2 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 837 'sext' 'sext_ln1118_81' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 838 [1/1] (4.52ns)   --->   "%mul_ln1118_84 = mul i19 287, %sext_ln1118_81" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 838 'mul' 'mul_ln1118_84' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln851_81 = trunc i19 %mul_ln1118_84 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 839 'trunc' 'trunc_ln851_81' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 840 [1/1] (0.00ns)   --->   "%trunc_ln851_17 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %mul_ln1118_84, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 840 'partselect' 'trunc_ln851_17' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 4.52>
ST_21 : Operation 841 [1/1] (2.32ns)   --->   "store i8 %select_ln850_82, i8* %crData_6_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 841 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 842 [1/1] (2.32ns)   --->   "store i8 %select_ln850_82, i8* %crData_5_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 842 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 843 [1/1] (2.32ns)   --->   "store i8 %select_ln850_82, i8* %crData_4_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 843 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 844 [1/1] (2.32ns)   --->   "store i8 %select_ln850_82, i8* %crData_3_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 844 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 845 [1/1] (2.32ns)   --->   "store i8 %select_ln850_82, i8* %crData_2_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 845 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 846 [1/1] (2.32ns)   --->   "store i8 %select_ln850_82, i8* %crData_1_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 846 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 847 [1/1] (2.32ns)   --->   "store i8 %select_ln850_82, i8* %crData_0_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 847 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 848 [1/1] (2.32ns)   --->   "store i8 %select_ln850_82, i8* %crData_7_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 848 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_83)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %mul_ln1118_84, i32 18)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 849 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 850 [1/1] (1.66ns)   --->   "%icmp_ln851_83 = icmp eq i9 %trunc_ln851_81, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 850 'icmp' 'icmp_ln851_83' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 851 [1/1] (1.91ns)   --->   "%add_ln851_19 = add i8 1, %trunc_ln851_17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 851 'add' 'add_ln851_19' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_83)   --->   "%select_ln851_83 = select i1 %icmp_ln851_83, i8 %trunc_ln851_17, i8 %add_ln851_19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 852 'select' 'select_ln851_83' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 853 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850_83 = select i1 %tmp_143, i8 %select_ln851_83, i8 %trunc_ln851_17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 853 'select' 'select_ln850_83' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln1118_82 = sext i9 %sub_ln357_2 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 854 'sext' 'sext_ln1118_82' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 855 [1/1] (4.52ns)   --->   "%mul_ln1118_85 = mul i19 365, %sext_ln1118_82" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 855 'mul' 'mul_ln1118_85' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 856 [1/1] (0.00ns)   --->   "%trunc_ln851_82 = trunc i19 %mul_ln1118_85 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 856 'trunc' 'trunc_ln851_82' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln851_18 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %mul_ln1118_85, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 857 'partselect' 'trunc_ln851_18' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 4.52>
ST_22 : Operation 858 [1/1] (2.32ns)   --->   "store i8 %select_ln850_83, i8* %cbData_6_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 858 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 859 [1/1] (2.32ns)   --->   "store i8 %select_ln850_83, i8* %cbData_5_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 859 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 860 [1/1] (2.32ns)   --->   "store i8 %select_ln850_83, i8* %cbData_4_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 860 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 861 [1/1] (2.32ns)   --->   "store i8 %select_ln850_83, i8* %cbData_3_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 861 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 862 [1/1] (2.32ns)   --->   "store i8 %select_ln850_83, i8* %cbData_2_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 862 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 863 [1/1] (2.32ns)   --->   "store i8 %select_ln850_83, i8* %cbData_1_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 863 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 864 [1/1] (2.32ns)   --->   "store i8 %select_ln850_83, i8* %cbData_0_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 864 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 865 [1/1] (2.32ns)   --->   "store i8 %select_ln850_83, i8* %cbData_7_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 865 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_84)   --->   "%tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %mul_ln1118_85, i32 18)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 866 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 867 [1/1] (1.66ns)   --->   "%icmp_ln851_84 = icmp eq i9 %trunc_ln851_82, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 867 'icmp' 'icmp_ln851_84' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 868 [1/1] (1.91ns)   --->   "%add_ln851_20 = add i8 1, %trunc_ln851_18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 868 'add' 'add_ln851_20' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_84)   --->   "%select_ln851_84 = select i1 %icmp_ln851_84, i8 %trunc_ln851_18, i8 %add_ln851_20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 869 'select' 'select_ln851_84' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 870 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850_84 = select i1 %tmp_144, i8 %select_ln851_84, i8 %trunc_ln851_18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 870 'select' 'select_ln850_84' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln1118_83 = sext i9 %sub_ln356_3 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 871 'sext' 'sext_ln1118_83' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 872 [1/1] (4.52ns)   --->   "%mul_ln1118_88 = mul i19 287, %sext_ln1118_83" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 872 'mul' 'mul_ln1118_88' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln851_83 = trunc i19 %mul_ln1118_88 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 873 'trunc' 'trunc_ln851_83' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln851_19 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %mul_ln1118_88, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 874 'partselect' 'trunc_ln851_19' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 4.52>
ST_23 : Operation 875 [1/1] (2.32ns)   --->   "store i8 %select_ln850_84, i8* %crData_6_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 875 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 876 [1/1] (2.32ns)   --->   "store i8 %select_ln850_84, i8* %crData_5_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 876 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 877 [1/1] (2.32ns)   --->   "store i8 %select_ln850_84, i8* %crData_4_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 877 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 878 [1/1] (2.32ns)   --->   "store i8 %select_ln850_84, i8* %crData_3_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 878 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 879 [1/1] (2.32ns)   --->   "store i8 %select_ln850_84, i8* %crData_2_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 879 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 880 [1/1] (2.32ns)   --->   "store i8 %select_ln850_84, i8* %crData_1_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 880 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 881 [1/1] (2.32ns)   --->   "store i8 %select_ln850_84, i8* %crData_0_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 881 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 882 [1/1] (2.32ns)   --->   "store i8 %select_ln850_84, i8* %crData_7_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 882 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_85)   --->   "%tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %mul_ln1118_88, i32 18)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 883 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 884 [1/1] (1.66ns)   --->   "%icmp_ln851_85 = icmp eq i9 %trunc_ln851_83, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 884 'icmp' 'icmp_ln851_85' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 885 [1/1] (1.91ns)   --->   "%add_ln851_21 = add i8 1, %trunc_ln851_19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 885 'add' 'add_ln851_21' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_85)   --->   "%select_ln851_85 = select i1 %icmp_ln851_85, i8 %trunc_ln851_19, i8 %add_ln851_21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 886 'select' 'select_ln851_85' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 887 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850_85 = select i1 %tmp_145, i8 %select_ln851_85, i8 %trunc_ln851_19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 887 'select' 'select_ln850_85' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln1118_84 = sext i9 %sub_ln357_3 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 888 'sext' 'sext_ln1118_84' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 889 [1/1] (4.52ns)   --->   "%mul_ln1118_89 = mul i19 365, %sext_ln1118_84" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 889 'mul' 'mul_ln1118_89' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 890 [1/1] (0.00ns)   --->   "%trunc_ln851_84 = trunc i19 %mul_ln1118_89 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 890 'trunc' 'trunc_ln851_84' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 891 [1/1] (0.00ns)   --->   "%trunc_ln851_20 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %mul_ln1118_89, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 891 'partselect' 'trunc_ln851_20' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 4.52>
ST_24 : Operation 892 [1/1] (2.32ns)   --->   "store i8 %select_ln850_85, i8* %cbData_6_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 892 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 893 [1/1] (2.32ns)   --->   "store i8 %select_ln850_85, i8* %cbData_5_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 893 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 894 [1/1] (2.32ns)   --->   "store i8 %select_ln850_85, i8* %cbData_4_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 894 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 895 [1/1] (2.32ns)   --->   "store i8 %select_ln850_85, i8* %cbData_3_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 895 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 896 [1/1] (2.32ns)   --->   "store i8 %select_ln850_85, i8* %cbData_2_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 896 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 897 [1/1] (2.32ns)   --->   "store i8 %select_ln850_85, i8* %cbData_1_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 897 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 898 [1/1] (2.32ns)   --->   "store i8 %select_ln850_85, i8* %cbData_0_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 898 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 899 [1/1] (2.32ns)   --->   "store i8 %select_ln850_85, i8* %cbData_7_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 899 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_86)   --->   "%tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %mul_ln1118_89, i32 18)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 900 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 901 [1/1] (1.66ns)   --->   "%icmp_ln851_86 = icmp eq i9 %trunc_ln851_84, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 901 'icmp' 'icmp_ln851_86' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 902 [1/1] (1.91ns)   --->   "%add_ln851_22 = add i8 1, %trunc_ln851_20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 902 'add' 'add_ln851_22' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_86)   --->   "%select_ln851_86 = select i1 %icmp_ln851_86, i8 %trunc_ln851_20, i8 %add_ln851_22" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 903 'select' 'select_ln851_86' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 904 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850_86 = select i1 %tmp_146, i8 %select_ln851_86, i8 %trunc_ln851_20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 904 'select' 'select_ln850_86' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln1118_85 = sext i9 %sub_ln356_4 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 905 'sext' 'sext_ln1118_85' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 906 [1/1] (4.52ns)   --->   "%mul_ln1118_92 = mul i19 287, %sext_ln1118_85" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 906 'mul' 'mul_ln1118_92' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln851_85 = trunc i19 %mul_ln1118_92 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 907 'trunc' 'trunc_ln851_85' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln851_21 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %mul_ln1118_92, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 908 'partselect' 'trunc_ln851_21' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 4.52>
ST_25 : Operation 909 [1/1] (2.32ns)   --->   "store i8 %select_ln850_86, i8* %crData_6_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 909 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_25 : Operation 910 [1/1] (2.32ns)   --->   "store i8 %select_ln850_86, i8* %crData_5_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 910 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_25 : Operation 911 [1/1] (2.32ns)   --->   "store i8 %select_ln850_86, i8* %crData_4_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 911 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_25 : Operation 912 [1/1] (2.32ns)   --->   "store i8 %select_ln850_86, i8* %crData_3_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 912 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_25 : Operation 913 [1/1] (2.32ns)   --->   "store i8 %select_ln850_86, i8* %crData_2_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 913 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_25 : Operation 914 [1/1] (2.32ns)   --->   "store i8 %select_ln850_86, i8* %crData_1_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 914 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_25 : Operation 915 [1/1] (2.32ns)   --->   "store i8 %select_ln850_86, i8* %crData_0_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 915 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_25 : Operation 916 [1/1] (2.32ns)   --->   "store i8 %select_ln850_86, i8* %crData_7_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 916 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_25 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_87)   --->   "%tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %mul_ln1118_92, i32 18)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 917 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 918 [1/1] (1.66ns)   --->   "%icmp_ln851_87 = icmp eq i9 %trunc_ln851_85, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 918 'icmp' 'icmp_ln851_87' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 919 [1/1] (1.91ns)   --->   "%add_ln851_23 = add i8 1, %trunc_ln851_21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 919 'add' 'add_ln851_23' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_87)   --->   "%select_ln851_87 = select i1 %icmp_ln851_87, i8 %trunc_ln851_21, i8 %add_ln851_23" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 920 'select' 'select_ln851_87' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 921 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850_87 = select i1 %tmp_147, i8 %select_ln851_87, i8 %trunc_ln851_21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 921 'select' 'select_ln850_87' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln1118_86 = sext i9 %sub_ln357_4 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 922 'sext' 'sext_ln1118_86' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 923 [1/1] (4.52ns)   --->   "%mul_ln1118_93 = mul i19 365, %sext_ln1118_86" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 923 'mul' 'mul_ln1118_93' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 924 [1/1] (0.00ns)   --->   "%trunc_ln851_86 = trunc i19 %mul_ln1118_93 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 924 'trunc' 'trunc_ln851_86' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 925 [1/1] (0.00ns)   --->   "%trunc_ln851_22 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %mul_ln1118_93, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 925 'partselect' 'trunc_ln851_22' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 4.52>
ST_26 : Operation 926 [1/1] (2.32ns)   --->   "store i8 %select_ln850_87, i8* %cbData_6_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 926 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_26 : Operation 927 [1/1] (2.32ns)   --->   "store i8 %select_ln850_87, i8* %cbData_5_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 927 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_26 : Operation 928 [1/1] (2.32ns)   --->   "store i8 %select_ln850_87, i8* %cbData_4_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 928 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_26 : Operation 929 [1/1] (2.32ns)   --->   "store i8 %select_ln850_87, i8* %cbData_3_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 929 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_26 : Operation 930 [1/1] (2.32ns)   --->   "store i8 %select_ln850_87, i8* %cbData_2_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 930 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_26 : Operation 931 [1/1] (2.32ns)   --->   "store i8 %select_ln850_87, i8* %cbData_1_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 931 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_26 : Operation 932 [1/1] (2.32ns)   --->   "store i8 %select_ln850_87, i8* %cbData_0_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 932 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_26 : Operation 933 [1/1] (2.32ns)   --->   "store i8 %select_ln850_87, i8* %cbData_7_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 933 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_26 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_88)   --->   "%tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %mul_ln1118_93, i32 18)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 934 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 935 [1/1] (1.66ns)   --->   "%icmp_ln851_88 = icmp eq i9 %trunc_ln851_86, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 935 'icmp' 'icmp_ln851_88' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 936 [1/1] (1.91ns)   --->   "%add_ln851_24 = add i8 1, %trunc_ln851_22" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 936 'add' 'add_ln851_24' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_88)   --->   "%select_ln851_88 = select i1 %icmp_ln851_88, i8 %trunc_ln851_22, i8 %add_ln851_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 937 'select' 'select_ln851_88' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 938 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850_88 = select i1 %tmp_148, i8 %select_ln851_88, i8 %trunc_ln851_22" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 938 'select' 'select_ln850_88' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln1118_87 = sext i9 %sub_ln356_5 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 939 'sext' 'sext_ln1118_87' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 940 [1/1] (4.52ns)   --->   "%mul_ln1118_96 = mul i19 287, %sext_ln1118_87" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 940 'mul' 'mul_ln1118_96' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 941 [1/1] (0.00ns)   --->   "%trunc_ln851_87 = trunc i19 %mul_ln1118_96 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 941 'trunc' 'trunc_ln851_87' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln851_23 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %mul_ln1118_96, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 942 'partselect' 'trunc_ln851_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln1118_88 = sext i9 %sub_ln357_5 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 943 'sext' 'sext_ln1118_88' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 944 [1/1] (4.52ns)   --->   "%mul_ln1118_97 = mul i19 365, %sext_ln1118_88" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 944 'mul' 'mul_ln1118_97' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 945 [1/1] (0.00ns)   --->   "%trunc_ln851_88 = trunc i19 %mul_ln1118_97 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 945 'trunc' 'trunc_ln851_88' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln851_24 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %mul_ln1118_97, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 946 'partselect' 'trunc_ln851_24' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 4.52>
ST_27 : Operation 947 [1/1] (2.32ns)   --->   "store i8 %select_ln850_88, i8* %crData_6_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 947 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_27 : Operation 948 [1/1] (2.32ns)   --->   "store i8 %select_ln850_88, i8* %crData_5_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 948 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_27 : Operation 949 [1/1] (2.32ns)   --->   "store i8 %select_ln850_88, i8* %crData_4_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 949 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_27 : Operation 950 [1/1] (2.32ns)   --->   "store i8 %select_ln850_88, i8* %crData_3_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 950 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_27 : Operation 951 [1/1] (2.32ns)   --->   "store i8 %select_ln850_88, i8* %crData_2_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 951 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_27 : Operation 952 [1/1] (2.32ns)   --->   "store i8 %select_ln850_88, i8* %crData_1_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 952 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_27 : Operation 953 [1/1] (2.32ns)   --->   "store i8 %select_ln850_88, i8* %crData_0_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 953 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_27 : Operation 954 [1/1] (2.32ns)   --->   "store i8 %select_ln850_88, i8* %crData_7_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 954 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_27 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_89)   --->   "%tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %mul_ln1118_96, i32 18)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 955 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 956 [1/1] (1.66ns)   --->   "%icmp_ln851_89 = icmp eq i9 %trunc_ln851_87, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 956 'icmp' 'icmp_ln851_89' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 957 [1/1] (1.91ns)   --->   "%add_ln851_25 = add i8 1, %trunc_ln851_23" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 957 'add' 'add_ln851_25' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_89)   --->   "%select_ln851_89 = select i1 %icmp_ln851_89, i8 %trunc_ln851_23, i8 %add_ln851_25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 958 'select' 'select_ln851_89' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 959 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850_89 = select i1 %tmp_149, i8 %select_ln851_89, i8 %trunc_ln851_23" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 959 'select' 'select_ln850_89' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_90)   --->   "%tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %mul_ln1118_97, i32 18)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 960 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 961 [1/1] (1.66ns)   --->   "%icmp_ln851_90 = icmp eq i9 %trunc_ln851_88, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 961 'icmp' 'icmp_ln851_90' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 962 [1/1] (1.91ns)   --->   "%add_ln851_26 = add i8 1, %trunc_ln851_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 962 'add' 'add_ln851_26' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_90)   --->   "%select_ln851_90 = select i1 %icmp_ln851_90, i8 %trunc_ln851_24, i8 %add_ln851_26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 963 'select' 'select_ln851_90' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 964 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850_90 = select i1 %tmp_150, i8 %select_ln851_90, i8 %trunc_ln851_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 964 'select' 'select_ln850_90' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln1118_89 = sext i9 %sub_ln356_6 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 965 'sext' 'sext_ln1118_89' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 966 [1/1] (4.52ns)   --->   "%mul_ln1118_100 = mul i19 287, %sext_ln1118_89" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 966 'mul' 'mul_ln1118_100' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln851_89 = trunc i19 %mul_ln1118_100 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 967 'trunc' 'trunc_ln851_89' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 968 [1/1] (0.00ns)   --->   "%trunc_ln851_25 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %mul_ln1118_100, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 968 'partselect' 'trunc_ln851_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln1118_90 = sext i9 %sub_ln357_6 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 969 'sext' 'sext_ln1118_90' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 970 [1/1] (4.52ns)   --->   "%mul_ln1118_101 = mul i19 365, %sext_ln1118_90" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 970 'mul' 'mul_ln1118_101' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 971 [1/1] (0.00ns)   --->   "%trunc_ln851_90 = trunc i19 %mul_ln1118_101 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 971 'trunc' 'trunc_ln851_90' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln851_26 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %mul_ln1118_101, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 972 'partselect' 'trunc_ln851_26' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 4.52>
ST_28 : Operation 973 [1/1] (2.32ns)   --->   "store i8 %select_ln850_89, i8* %cbData_6_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 973 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 974 [1/1] (2.32ns)   --->   "store i8 %select_ln850_89, i8* %cbData_5_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 974 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 975 [1/1] (2.32ns)   --->   "store i8 %select_ln850_89, i8* %cbData_4_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 975 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 976 [1/1] (2.32ns)   --->   "store i8 %select_ln850_89, i8* %cbData_3_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 976 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 977 [1/1] (2.32ns)   --->   "store i8 %select_ln850_89, i8* %cbData_2_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 977 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 978 [1/1] (2.32ns)   --->   "store i8 %select_ln850_89, i8* %cbData_1_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 978 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 979 [1/1] (2.32ns)   --->   "store i8 %select_ln850_89, i8* %cbData_0_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 979 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 980 [1/1] (2.32ns)   --->   "store i8 %select_ln850_89, i8* %cbData_7_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 980 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 981 [1/1] (2.32ns)   --->   "store i8 %select_ln850_90, i8* %crData_6_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 981 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 982 [1/1] (2.32ns)   --->   "store i8 %select_ln850_90, i8* %crData_5_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 982 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 983 [1/1] (2.32ns)   --->   "store i8 %select_ln850_90, i8* %crData_4_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 983 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 984 [1/1] (2.32ns)   --->   "store i8 %select_ln850_90, i8* %crData_3_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 984 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 985 [1/1] (2.32ns)   --->   "store i8 %select_ln850_90, i8* %crData_2_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 985 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 986 [1/1] (2.32ns)   --->   "store i8 %select_ln850_90, i8* %crData_1_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 986 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 987 [1/1] (2.32ns)   --->   "store i8 %select_ln850_90, i8* %crData_0_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 987 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 988 [1/1] (2.32ns)   --->   "store i8 %select_ln850_90, i8* %crData_7_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 988 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_91)   --->   "%tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %mul_ln1118_100, i32 18)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 989 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 990 [1/1] (1.66ns)   --->   "%icmp_ln851_91 = icmp eq i9 %trunc_ln851_89, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 990 'icmp' 'icmp_ln851_91' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 991 [1/1] (1.91ns)   --->   "%add_ln851_27 = add i8 1, %trunc_ln851_25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 991 'add' 'add_ln851_27' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_91)   --->   "%select_ln851_91 = select i1 %icmp_ln851_91, i8 %trunc_ln851_25, i8 %add_ln851_27" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 992 'select' 'select_ln851_91' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 993 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850_91 = select i1 %tmp_151, i8 %select_ln851_91, i8 %trunc_ln851_25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 993 'select' 'select_ln850_91' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_92)   --->   "%tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %mul_ln1118_101, i32 18)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 994 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 995 [1/1] (1.66ns)   --->   "%icmp_ln851_92 = icmp eq i9 %trunc_ln851_90, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 995 'icmp' 'icmp_ln851_92' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 996 [1/1] (1.91ns)   --->   "%add_ln851_28 = add i8 1, %trunc_ln851_26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 996 'add' 'add_ln851_28' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_92)   --->   "%select_ln851_92 = select i1 %icmp_ln851_92, i8 %trunc_ln851_26, i8 %add_ln851_28" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 997 'select' 'select_ln851_92' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 998 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850_92 = select i1 %tmp_152, i8 %select_ln851_92, i8 %trunc_ln851_26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 998 'select' 'select_ln850_92' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln1118_91 = sext i9 %sub_ln356_7 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 999 'sext' 'sext_ln1118_91' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1000 [1/1] (4.52ns)   --->   "%mul_ln1118_104 = mul i19 287, %sext_ln1118_91" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1000 'mul' 'mul_ln1118_104' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln851_91 = trunc i19 %mul_ln1118_104 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1001 'trunc' 'trunc_ln851_91' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1002 [1/1] (0.00ns)   --->   "%trunc_ln851_27 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %mul_ln1118_104, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1002 'partselect' 'trunc_ln851_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln1118_92 = sext i9 %sub_ln357_7 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1003 'sext' 'sext_ln1118_92' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1004 [1/1] (4.52ns)   --->   "%mul_ln1118_105 = mul i19 365, %sext_ln1118_92" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1004 'mul' 'mul_ln1118_105' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1005 [1/1] (0.00ns)   --->   "%trunc_ln851_92 = trunc i19 %mul_ln1118_105 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1005 'trunc' 'trunc_ln851_92' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln851_28 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %mul_ln1118_105, i32 9, i32 16)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1006 'partselect' 'trunc_ln851_28' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 3.16>
ST_29 : Operation 1007 [1/1] (2.32ns)   --->   "store i8 %select_ln850_91, i8* %cbData_6_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1007 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 1008 [1/1] (2.32ns)   --->   "store i8 %select_ln850_91, i8* %cbData_5_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1008 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 1009 [1/1] (2.32ns)   --->   "store i8 %select_ln850_91, i8* %cbData_4_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1009 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 1010 [1/1] (2.32ns)   --->   "store i8 %select_ln850_91, i8* %cbData_3_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1010 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 1011 [1/1] (2.32ns)   --->   "store i8 %select_ln850_91, i8* %cbData_2_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1011 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 1012 [1/1] (2.32ns)   --->   "store i8 %select_ln850_91, i8* %cbData_1_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1012 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 1013 [1/1] (2.32ns)   --->   "store i8 %select_ln850_91, i8* %cbData_0_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1013 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 1014 [1/1] (2.32ns)   --->   "store i8 %select_ln850_91, i8* %cbData_7_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1014 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 1015 [1/1] (2.32ns)   --->   "store i8 %select_ln850_92, i8* %crData_6_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1015 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 1016 [1/1] (2.32ns)   --->   "store i8 %select_ln850_92, i8* %crData_5_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1016 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 1017 [1/1] (2.32ns)   --->   "store i8 %select_ln850_92, i8* %crData_4_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1017 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 1018 [1/1] (2.32ns)   --->   "store i8 %select_ln850_92, i8* %crData_3_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1018 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 1019 [1/1] (2.32ns)   --->   "store i8 %select_ln850_92, i8* %crData_2_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1019 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 1020 [1/1] (2.32ns)   --->   "store i8 %select_ln850_92, i8* %crData_1_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1020 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 1021 [1/1] (2.32ns)   --->   "store i8 %select_ln850_92, i8* %crData_0_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1021 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 1022 [1/1] (2.32ns)   --->   "store i8 %select_ln850_92, i8* %crData_7_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1022 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_93)   --->   "%tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %mul_ln1118_104, i32 18)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1023 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1024 [1/1] (1.66ns)   --->   "%icmp_ln851_93 = icmp eq i9 %trunc_ln851_91, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1024 'icmp' 'icmp_ln851_93' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1025 [1/1] (1.91ns)   --->   "%add_ln851_29 = add i8 1, %trunc_ln851_27" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1025 'add' 'add_ln851_29' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_93)   --->   "%select_ln851_93 = select i1 %icmp_ln851_93, i8 %trunc_ln851_27, i8 %add_ln851_29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1026 'select' 'select_ln851_93' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1027 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850_93 = select i1 %tmp_153, i8 %select_ln851_93, i8 %trunc_ln851_27" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1027 'select' 'select_ln850_93' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_94)   --->   "%tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %mul_ln1118_105, i32 18)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1028 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1029 [1/1] (1.66ns)   --->   "%icmp_ln851_94 = icmp eq i9 %trunc_ln851_92, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1029 'icmp' 'icmp_ln851_94' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1030 [1/1] (1.91ns)   --->   "%add_ln851_30 = add i8 1, %trunc_ln851_28" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1030 'add' 'add_ln851_30' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_94)   --->   "%select_ln851_94 = select i1 %icmp_ln851_94, i8 %trunc_ln851_28, i8 %add_ln851_30" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1031 'select' 'select_ln851_94' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1032 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850_94 = select i1 %tmp_154, i8 %select_ln851_94, i8 %trunc_ln851_28" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1032 'select' 'select_ln850_94' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1033 [1/1] (0.00ns)   --->   "br label %conver_col1_end" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1033 'br' <Predicate = (trunc_ln345 == 6)> <Delay = 0.00>
ST_29 : Operation 1034 [1/1] (0.00ns)   --->   "br label %conver_col1_end" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1034 'br' <Predicate = (trunc_ln345 == 5)> <Delay = 0.00>
ST_29 : Operation 1035 [1/1] (0.00ns)   --->   "br label %conver_col1_end" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1035 'br' <Predicate = (trunc_ln345 == 4)> <Delay = 0.00>
ST_29 : Operation 1036 [1/1] (0.00ns)   --->   "br label %conver_col1_end" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1036 'br' <Predicate = (trunc_ln345 == 3)> <Delay = 0.00>
ST_29 : Operation 1037 [1/1] (0.00ns)   --->   "br label %conver_col1_end" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1037 'br' <Predicate = (trunc_ln345 == 2)> <Delay = 0.00>
ST_29 : Operation 1038 [1/1] (0.00ns)   --->   "br label %conver_col1_end" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1038 'br' <Predicate = (trunc_ln345 == 1)> <Delay = 0.00>
ST_29 : Operation 1039 [1/1] (0.00ns)   --->   "br label %conver_col1_end" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1039 'br' <Predicate = (trunc_ln345 == 0)> <Delay = 0.00>
ST_29 : Operation 1040 [1/1] (0.00ns)   --->   "br label %conver_col1_end" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1040 'br' <Predicate = (trunc_ln345 == 7)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 2.32>
ST_30 : Operation 1041 [1/1] (2.32ns)   --->   "store i8 %select_ln850_93, i8* %cbData_6_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1041 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 1042 [1/1] (2.32ns)   --->   "store i8 %select_ln850_93, i8* %cbData_5_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1042 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 1043 [1/1] (2.32ns)   --->   "store i8 %select_ln850_93, i8* %cbData_4_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1043 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 1044 [1/1] (2.32ns)   --->   "store i8 %select_ln850_93, i8* %cbData_3_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1044 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 1045 [1/1] (2.32ns)   --->   "store i8 %select_ln850_93, i8* %cbData_2_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1045 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 1046 [1/1] (2.32ns)   --->   "store i8 %select_ln850_93, i8* %cbData_1_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1046 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 1047 [1/1] (2.32ns)   --->   "store i8 %select_ln850_93, i8* %cbData_0_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1047 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 1048 [1/1] (2.32ns)   --->   "store i8 %select_ln850_93, i8* %cbData_7_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:356]   --->   Operation 1048 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 1049 [1/1] (2.32ns)   --->   "store i8 %select_ln850_94, i8* %crData_6_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1049 'store' <Predicate = (trunc_ln345 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 1050 [1/1] (2.32ns)   --->   "store i8 %select_ln850_94, i8* %crData_5_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1050 'store' <Predicate = (trunc_ln345 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 1051 [1/1] (2.32ns)   --->   "store i8 %select_ln850_94, i8* %crData_4_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1051 'store' <Predicate = (trunc_ln345 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 1052 [1/1] (2.32ns)   --->   "store i8 %select_ln850_94, i8* %crData_3_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1052 'store' <Predicate = (trunc_ln345 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 1053 [1/1] (2.32ns)   --->   "store i8 %select_ln850_94, i8* %crData_2_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1053 'store' <Predicate = (trunc_ln345 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 1054 [1/1] (2.32ns)   --->   "store i8 %select_ln850_94, i8* %crData_1_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1054 'store' <Predicate = (trunc_ln345 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 1055 [1/1] (2.32ns)   --->   "store i8 %select_ln850_94, i8* %crData_0_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1055 'store' <Predicate = (trunc_ln345 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 1056 [1/1] (2.32ns)   --->   "store i8 %select_ln850_94, i8* %crData_7_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:357]   --->   Operation 1056 'store' <Predicate = (trunc_ln345 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 1057 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str27, i32 %tmp)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:359]   --->   Operation 1057 'specregionend' 'empty' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_30 : Operation 1058 [1/1] (0.00ns)   --->   "br label %0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:345]   --->   Operation 1058 'br' <Predicate = (!icmp_ln345)> <Delay = 0.00>

State 31 <SV = 2> <Delay = 0.00>
ST_31 : Operation 1059 [1/1] (0.00ns)   --->   "ret void" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:360]   --->   Operation 1059 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('y') with incoming values : ('y', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:345) [224]  (1.77 ns)

 <State 2>: 3.23ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:345) [224]  (0 ns)
	'add' operation ('add_ln350_1', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:350) [238]  (1.55 ns)
	'add' operation ('add_ln350', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:350) [239]  (1.68 ns)

 <State 3>: 4.02ns
The critical path consists of the following:
	'sub' operation ('sub_ln350', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:350) [243]  (1.94 ns)
	'add' operation ('add_ln352', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:352) [247]  (2.08 ns)

 <State 4>: 4.18ns
The critical path consists of the following:
	'sub' operation ('sub_ln350_1', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:350) [347]  (2.08 ns)
	'add' operation ('add_ln352_1', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:352) [351]  (2.11 ns)

 <State 5>: 4.3ns
The critical path consists of the following:
	'load' operation ('JpegEncoder_buffer_l', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:351) on array 'JpegEncoder_buffer' [246]  (3.25 ns)
	'mul' operation of DSP[259] ('mul_ln1118', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:354) [256]  (1.05 ns)

 <State 6>: 4.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:354) [258]  (4.52 ns)

 <State 7>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_78', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:354) [360]  (4.35 ns)

 <State 8>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_82', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:354) [472]  (4.35 ns)

 <State 9>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_86', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:354) [584]  (4.35 ns)

 <State 10>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_90', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:354) [696]  (4.35 ns)

 <State 11>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_94', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:354) [808]  (4.35 ns)

 <State 12>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_98', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:354) [920]  (4.35 ns)

 <State 13>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_102', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:354) [1032]  (4.35 ns)

 <State 14>: 4.3ns
The critical path consists of the following:
	'load' operation ('JpegEncoder_buffer_l_8', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:353) on array 'JpegEncoder_buffer' [470]  (3.25 ns)
	'mul' operation of DSP[479] ('mul_ln1118_83', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:354) [477]  (1.05 ns)

 <State 15>: 4.3ns
The critical path consists of the following:
	'load' operation ('JpegEncoder_buffer_l_14', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:353) on array 'JpegEncoder_buffer' [694]  (3.25 ns)
	'mul' operation of DSP[703] ('mul_ln1118_91', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:354) [701]  (1.05 ns)

 <State 16>: 4.3ns
The critical path consists of the following:
	'load' operation ('JpegEncoder_buffer_l_20', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:353) on array 'JpegEncoder_buffer' [918]  (3.25 ns)
	'mul' operation of DSP[927] ('mul_ln1118_99', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:354) [925]  (1.05 ns)

 <State 17>: 4.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_76', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:356) [296]  (4.52 ns)

 <State 18>: 4.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_80', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:356) [408]  (4.52 ns)

 <State 19>: 4.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_81', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:357) [445]  (4.52 ns)

 <State 20>: 4.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_84', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:356) [520]  (4.52 ns)

 <State 21>: 4.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_85', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:357) [557]  (4.52 ns)

 <State 22>: 4.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_88', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:356) [632]  (4.52 ns)

 <State 23>: 4.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_89', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:357) [669]  (4.52 ns)

 <State 24>: 4.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_92', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:356) [744]  (4.52 ns)

 <State 25>: 4.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_93', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:357) [781]  (4.52 ns)

 <State 26>: 4.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_96', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:356) [856]  (4.52 ns)

 <State 27>: 4.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_100', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:356) [968]  (4.52 ns)

 <State 28>: 4.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_104', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:356) [1080]  (4.52 ns)

 <State 29>: 3.16ns
The critical path consists of the following:
	'add' operation ('add_ln851_29', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:356) [1085]  (1.92 ns)
	'select' operation ('select_ln851_93', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:356) [1086]  (0 ns)
	'select' operation ('select_ln850_93', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:356) [1087]  (1.25 ns)

 <State 30>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln356', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:356) of variable 'select_ln850_93', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:356 on array 'cbData_6' [1090]  (2.32 ns)

 <State 31>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
