

================================================================
== Vitis HLS Report for 'OutputBuffer_Pipeline_VITIS_LOOP_329_1'
================================================================
* Date:           Wed Nov  2 23:07:51 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_329_1  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      107|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      105|    -|
|Register             |        -|     -|      173|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      173|      212|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln335_fu_149_p2        |         +|   0|  0|  36|          29|           1|
    |add_ln640_fu_179_p2        |         +|   0|  0|  17|          10|          10|
    |ap_block_pp0_stage1_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln329_fu_143_p2       |      icmp|   0|  0|  18|          29|          29|
    |or_ln640_1_fu_206_p2       |        or|   0|  0|  10|           2|          10|
    |or_ln640_2_fu_216_p2       |        or|   0|  0|  10|           2|          10|
    |or_ln640_fu_190_p2         |        or|   0|  0|  10|           1|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 107|          76|          74|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_overall_addr     |   9|          2|   29|         58|
    |i_fu_66                           |   9|          2|   29|         58|
    |ifc1_blk_n_W                      |   9|          2|    1|          2|
    |output_buf_address0               |  14|          3|   10|         30|
    |output_buf_address1               |  14|          3|   10|         30|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 105|         23|   84|        189|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln640_reg_256                 |   8|   0|   10|          2|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_66                           |  29|   0|   29|          0|
    |icmp_ln329_reg_252                |   1|   0|    1|          0|
    |icmp_ln329_reg_252_pp0_iter1_reg  |   1|   0|    1|          0|
    |output_buf_load_1_reg_287         |  32|   0|   32|          0|
    |output_buf_load_2_reg_297         |  32|   0|   32|          0|
    |output_buf_load_3_reg_302         |  32|   0|   32|          0|
    |output_buf_load_reg_282           |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 173|   0|  175|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  OutputBuffer_Pipeline_VITIS_LOOP_329_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  OutputBuffer_Pipeline_VITIS_LOOP_329_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  OutputBuffer_Pipeline_VITIS_LOOP_329_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  OutputBuffer_Pipeline_VITIS_LOOP_329_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  OutputBuffer_Pipeline_VITIS_LOOP_329_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  OutputBuffer_Pipeline_VITIS_LOOP_329_1|  return value|
|m_axi_ifc1_AWVALID   |  out|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_AWREADY   |   in|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_AWADDR    |  out|   64|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_AWID      |  out|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_AWLEN     |  out|   32|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_AWSIZE    |  out|    3|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_AWBURST   |  out|    2|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_AWLOCK    |  out|    2|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_AWCACHE   |  out|    4|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_AWPROT    |  out|    3|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_AWQOS     |  out|    4|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_AWREGION  |  out|    4|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_AWUSER    |  out|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_WVALID    |  out|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_WREADY    |   in|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_WDATA     |  out|  128|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_WSTRB     |  out|   16|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_WLAST     |  out|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_WID       |  out|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_WUSER     |  out|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_ARVALID   |  out|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_ARREADY   |   in|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_ARADDR    |  out|   64|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_ARID      |  out|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_ARLEN     |  out|   32|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_ARSIZE    |  out|    3|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_ARBURST   |  out|    2|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_ARLOCK    |  out|    2|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_ARCACHE   |  out|    4|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_ARPROT    |  out|    3|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_ARQOS     |  out|    4|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_ARREGION  |  out|    4|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_ARUSER    |  out|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_RVALID    |   in|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_RREADY    |  out|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_RDATA     |   in|  128|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_RLAST     |   in|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_RID       |   in|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_RUSER     |   in|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_RRESP     |   in|    2|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_BVALID    |   in|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_BREADY    |  out|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_BRESP     |   in|    2|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_BID       |   in|    1|       m_axi|                                    ifc1|       pointer|
|m_axi_ifc1_BUSER     |   in|    1|       m_axi|                                    ifc1|       pointer|
|sext_ln329           |   in|   60|     ap_none|                              sext_ln329|        scalar|
|trunc_ln329_1        |   in|   29|     ap_none|                           trunc_ln329_1|        scalar|
|output_buf_address0  |  out|   10|   ap_memory|                              output_buf|         array|
|output_buf_ce0       |  out|    1|   ap_memory|                              output_buf|         array|
|output_buf_q0        |   in|   32|   ap_memory|                              output_buf|         array|
|output_buf_address1  |  out|   10|   ap_memory|                              output_buf|         array|
|output_buf_ce1       |  out|    1|   ap_memory|                              output_buf|         array|
|output_buf_q1        |   in|   32|   ap_memory|                              output_buf|         array|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.23>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln329_1_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %trunc_ln329_1"   --->   Operation 8 'read' 'trunc_ln329_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln329_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln329"   --->   Operation 9 'read' 'sext_ln329_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln329_cast = sext i60 %sext_ln329_read"   --->   Operation 10 'sext' 'sext_ln329_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc1, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_40, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 0, i29 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%overall_addr = load i29 %i"   --->   Operation 14 'load' 'overall_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.82ns)   --->   "%icmp_ln329 = icmp_eq  i29 %overall_addr, i29 %trunc_ln329_1_read" [FC_Layer.cpp:329]   --->   Operation 15 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.13ns)   --->   "%add_ln335 = add i29 %overall_addr, i29 1" [FC_Layer.cpp:335]   --->   Operation 16 'add' 'add_ln335' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329, void %.split2, void %._crit_edge.loopexit.exitStub" [FC_Layer.cpp:329]   --->   Operation 17 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i29 %overall_addr"   --->   Operation 18 'trunc' 'trunc_ln640' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln640, i4 0"   --->   Operation 19 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln640_1 = trunc i29 %overall_addr"   --->   Operation 20 'trunc' 'trunc_ln640_1' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_65_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln640_1, i2 0"   --->   Operation 21 'bitconcatenate' 'tmp_65_cast' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.93ns)   --->   "%add_ln640 = add i10 %tmp_cast, i10 %tmp_65_cast"   --->   Operation 22 'add' 'add_ln640' <Predicate = (!icmp_ln329)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln640 = zext i10 %add_ln640"   --->   Operation 23 'zext' 'zext_ln640' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%output_buf_addr = getelementptr i32 %output_buf, i64 0, i64 %zext_ln640"   --->   Operation 24 'getelementptr' 'output_buf_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln640 = or i10 %add_ln640, i10 1"   --->   Operation 25 'or' 'or_ln640' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln640_1 = zext i10 %or_ln640"   --->   Operation 26 'zext' 'zext_ln640_1' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_buf_addr_1 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln640_1"   --->   Operation 27 'getelementptr' 'output_buf_addr_1' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.29ns)   --->   "%output_buf_load = load i10 %output_buf_addr"   --->   Operation 28 'load' 'output_buf_load' <Predicate = (!icmp_ln329)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 29 [2/2] (1.29ns)   --->   "%output_buf_load_1 = load i10 %output_buf_addr_1"   --->   Operation 29 'load' 'output_buf_load_1' <Predicate = (!icmp_ln329)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln335 = store i29 %add_ln335, i29 %i" [FC_Layer.cpp:335]   --->   Operation 30 'store' 'store_ln335' <Predicate = (!icmp_ln329)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln640_1 = or i10 %add_ln640, i10 2"   --->   Operation 31 'or' 'or_ln640_1' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln640_2 = zext i10 %or_ln640_1"   --->   Operation 32 'zext' 'zext_ln640_2' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%output_buf_addr_2 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln640_2"   --->   Operation 33 'getelementptr' 'output_buf_addr_2' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln640_2 = or i10 %add_ln640, i10 3"   --->   Operation 34 'or' 'or_ln640_2' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln640_3 = zext i10 %or_ln640_2"   --->   Operation 35 'zext' 'zext_ln640_3' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%output_buf_addr_3 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln640_3"   --->   Operation 36 'getelementptr' 'output_buf_addr_3' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (1.29ns)   --->   "%output_buf_load = load i10 %output_buf_addr"   --->   Operation 37 'load' 'output_buf_load' <Predicate = (!icmp_ln329)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 38 [1/2] (1.29ns)   --->   "%output_buf_load_1 = load i10 %output_buf_addr_1"   --->   Operation 38 'load' 'output_buf_load_1' <Predicate = (!icmp_ln329)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 39 [2/2] (1.29ns)   --->   "%output_buf_load_2 = load i10 %output_buf_addr_2"   --->   Operation 39 'load' 'output_buf_load_2' <Predicate = (!icmp_ln329)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 40 [2/2] (1.29ns)   --->   "%output_buf_load_3 = load i10 %output_buf_addr_3"   --->   Operation 40 'load' 'output_buf_load_3' <Predicate = (!icmp_ln329)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%ifc1_addr = getelementptr i128 %ifc1, i64 %sext_ln329_cast" [FC_Layer.cpp:329]   --->   Operation 41 'getelementptr' 'ifc1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (1.29ns)   --->   "%output_buf_load_2 = load i10 %output_buf_addr_2"   --->   Operation 43 'load' 'output_buf_load_2' <Predicate = (!icmp_ln329)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 44 [1/2] (1.29ns)   --->   "%output_buf_load_3 = load i10 %output_buf_addr_3"   --->   Operation 44 'load' 'output_buf_load_3' <Predicate = (!icmp_ln329)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln329)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln319 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [FC_Layer.cpp:319]   --->   Operation 45 'specloopname' 'specloopname_ln319' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_55_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %output_buf_load_3, i32 %output_buf_load_2, i32 %output_buf_load_1, i32 %output_buf_load"   --->   Operation 46 'bitconcatenate' 'p_Result_55_3' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (7.30ns)   --->   "%write_ln335 = write void @_ssdm_op_Write.m_axi.p1i128, i64 %ifc1_addr, i128 %p_Result_55_3, i16 65535" [FC_Layer.cpp:335]   --->   Operation 47 'write' 'write_ln335' <Predicate = (!icmp_ln329)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln329)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ifc1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln329]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln329_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca        ) [ 01000]
trunc_ln329_1_read (read          ) [ 00000]
sext_ln329_read    (read          ) [ 00000]
sext_ln329_cast    (sext          ) [ 01110]
specinterface_ln0  (specinterface ) [ 00000]
store_ln0          (store         ) [ 00000]
br_ln0             (br            ) [ 00000]
overall_addr       (load          ) [ 00000]
icmp_ln329         (icmp          ) [ 01111]
add_ln335          (add           ) [ 00000]
br_ln329           (br            ) [ 00000]
trunc_ln640        (trunc         ) [ 00000]
tmp_cast           (bitconcatenate) [ 00000]
trunc_ln640_1      (trunc         ) [ 00000]
tmp_65_cast        (bitconcatenate) [ 00000]
add_ln640          (add           ) [ 00100]
zext_ln640         (zext          ) [ 00000]
output_buf_addr    (getelementptr ) [ 00100]
or_ln640           (or            ) [ 00000]
zext_ln640_1       (zext          ) [ 00000]
output_buf_addr_1  (getelementptr ) [ 00100]
store_ln335        (store         ) [ 00000]
or_ln640_1         (or            ) [ 00000]
zext_ln640_2       (zext          ) [ 00000]
output_buf_addr_2  (getelementptr ) [ 01010]
or_ln640_2         (or            ) [ 00000]
zext_ln640_3       (zext          ) [ 00000]
output_buf_addr_3  (getelementptr ) [ 01010]
output_buf_load    (load          ) [ 01111]
output_buf_load_1  (load          ) [ 01111]
ifc1_addr          (getelementptr ) [ 00101]
specpipeline_ln0   (specpipeline  ) [ 00000]
output_buf_load_2  (load          ) [ 00101]
output_buf_load_3  (load          ) [ 00101]
specloopname_ln319 (specloopname  ) [ 00000]
p_Result_55_3      (bitconcatenate) [ 00000]
write_ln335        (write         ) [ 00000]
br_ln0             (br            ) [ 00000]
ret_ln0            (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ifc1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifc1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln329">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln329"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trunc_ln329_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln329_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_buf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buf"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="trunc_ln329_1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="29" slack="0"/>
<pin id="72" dir="0" index="1" bw="29" slack="0"/>
<pin id="73" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln329_1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln329_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="60" slack="0"/>
<pin id="78" dir="0" index="1" bw="60" slack="0"/>
<pin id="79" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln329_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln335_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="128" slack="1"/>
<pin id="85" dir="0" index="2" bw="128" slack="0"/>
<pin id="86" dir="0" index="3" bw="1" slack="0"/>
<pin id="87" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln335/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="output_buf_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="10" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_buf_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="output_buf_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="10" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_buf_addr_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="110" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="1"/>
<pin id="112" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_buf_load/1 output_buf_load_1/1 output_buf_load_2/2 output_buf_load_3/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="output_buf_addr_2_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="10" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_buf_addr_2/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="output_buf_addr_3_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="10" slack="0"/>
<pin id="126" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_buf_addr_3/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sext_ln329_cast_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="60" slack="0"/>
<pin id="133" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329_cast/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="29" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="overall_addr_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="29" slack="0"/>
<pin id="142" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="overall_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln329_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="29" slack="0"/>
<pin id="145" dir="0" index="1" bw="29" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln329/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln335_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="29" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln335/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln640_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="29" slack="0"/>
<pin id="157" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="6" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln640_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="29" slack="0"/>
<pin id="169" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_65_cast_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_65_cast/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln640_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="10" slack="0"/>
<pin id="182" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln640/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln640_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln640/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="or_ln640_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="10" slack="0"/>
<pin id="193" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln640/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln640_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln640_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln335_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="29" slack="0"/>
<pin id="203" dir="0" index="1" bw="29" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln335/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="or_ln640_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="1"/>
<pin id="208" dir="0" index="1" bw="10" slack="0"/>
<pin id="209" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln640_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln640_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln640_2/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="or_ln640_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="1"/>
<pin id="218" dir="0" index="1" bw="10" slack="0"/>
<pin id="219" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln640_2/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln640_3_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln640_3/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="ifc1_addr_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="2"/>
<pin id="229" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ifc1_addr/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_Result_55_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="128" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="0" index="2" bw="32" slack="1"/>
<pin id="235" dir="0" index="3" bw="32" slack="2"/>
<pin id="236" dir="0" index="4" bw="32" slack="2"/>
<pin id="237" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_55_3/4 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="29" slack="0"/>
<pin id="242" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="247" class="1005" name="sext_ln329_cast_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="2"/>
<pin id="249" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln329_cast "/>
</bind>
</comp>

<comp id="252" class="1005" name="icmp_ln329_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln329 "/>
</bind>
</comp>

<comp id="256" class="1005" name="add_ln640_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="1"/>
<pin id="258" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln640 "/>
</bind>
</comp>

<comp id="262" class="1005" name="output_buf_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="1"/>
<pin id="264" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_buf_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="output_buf_addr_1_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="1"/>
<pin id="269" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_buf_addr_1 "/>
</bind>
</comp>

<comp id="272" class="1005" name="output_buf_addr_2_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="1"/>
<pin id="274" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_buf_addr_2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="output_buf_addr_3_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="1"/>
<pin id="279" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_buf_addr_3 "/>
</bind>
</comp>

<comp id="282" class="1005" name="output_buf_load_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2"/>
<pin id="284" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_buf_load "/>
</bind>
</comp>

<comp id="287" class="1005" name="output_buf_load_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="2"/>
<pin id="289" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_buf_load_1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="ifc1_addr_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="128" slack="1"/>
<pin id="294" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="ifc1_addr "/>
</bind>
</comp>

<comp id="297" class="1005" name="output_buf_load_2_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_buf_load_2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="output_buf_load_3_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_buf_load_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="62" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="64" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="113"><net_src comp="90" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="114"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="115" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="130"><net_src comp="122" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="134"><net_src comp="76" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="140" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="70" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="140" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="140" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="140" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="183"><net_src comp="159" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="171" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="194"><net_src comp="179" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="205"><net_src comp="149" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="206" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="216" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="60" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="5"/><net_sink comp="82" pin=2"/></net>

<net id="243"><net_src comp="66" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="250"><net_src comp="131" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="255"><net_src comp="143" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="179" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="265"><net_src comp="90" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="270"><net_src comp="97" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="275"><net_src comp="115" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="280"><net_src comp="122" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="285"><net_src comp="104" pin="7"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="290"><net_src comp="104" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="231" pin=3"/></net>

<net id="295"><net_src comp="226" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="300"><net_src comp="104" pin="7"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="305"><net_src comp="104" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="231" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ifc1 | {4 }
	Port: output_buf | {}
 - Input state : 
	Port: OutputBuffer_Pipeline_VITIS_LOOP_329_1 : ifc1 | {}
	Port: OutputBuffer_Pipeline_VITIS_LOOP_329_1 : sext_ln329 | {1 }
	Port: OutputBuffer_Pipeline_VITIS_LOOP_329_1 : trunc_ln329_1 | {1 }
	Port: OutputBuffer_Pipeline_VITIS_LOOP_329_1 : output_buf | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		overall_addr : 1
		icmp_ln329 : 2
		add_ln335 : 2
		br_ln329 : 3
		trunc_ln640 : 2
		tmp_cast : 3
		trunc_ln640_1 : 2
		tmp_65_cast : 3
		add_ln640 : 4
		zext_ln640 : 5
		output_buf_addr : 6
		or_ln640 : 5
		zext_ln640_1 : 5
		output_buf_addr_1 : 6
		output_buf_load : 7
		output_buf_load_1 : 7
		store_ln335 : 3
	State 2
		output_buf_addr_2 : 1
		output_buf_addr_3 : 1
		output_buf_load_2 : 2
		output_buf_load_3 : 2
	State 3
	State 4
		write_ln335 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln335_fu_149       |    0    |    36   |
|          |        add_ln640_fu_179       |    0    |    17   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln329_fu_143       |    0    |    18   |
|----------|-------------------------------|---------|---------|
|   read   | trunc_ln329_1_read_read_fu_70 |    0    |    0    |
|          |   sext_ln329_read_read_fu_76  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln335_write_fu_82    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |     sext_ln329_cast_fu_131    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln640_fu_155      |    0    |    0    |
|          |      trunc_ln640_1_fu_167     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        tmp_cast_fu_159        |    0    |    0    |
|bitconcatenate|       tmp_65_cast_fu_171      |    0    |    0    |
|          |      p_Result_55_3_fu_231     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln640_fu_185       |    0    |    0    |
|   zext   |      zext_ln640_1_fu_196      |    0    |    0    |
|          |      zext_ln640_2_fu_211      |    0    |    0    |
|          |      zext_ln640_3_fu_221      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        or_ln640_fu_190        |    0    |    0    |
|    or    |       or_ln640_1_fu_206       |    0    |    0    |
|          |       or_ln640_2_fu_216       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    71   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln640_reg_256    |   10   |
|        i_reg_240        |   29   |
|    icmp_ln329_reg_252   |    1   |
|    ifc1_addr_reg_292    |   128  |
|output_buf_addr_1_reg_267|   10   |
|output_buf_addr_2_reg_272|   10   |
|output_buf_addr_3_reg_277|   10   |
| output_buf_addr_reg_262 |   10   |
|output_buf_load_1_reg_287|   32   |
|output_buf_load_2_reg_297|   32   |
|output_buf_load_3_reg_302|   32   |
| output_buf_load_reg_282 |   32   |
| sext_ln329_cast_reg_247 |   64   |
+-------------------------+--------+
|          Total          |   400  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   4  |  10  |   40   ||    20   |
| grp_access_fu_104 |  p2  |   4  |   0  |    0   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   || 1.08857 ||    40   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   71   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   40   |
|  Register |    -   |   400  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   400  |   111  |
+-----------+--------+--------+--------+
