/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp:2396:5: warning: Added loop label VITIS_LOOP_676_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_676_1: 
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp:2396:5: note: FIX-IT applied suggested code changes
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp:2410:5: warning: Added loop label VITIS_LOOP_690_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_690_1: 
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp:2410:5: note: FIX-IT applied suggested code changes
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp:2424:5: warning: Added loop label VITIS_LOOP_704_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_704_1: 
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp:2424:5: note: FIX-IT applied suggested code changes
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp:4058:7: warning: Added loop label VITIS_LOOP_1248_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1248_1: 
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp:4058:7: note: FIX-IT applied suggested code changes
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp:34472:2: warning: Added loop label VITIS_LOOP_88_1:   [xilinx-label-all-loops]
 for(col = 0; col < cols; col++)
 ^~~
 VITIS_LOOP_88_1: 
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp:34472:2: note: FIX-IT applied suggested code changes
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp:34482:2: warning: Added loop label VITIS_LOOP_98_2:   [xilinx-label-all-loops]
 for(row = 1; row < rows + 1; row++)
 ^~~
 VITIS_LOOP_98_2: 
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp:34482:2: note: FIX-IT applied suggested code changes
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp:34502:3: warning: Added loop label VITIS_LOOP_118_3:   [xilinx-label-all-loops]
  for(col = 0; col < cols; col++)
  ^~~
  VITIS_LOOP_118_3: 
/home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp:34502:3: note: FIX-IT applied suggested code changes
