Dual-clock pipelined register file