 
****************************************
Report : qor
Design : pe_tile_new
Version: L-2016.03-SP5-5
Date   : Wed May  8 19:29:45 2019
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          1.52
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         78
  Hierarchical Port Count:       3370
  Leaf Cell Count:               7835
  Buf/Inv Cell Count:             985
  Buf Cell Count:                  14
  Inv Cell Count:                 971
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6560
  Sequential Cell Count:         1275
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7535.631657
  Noncombinational Area:  6373.861212
  Buf/Inv Area:            525.495617
  Total Buffer Area:            10.58
  Total Inverter Area:         514.91
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             13909.492869
  Design Area:           13909.492869


  Design Rules
  -----------------------------------
  Total Number of Nets:          8837
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  0.58
  Mapping Optimization:                8.02
  -----------------------------------------
  Overall Compile Time:               26.55
  Overall Compile Wall Clock Time:    27.60

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
