// Seed: 3374682742
module module_0 (
    output tri1 id_0,
    input  wand id_1
);
  logic id_3;
  module_2 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  assign module_1.id_1  = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd33,
    parameter id_6 = 32'd87
) (
    output wire id_0,
    output uwire id_1,
    input uwire id_2,
    output uwire id_3,
    input wor void _id_4
);
  logic _id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  wire [id_6 : id_4] id_7;
endmodule
module module_2 (
    output wire id_0
);
  module_3 modCall_1 ();
  wire id_2;
endmodule
module module_3 ();
  wire id_1, id_2;
endmodule
