

================================================================
== Vitis HLS Report for 'Cnn_Pipeline_L2'
================================================================
* Date:           Mon Apr 22 01:54:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Cnn
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13065|    13065|  52.260 us|  52.260 us|  13065|  13065|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L2      |    13063|    13063|        69|          1|          1|  12996|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      840|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    81|    19507|    14464|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1386|    -|
|Register             |        -|     -|     1806|      256|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    81|    21313|    16946|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     3|        2|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |mul_12s_7ns_12_1_1_U64     |mul_12s_7ns_12_1_1     |        0|   1|     0|     5|    0|
    |mul_64ns_66ns_129_5_1_U57  |mul_64ns_66ns_129_5_1  |        0|  16|   441|   249|    0|
    |mul_64ns_66ns_129_5_1_U58  |mul_64ns_66ns_129_5_1  |        0|  16|   441|   249|    0|
    |mul_64ns_66ns_129_5_1_U59  |mul_64ns_66ns_129_5_1  |        0|  16|   441|   249|    0|
    |mul_64ns_66ns_129_5_1_U60  |mul_64ns_66ns_129_5_1  |        0|  16|   441|   249|    0|
    |mul_64ns_66ns_129_5_1_U61  |mul_64ns_66ns_129_5_1  |        0|  16|   441|   249|    0|
    |urem_64ns_4ns_3_68_1_U62   |urem_64ns_4ns_3_68_1   |        0|   0|  8651|  6607|    0|
    |urem_64ns_4ns_3_68_1_U63   |urem_64ns_4ns_3_68_1   |        0|   0|  8651|  6607|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |Total                      |                       |        0|  81| 19507| 14464|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln1391_1_fu_1411_p2             |         +|   0|  0|  19|          12|          12|
    |add_ln1391_2_fu_1416_p2             |         +|   0|  0|  19|          12|          12|
    |add_ln1391_3_fu_1421_p2             |         +|   0|  0|  19|          12|          12|
    |add_ln1391_fu_1406_p2               |         +|   0|  0|  19|          12|          12|
    |i_6_fu_1181_p2                      |         +|   0|  0|  21|          14|           1|
    |index1_7_fu_1314_p2                 |         +|   0|  0|  71|          64|           1|
    |index2_7_fu_1308_p2                 |         +|   0|  0|  71|          64|           1|
    |sub_ln1342_fu_1436_p2               |         -|   0|  0|  12|           4|           3|
    |sub_ln56_fu_1453_p2                 |         -|   0|  0|  12|           4|           3|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state69_pp0_stage0_iter68  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2262                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2265                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2270                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2273                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2276                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2282                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op295_read_state69     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1376_fu_1175_p2              |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln1393_fu_1302_p2              |      icmp|   0|  0|  71|          64|           6|
    |icmp_ln56_fu_1281_p2                |      icmp|   0|  0|   9|           2|           1|
    |or_ln56_1_fu_1236_p2                |        or|   0|  0|  64|          64|           2|
    |or_ln56_2_fu_1242_p2                |        or|   0|  0|  64|          64|           1|
    |or_ln56_fu_1230_p2                  |        or|   0|  0|  64|          64|           2|
    |index1_8_fu_1328_p3                 |    select|   0|  0|  63|           1|           1|
    |index2_8_fu_1320_p3                 |    select|   0|  0|  63|           1|          64|
    |select_ln1342_1_fu_1204_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln1342_fu_1442_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln56_1_fu_1261_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln56_fu_1459_p3              |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |grp_fu_1218_p0                      |       xor|   0|  0|  64|          64|          64|
    |grp_fu_1275_p0                      |       xor|   0|  0|  64|          64|          64|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 840|         614|         296|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_1111_p4   |  14|          3|  512|       1536|
    |i_2_fu_160                        |   9|          2|   14|         28|
    |index1_fu_168                     |   9|          2|   64|        128|
    |index2_fu_164                     |   9|          2|   64|        128|
    |merlin_gmem_Cnn_128_0_blk_n_R     |   9|          2|    1|          2|
    |merlin_input_8_0_buf_25_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_25_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_26_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_26_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_27_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_27_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_28_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_28_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_29_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_29_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_30_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_30_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_31_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_31_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_32_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_32_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_33_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_33_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_34_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_34_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_35_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_35_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_36_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_36_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_37_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_37_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_38_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_38_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_39_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_39_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_40_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_40_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_41_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_41_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_42_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_42_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_43_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_43_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_44_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_44_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_45_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_45_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_46_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_46_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_47_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_47_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_48_address0  |  26|          5|   12|         60|
    |merlin_input_8_0_buf_48_d0        |  26|          5|   32|        160|
    |merlin_input_8_0_buf_address0     |  26|          5|   12|         60|
    |merlin_input_8_0_buf_d0           |  26|          5|   32|        160|
    |shiftreg_fu_156                   |   9|          2|  384|        768|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |1386|        269| 2142|       8096|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |add_ln1391_1_reg_1867                     |   12|   0|   12|          0|
    |add_ln1391_2_reg_1872                     |   12|   0|   12|          0|
    |add_ln1391_3_reg_1877                     |   12|   0|   12|          0|
    |add_ln1391_reg_1862                       |   12|   0|   12|          0|
    |ap_CS_fsm                                 |    1|   0|    1|          0|
    |ap_done_reg                               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg          |    1|   0|    1|          0|
    |i_2_fu_160                                |   14|   0|   14|          0|
    |icmp_ln1376_reg_1784                      |    1|   0|    1|          0|
    |icmp_ln56_reg_1818                        |    1|   0|    1|          0|
    |index1_fu_168                             |   64|   0|   64|          0|
    |index2_fu_164                             |   64|   0|   64|          0|
    |merlin_gmem_Cnn_128_0_addr_read_reg_1890  |  512|   0|  512|          0|
    |select_ln1342_reg_1882                    |    3|   0|    3|          0|
    |select_ln56_reg_1886                      |    3|   0|    3|          0|
    |shiftreg_fu_156                           |  384|   0|  384|          0|
    |tmp_163_reg_1808                          |    1|   0|    1|          0|
    |tmp_reg_1793                              |    1|   0|    1|          0|
    |udiv_ln1391_1_cast_reg_1852               |   12|   0|   12|          0|
    |udiv_ln1391_2_cast_reg_1857               |   12|   0|   12|          0|
    |udiv_ln1_cast_reg_1842                    |   12|   0|   12|          0|
    |udiv_ln2_cast_reg_1847                    |   12|   0|   12|          0|
    |udiv_ln_cast_reg_1837                     |   12|   0|   12|          0|
    |add_ln1391_1_reg_1867                     |   64|  32|   12|          0|
    |add_ln1391_2_reg_1872                     |   64|  32|   12|          0|
    |add_ln1391_3_reg_1877                     |   64|  32|   12|          0|
    |add_ln1391_reg_1862                       |   64|  32|   12|          0|
    |icmp_ln1376_reg_1784                      |   64|  32|    1|          0|
    |icmp_ln56_reg_1818                        |   64|  32|    1|          0|
    |tmp_163_reg_1808                          |   64|  32|    1|          0|
    |tmp_reg_1793                              |   64|  32|    1|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     | 1806| 256| 1346|          0|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|          Cnn_Pipeline_L2|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|          Cnn_Pipeline_L2|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|          Cnn_Pipeline_L2|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|          Cnn_Pipeline_L2|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|          Cnn_Pipeline_L2|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|          Cnn_Pipeline_L2|  return value|
|m_axi_merlin_gmem_Cnn_128_0_AWVALID   |  out|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWREADY   |   in|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWADDR    |  out|   64|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWID      |  out|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWLEN     |  out|   32|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWSIZE    |  out|    3|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWBURST   |  out|    2|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWLOCK    |  out|    2|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWCACHE   |  out|    4|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWPROT    |  out|    3|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWQOS     |  out|    4|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWREGION  |  out|    4|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWUSER    |  out|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WVALID    |  out|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WREADY    |   in|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WDATA     |  out|  512|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WSTRB     |  out|   64|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WLAST     |  out|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WID       |  out|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WUSER     |  out|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARVALID   |  out|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARREADY   |   in|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARADDR    |  out|   64|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARID      |  out|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARLEN     |  out|   32|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARSIZE    |  out|    3|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARBURST   |  out|    2|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARLOCK    |  out|    2|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARCACHE   |  out|    4|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARPROT    |  out|    3|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARQOS     |  out|    4|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARREGION  |  out|    4|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARUSER    |  out|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RVALID    |   in|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RREADY    |  out|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RDATA     |   in|  512|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RLAST     |   in|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RID       |   in|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RFIFONUM  |   in|    9|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RUSER     |   in|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RRESP     |   in|    2|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BVALID    |   in|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BREADY    |  out|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BRESP     |   in|    2|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BID       |   in|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BUSER     |   in|    1|       m_axi|    merlin_gmem_Cnn_128_0|       pointer|
|merlin_input_8_0_buf_address0         |  out|   12|   ap_memory|     merlin_input_8_0_buf|         array|
|merlin_input_8_0_buf_ce0              |  out|    1|   ap_memory|     merlin_input_8_0_buf|         array|
|merlin_input_8_0_buf_we0              |  out|    1|   ap_memory|     merlin_input_8_0_buf|         array|
|merlin_input_8_0_buf_d0               |  out|   32|   ap_memory|     merlin_input_8_0_buf|         array|
|merlin_input_8_0_buf_25_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_25|         array|
|merlin_input_8_0_buf_25_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_25|         array|
|merlin_input_8_0_buf_25_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_25|         array|
|merlin_input_8_0_buf_25_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_25|         array|
|merlin_input_8_0_buf_26_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_26|         array|
|merlin_input_8_0_buf_26_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_26|         array|
|merlin_input_8_0_buf_26_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_26|         array|
|merlin_input_8_0_buf_26_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_26|         array|
|merlin_input_8_0_buf_27_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_27|         array|
|merlin_input_8_0_buf_27_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_27|         array|
|merlin_input_8_0_buf_27_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_27|         array|
|merlin_input_8_0_buf_27_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_27|         array|
|merlin_input_8_0_buf_28_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_28|         array|
|merlin_input_8_0_buf_28_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_28|         array|
|merlin_input_8_0_buf_28_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_28|         array|
|merlin_input_8_0_buf_28_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_28|         array|
|merlin_input_8_0_buf_29_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_29|         array|
|merlin_input_8_0_buf_29_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_29|         array|
|merlin_input_8_0_buf_29_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_29|         array|
|merlin_input_8_0_buf_29_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_29|         array|
|merlin_input_8_0_buf_30_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_30|         array|
|merlin_input_8_0_buf_30_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_30|         array|
|merlin_input_8_0_buf_30_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_30|         array|
|merlin_input_8_0_buf_30_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_30|         array|
|merlin_input_8_0_buf_31_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_31|         array|
|merlin_input_8_0_buf_31_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_31|         array|
|merlin_input_8_0_buf_31_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_31|         array|
|merlin_input_8_0_buf_31_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_31|         array|
|merlin_input_8_0_buf_32_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_32|         array|
|merlin_input_8_0_buf_32_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_32|         array|
|merlin_input_8_0_buf_32_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_32|         array|
|merlin_input_8_0_buf_32_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_32|         array|
|merlin_input_8_0_buf_33_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_33|         array|
|merlin_input_8_0_buf_33_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_33|         array|
|merlin_input_8_0_buf_33_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_33|         array|
|merlin_input_8_0_buf_33_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_33|         array|
|merlin_input_8_0_buf_34_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_34|         array|
|merlin_input_8_0_buf_34_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_34|         array|
|merlin_input_8_0_buf_34_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_34|         array|
|merlin_input_8_0_buf_34_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_34|         array|
|merlin_input_8_0_buf_35_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_35|         array|
|merlin_input_8_0_buf_35_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_35|         array|
|merlin_input_8_0_buf_35_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_35|         array|
|merlin_input_8_0_buf_35_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_35|         array|
|merlin_input_8_0_buf_36_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_36|         array|
|merlin_input_8_0_buf_36_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_36|         array|
|merlin_input_8_0_buf_36_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_36|         array|
|merlin_input_8_0_buf_36_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_36|         array|
|merlin_input_8_0_buf_37_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_37|         array|
|merlin_input_8_0_buf_37_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_37|         array|
|merlin_input_8_0_buf_37_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_37|         array|
|merlin_input_8_0_buf_37_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_37|         array|
|merlin_input_8_0_buf_38_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_38|         array|
|merlin_input_8_0_buf_38_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_38|         array|
|merlin_input_8_0_buf_38_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_38|         array|
|merlin_input_8_0_buf_38_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_38|         array|
|merlin_input_8_0_buf_39_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_39|         array|
|merlin_input_8_0_buf_39_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_39|         array|
|merlin_input_8_0_buf_39_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_39|         array|
|merlin_input_8_0_buf_39_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_39|         array|
|merlin_input_8_0_buf_40_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_40|         array|
|merlin_input_8_0_buf_40_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_40|         array|
|merlin_input_8_0_buf_40_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_40|         array|
|merlin_input_8_0_buf_40_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_40|         array|
|merlin_input_8_0_buf_41_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_41|         array|
|merlin_input_8_0_buf_41_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_41|         array|
|merlin_input_8_0_buf_41_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_41|         array|
|merlin_input_8_0_buf_41_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_41|         array|
|merlin_input_8_0_buf_42_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_42|         array|
|merlin_input_8_0_buf_42_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_42|         array|
|merlin_input_8_0_buf_42_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_42|         array|
|merlin_input_8_0_buf_42_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_42|         array|
|merlin_input_8_0_buf_43_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_43|         array|
|merlin_input_8_0_buf_43_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_43|         array|
|merlin_input_8_0_buf_43_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_43|         array|
|merlin_input_8_0_buf_43_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_43|         array|
|merlin_input_8_0_buf_44_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_44|         array|
|merlin_input_8_0_buf_44_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_44|         array|
|merlin_input_8_0_buf_44_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_44|         array|
|merlin_input_8_0_buf_44_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_44|         array|
|merlin_input_8_0_buf_45_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_45|         array|
|merlin_input_8_0_buf_45_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_45|         array|
|merlin_input_8_0_buf_45_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_45|         array|
|merlin_input_8_0_buf_45_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_45|         array|
|merlin_input_8_0_buf_46_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_46|         array|
|merlin_input_8_0_buf_46_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_46|         array|
|merlin_input_8_0_buf_46_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_46|         array|
|merlin_input_8_0_buf_46_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_46|         array|
|merlin_input_8_0_buf_47_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_47|         array|
|merlin_input_8_0_buf_47_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_47|         array|
|merlin_input_8_0_buf_47_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_47|         array|
|merlin_input_8_0_buf_47_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_47|         array|
|merlin_input_8_0_buf_48_address0      |  out|   12|   ap_memory|  merlin_input_8_0_buf_48|         array|
|merlin_input_8_0_buf_48_ce0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_48|         array|
|merlin_input_8_0_buf_48_we0           |  out|    1|   ap_memory|  merlin_input_8_0_buf_48|         array|
|merlin_input_8_0_buf_48_d0            |  out|   32|   ap_memory|  merlin_input_8_0_buf_48|         array|
|sext_ln84                             |   in|   58|     ap_none|                sext_ln84|        scalar|
+--------------------------------------+-----+-----+------------+-------------------------+--------------+

