<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="tconcept"/>
<meta name="DC.Title" content="On-Chip Debug option"/>
<meta name="abstract" content="On-chip debug module with JTAG compatible interface"/>
<meta name="description" content="On-chip debug module with JTAG compatible interface"/>
<meta name="DC.Relation" scheme="URI" content="../../config/options/opt.debugEnabled.html"/>
<meta name="DC.Relation" scheme="URI" content="../../config/options/opt.dataTraps.html"/>
<meta name="DC.Relation" scheme="URI" content="../../config/options/opt.debugAPB.html"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="opt-ocd"/>
<link rel="stylesheet" type="text/css" href="../../commonltr.css"/>
<link rel="stylesheet" type="text/css" href="../../cadence.css"/>
<title>On-Chip Debug option</title>
</head>
<body id="opt-ocd">


    <h1 class="title topictitle1">On-Chip Debug option</h1>

    
    <div class="body conbody"><p class="shortdesc">On-chip debug module with JTAG compatible interface</p>

        <dl class="dl">
            
                <dt class="dt dlterm">On-Chip Debug option</dt>

                <dd class="dd"><span class="ph">Selected</span></dd>

            
        </dl>

        <p class="p"><span class="ph">Cadence</span> recommends that OCD is selected; it is required in
            most debugging scenarions on hardware.</p>

        <div class="p">OCD support provides access to and control of the software-visible state of the processor
            through an IEEE 1149.1 Test Access Port (TAP), also known as JTAG (from the Joint Test
            Action Group that originated the standard). Through this TAP, an external debug agent
                can:<ul class="ul" id="opt-ocd__ul_t1f_5vg_v3">
                <li class="li">Generate an interrupt to put the processor in the debug mode.</li>

                <li class="li">Gain control of the processor upon any debug exception.</li>

                <li class="li">Read and write any software visible register and/or memory location.</li>

                <li class="li">Resume normal mode of operation.</li>

                <li class="li">Communicate with a running system via the DDR register.</li>

            </ul>
The OCD support feature requires an external TAP controller, and <span class="ph">Cadence</span> provides an example TAP controller that implements
            OCD support. See the <em class="ph i"><span class="ph"><em class="ph i">Xtensa Debug Guide</em></span></em> for more information.</div>

        <div class="note note"><span class="notetitle">Note:</span> Starting with LX5/X10, the OCD option includes two new instructions
            LDDR32.P and SDDR32.P to speed up memory download/upload through the Debug Module. This
            is a replacement for the Debug Instruction Register Array option of LX4/X9 and earlier
            processors.</div>

    </div>

<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong> <a class="link" href="../../config/options/opt.debugEnabled.html">Debug option</a></div>
<div class="previouslink"><strong>Previous topic:</strong> <a class="link" href="../../config/options/opt.dataTraps.html">Count of HW Data Traps</a></div>
<div class="nextlink"><strong>Next topic:</strong> <a class="link" href="../../config/options/opt.debugAPB.html" title="Configure APB access to the Access Port module of the processor">APB Debug Access option</a></div>
</div>
</div>

</body>
</html>