-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_ofdm_demod.vhd
-- Created: 2024-10-04 15:18:54
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_ofdm_demod
-- Source Path: HDLRx/full_rx/rx_demodulator_full/ofdm_demod
-- Hierarchy Level: 2
-- Model version: 1.101
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_ofdm_demod IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        data_in_re                        :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        data_in_im                        :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        valid_in                          :   IN    std_logic;
        cp_len                            :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        reset                             :   IN    std_logic;
        data_out_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
        data_out_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
        valid_out                         :   OUT   std_logic;
        ready                             :   OUT   std_logic
        );
END full_rx_ip_src_ofdm_demod;


ARCHITECTURE rtl OF full_rx_ip_src_ofdm_demod IS

  -- Component Declarations
  COMPONENT full_rx_ip_src_OFDM_Demodulator
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          data_re                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          data_im                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          valid                           :   IN    std_logic;
          FFTLen                          :   IN    std_logic_vector(8 DOWNTO 0);  -- ufix9
          CPLen                           :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          numLgSc                         :   IN    std_logic_vector(5 DOWNTO 0);  -- ufix6
          numRgSc                         :   IN    std_logic_vector(5 DOWNTO 0);  -- ufix6
          reset                           :   IN    std_logic;
          data_re_1                       :   OUT   std_logic_vector(21 DOWNTO 0);  -- sfix22_En12
          data_im_1                       :   OUT   std_logic_vector(21 DOWNTO 0);  -- sfix22_En12
          valid_1                         :   OUT   std_logic;
          ready                           :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_rx_ip_src_OFDM_Demodulator
    USE ENTITY work.full_rx_ip_src_OFDM_Demodulator(rtl);

  -- Signals
  SIGNAL Constant2_out1                   : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Constant4_out1                   : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL Constant3_out1                   : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL data_re                          : std_logic_vector(21 DOWNTO 0);  -- ufix22
  SIGNAL data_im                          : std_logic_vector(21 DOWNTO 0);  -- ufix22
  SIGNAL valid                            : std_logic;
  SIGNAL data_re_signed                   : signed(21 DOWNTO 0);  -- sfix22_En12
  SIGNAL data_im_signed                   : signed(21 DOWNTO 0);  -- sfix22_En12
  SIGNAL Data_Type_Conversion_out1_re     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL Data_Type_Conversion_out1_im     : signed(11 DOWNTO 0);  -- sfix12_En10

BEGIN
  u_OFDM_Demodulator : full_rx_ip_src_OFDM_Demodulator
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              data_re => data_in_re,  -- sfix14_En12
              data_im => data_in_im,  -- sfix14_En12
              valid => valid_in,
              FFTLen => std_logic_vector(Constant2_out1),  -- ufix9
              CPLen => cp_len,  -- uint8
              numLgSc => std_logic_vector(Constant4_out1),  -- ufix6
              numRgSc => std_logic_vector(Constant3_out1),  -- ufix6
              reset => reset,
              data_re_1 => data_re,  -- sfix22_En12
              data_im_1 => data_im,  -- sfix22_En12
              valid_1 => valid,
              ready => ready
              );

  Constant2_out1 <= to_unsigned(16#100#, 9);

  Constant4_out1 <= to_unsigned(16#1A#, 6);

  Constant3_out1 <= to_unsigned(16#19#, 6);

  data_re_signed <= signed(data_re);

  data_im_signed <= signed(data_im);

  Data_Type_Conversion_out1_re <= data_re_signed(13 DOWNTO 2);
  Data_Type_Conversion_out1_im <= data_im_signed(13 DOWNTO 2);

  data_out_re <= std_logic_vector(Data_Type_Conversion_out1_re);

  data_out_im <= std_logic_vector(Data_Type_Conversion_out1_im);

  valid_out <= valid;

END rtl;

