
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.089645                       # Number of seconds simulated
sim_ticks                                 89645078000                       # Number of ticks simulated
final_tick                                89645078000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 245929                       # Simulator instruction rate (inst/s)
host_op_rate                                   270612                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29191051                       # Simulator tick rate (ticks/s)
host_mem_usage                                 725648                       # Number of bytes of host memory used
host_seconds                                  3070.98                       # Real time elapsed on the host
sim_insts                                   755242106                       # Number of instructions simulated
sim_ops                                     831044247                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst           235648                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data           210496                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst            78272                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           117632                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst           138560                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data           113856                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst           131264                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data           123968                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst           168448                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data           140928                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst           149120                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data           169792                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst           125120                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data           150272                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst           142464                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data            80384                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2276224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst       235648                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst        78272                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst       138560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst       131264                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst       168448                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst       149120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst       125120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst       142464                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         1168896                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       530560                       # Number of bytes written to this memory
system.physmem.bytes_written::total            530560                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst              3682                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              3289                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst              1223                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1838                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst              2165                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              1779                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst              2051                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data              1937                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst              2632                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data              2202                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst              2330                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data              2653                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst              1955                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data              2348                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst              2226                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data              1256                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35566                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8290                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8290                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst             2628678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             2348104                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              873132                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             1312197                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst             1545651                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             1270075                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst             1464263                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data             1382876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst             1879055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data             1572066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst             1663449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data             1894047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst             1395726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data             1676300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst             1589200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data              896692                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                25391511                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        2628678                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         873132                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst        1545651                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst        1464263                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst        1879055                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst        1663449                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst        1395726                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst        1589200                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           13039154                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5918451                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5918451                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5918451                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            2628678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            2348104                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             873132                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            1312197                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst            1545651                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            1270075                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst            1464263                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data            1382876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst            1879055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data            1572066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst            1663449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data            1894047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst            1395726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data            1676300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst            1589200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data             896692                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               31309962                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               18348466                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         11248792                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           437840                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             9922541                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8657991                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.255785                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                2280515                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             40666                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         568324                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            564282                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            4042                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         9604                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              234468                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    89645078000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        89645079                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          21594055                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     102867576                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   18348466                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          11502788                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     67496357                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 883967                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          432                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                 14284367                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               105864                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          89532839                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.298200                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895893                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                26562077     29.67%     29.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 9709991     10.85%     40.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                53260771     59.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            89532839                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.204679                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.147498                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                19057979                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             11144861                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 47550360                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             11370739                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                408900                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             4907485                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                33380                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             114158389                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                58361                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                408900                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                21567381                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1314543                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        554646                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 56379723                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              9307646                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             113563455                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               7062417                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 55568                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  3747                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          142513140                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            524441970                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       144901392                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            124013068                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                18500072                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             21440                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         10147                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  9990832                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14661049                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9273312                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          4358182                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1657557                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 112390586                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              19160                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                102385765                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          1408670                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       11875891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     47321579                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           950                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     89532839                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.143555                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.565006                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            8786935      9.81%      9.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           59106043     66.02%     75.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           21639861     24.17%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       89532839                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               60753638     93.94%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2469382      3.82%     97.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              1448258      2.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             78843643     77.01%     77.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              523611      0.51%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         11308      0.01%     77.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            14198153     13.87%     91.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8809034      8.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             102385765                       # Type of FU issued
system.cpu0.iq.rate                          1.142124                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   64671278                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.631643                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         360384285                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        124287359                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    102030703                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                18                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             167057027                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         1907476                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1075695                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          295                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1759                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       613220                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads       134963                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         1514                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                408900                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1280089                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                27230                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          112409784                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            82184                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14661049                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             9273312                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              9860                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   365                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 3779                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1759                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        217308                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       210035                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              427343                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            102249429                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             14150414                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           136336                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           38                       # number of nop insts executed
system.cpu0.iew.exec_refs                    22935999                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                15954077                       # Number of branches executed
system.cpu0.iew.exec_stores                   8785585                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.140603                       # Inst execution rate
system.cpu0.iew.wb_sent                     102053552                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    102030719                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 73141727                       # num instructions producing a value
system.cpu0.iew.wb_consumers                168229713                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.138163                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.434773                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       11875943                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          18210                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           404757                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     87876252                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.144039                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.035348                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     13304833     15.14%     15.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     61199162     69.64%     84.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8098342      9.22%     94.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2442366      2.78%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1033735      1.18%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       269496      0.31%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       510308      0.58%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       877437      1.00%     99.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       140573      0.16%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     87876252                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            88962893                       # Number of instructions committed
system.cpu0.commit.committedOps             100533855                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      22245446                       # Number of memory references committed
system.cpu0.commit.loads                     13585354                       # Number of loads committed
system.cpu0.commit.membars                       9126                       # Number of memory barriers committed
system.cpu0.commit.branches                  15793931                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 90891667                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             2565443                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        77771953     77.36%     77.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         505148      0.50%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        11308      0.01%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13585354     13.51%     91.39% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8660076      8.61%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100533855                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               140573                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   200112269                       # The number of ROB reads
system.cpu0.rob.rob_writes                  226476633                       # The number of ROB writes
system.cpu0.timesIdled                           8670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         112240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   88962893                       # Number of Instructions Simulated
system.cpu0.committedOps                    100533855                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.007668                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.007668                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.992390                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.992390                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               120109698                       # number of integer regfile reads
system.cpu0.int_regfile_writes               70931623                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1136                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                351794212                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                53227680                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               22790048                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 16263                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            85371                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          206.652929                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20012774                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            85597                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           233.802283                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle      17567494500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   206.652929                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.807238                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.807238                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20259473                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20259473                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     11560327                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11560327                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8441397                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8441397                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         6019                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6019                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4019                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4019                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     20001724                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20001724                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     20001724                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20001724                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        89309                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        89309                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        63159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63159                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          778                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          778                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         2036                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2036                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       152468                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152468                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       152468                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152468                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   1430891000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1430891000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1007897737                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1007897737                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      7664000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7664000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     18440000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18440000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       693000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       693000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2438788737                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2438788737                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2438788737                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2438788737                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11649636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11649636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8504556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8504556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         6797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         6055                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6055                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     20154192                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     20154192                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     20154192                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     20154192                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.007666                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007666                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.007426                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007426                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.114462                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.114462                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.336251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.336251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.007565                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007565                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.007565                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007565                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 16021.800714                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 16021.800714                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 15958.101569                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15958.101569                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data  9850.899743                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9850.899743                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  9056.974460                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9056.974460                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 15995.413706                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15995.413706                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 15995.413706                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15995.413706                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         5772                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              948                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     6.088608                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        50288                       # number of writebacks
system.cpu0.dcache.writebacks::total            50288                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        20292                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        20292                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        38341                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        38341                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          279                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          279                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        58633                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        58633                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        58633                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        58633                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        69017                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        69017                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        24818                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        24818                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          499                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          499                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         2035                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2035                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        93835                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        93835                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        93835                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        93835                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    975149000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    975149000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    373301330                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    373301330                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      3208000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3208000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     14479000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     14479000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       560000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       560000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1348450330                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1348450330                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1348450330                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1348450330                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.005924                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005924                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.002918                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002918                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.073415                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.073415                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.336086                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.336086                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.004656                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004656                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.004656                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004656                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 14129.113117                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14129.113117                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 15041.555726                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15041.555726                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data  6428.857715                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6428.857715                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  7114.987715                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7114.987715                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 14370.440987                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14370.440987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 14370.440987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14370.440987                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           537550                       # number of replacements
system.cpu0.icache.tags.tagsinuse          254.892430                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13741710                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           537806                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            25.551426                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      19142506000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   254.892430                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.995674                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.995674                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14822177                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14822177                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     13741710                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13741710                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     13741710                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13741710                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     13741710                       # number of overall hits
system.cpu0.icache.overall_hits::total       13741710                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       542657                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       542657                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       542657                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        542657                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       542657                       # number of overall misses
system.cpu0.icache.overall_misses::total       542657                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   8587843000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8587843000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   8587843000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8587843000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   8587843000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8587843000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     14284367                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     14284367                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     14284367                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     14284367                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     14284367                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     14284367                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.037990                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.037990                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.037990                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.037990                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.037990                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.037990                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15825.545418                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15825.545418                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15825.545418                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15825.545418                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15825.545418                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15825.545418                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs     7.714286                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       537550                       # number of writebacks
system.cpu0.icache.writebacks::total           537550                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         4847                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4847                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         4847                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4847                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         4847                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4847                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       537810                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       537810                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       537810                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       537810                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       537810                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       537810                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   7446975500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7446975500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   7446975500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7446975500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   7446975500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7446975500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.037650                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.037650                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.037650                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.037650                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.037650                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.037650                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13846.852048                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13846.852048                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13846.852048                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13846.852048                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13846.852048                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13846.852048                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               14577025                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8351991                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           359856                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             8023600                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                6910462                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.126701                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                2027067                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             39358                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         453052                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            450163                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            2889                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         3026                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON    89645078000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        70551117                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          14338622                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      83955224                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   14577025                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9387692                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     55800593                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 727345                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles         3749                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 11729631                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                81802                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          70506647                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.346304                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.872391                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                18849524     26.73%     26.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8390873     11.90%     38.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43266250     61.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            70506647                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.206617                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.189991                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                12071189                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             10255855                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 36943007                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             10900625                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                335970                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             4342104                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                27990                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              93126835                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                48454                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                335970                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                14398006                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1091267                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        349840                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 45501198                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              8830365                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              92635379                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               6729573                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 54446                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                  1155                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          118484768                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            431249883                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       120563361                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            102526738                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                15958024                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             14290                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          8882                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  9503162                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11396524                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6924196                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          4201376                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1584789                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  91658945                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              17398                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 83119164                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          1191758                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       10032030                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     40858813                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           636                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     70506647                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.178884                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.527670                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            4637597      6.58%      6.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           48618936     68.96%     75.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17250114     24.47%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       70506647                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               51416895     95.05%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1970892      3.64%     98.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               706108      1.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             65064588     78.28%     78.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              483779      0.58%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11044577     13.29%     92.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6520814      7.85%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              83119164                       # Type of FU issued
system.cpu1.iq.rate                          1.178141                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   54093895                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.650799                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         292030628                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        101709790                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     82854373                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             137213059                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1731082                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       802628                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          311                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1429                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       534946                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        99661                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         1383                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                335970                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1068029                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                17328                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           91676413                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            70700                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11396524                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             6924196                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              8674                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   504                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 2112                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1429                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        176186                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       176644                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              352830                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             83014833                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             11011155                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           104331                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           70                       # number of nop insts executed
system.cpu1.iew.exec_refs                    17518093                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                12652366                       # Number of branches executed
system.cpu1.iew.exec_stores                   6506938                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.176662                       # Inst execution rate
system.cpu1.iew.wb_sent                      82868294                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     82854373                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 61950675                       # num instructions producing a value
system.cpu1.iew.wb_consumers                148338442                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.174388                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.417631                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       10032037                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          16762                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           332154                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     69112135                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.181331                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.038266                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      8090487     11.71%     11.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     50742875     73.42%     85.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6172534      8.93%     94.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1801548      2.61%     96.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       780563      1.13%     97.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       135676      0.20%     97.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       455346      0.66%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       845830      1.22%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        87276      0.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     69112135                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            72259980                       # Number of instructions committed
system.cpu1.commit.committedOps              81644313                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      16983146                       # Number of memory references committed
system.cpu1.commit.loads                     10593896                       # Number of loads committed
system.cpu1.commit.membars                       8459                       # Number of memory barriers committed
system.cpu1.commit.branches                  12530432                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 74633625                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             2318813                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        64190027     78.62%     78.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         465734      0.57%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10593896     12.98%     92.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6389250      7.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         81644313                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                87276                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   160668586                       # The number of ROB reads
system.cpu1.rob.rob_writes                  184747330                       # The number of ROB writes
system.cpu1.timesIdled                           6271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          44470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    19093961                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   72259980                       # Number of Instructions Simulated
system.cpu1.committedOps                     81644313                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.976351                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.976351                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.024222                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.024222                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                98610488                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59460135                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                285097707                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                43110619                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               17220293                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 14988                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            16268                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          142.988829                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15180266                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            16471                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           921.635966                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   142.988829                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.558550                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.558550                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          203                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15247548                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15247548                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      8807037                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8807037                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6366926                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6366926                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         5292                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5292                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3141                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3141                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     15173963                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15173963                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     15173963                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15173963                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        23879                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        23879                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        14424                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        14424                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          690                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          690                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         2239                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2239                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        38303                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         38303                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        38303                       # number of overall misses
system.cpu1.dcache.overall_misses::total        38303                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    395261000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    395261000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    257246214                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    257246214                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      6450000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6450000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     19818000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     19818000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       711000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       711000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    652507214                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    652507214                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    652507214                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    652507214                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      8830916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8830916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      6381350                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6381350                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         5982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     15212266                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15212266                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     15212266                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15212266                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.002704                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002704                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.002260                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002260                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.115346                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.115346                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.416171                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.416171                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.002518                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002518                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.002518                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002518                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 16552.661334                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16552.661334                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 17834.596090                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17834.596090                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  9347.826087                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  9347.826087                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8851.272890                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8851.272890                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 17035.407514                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17035.407514                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 17035.407514                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17035.407514                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         5240                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1025                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     5.112195                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         8125                       # number of writebacks
system.cpu1.dcache.writebacks::total             8125                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         6584                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6584                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         6188                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6188                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          241                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          241                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        12772                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12772                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        12772                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12772                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        17295                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        17295                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         8236                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         8236                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          449                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          449                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         2239                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2239                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        25531                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        25531                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        25531                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        25531                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    248074000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    248074000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    128327321                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    128327321                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      2991000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2991000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     15428500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     15428500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       596500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       596500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    376401321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    376401321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    376401321                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    376401321                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.001958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.001291                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001291                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.075059                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.075059                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.416171                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.416171                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.001678                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001678                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.001678                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001678                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14343.683145                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14343.683145                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 15581.267727                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15581.267727                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  6661.469933                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6661.469933                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  6890.799464                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6890.799464                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 14742.913360                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14742.913360                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 14742.913360                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14742.913360                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           176871                       # number of replacements
system.cpu1.icache.tags.tagsinuse          195.343738                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11549354                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           177127                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            65.203803                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      89527191000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   195.343738                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.763061                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.763061                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11906762                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11906762                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     11549354                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11549354                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     11549354                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11549354                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     11549354                       # number of overall hits
system.cpu1.icache.overall_hits::total       11549354                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       180277                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       180277                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       180277                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        180277                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       180277                       # number of overall misses
system.cpu1.icache.overall_misses::total       180277                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   3030974000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3030974000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   3030974000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3030974000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   3030974000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3030974000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     11729631                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11729631                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     11729631                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11729631                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     11729631                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11729631                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.015369                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.015369                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.015369                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.015369                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.015369                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.015369                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16812.871304                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16812.871304                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16812.871304                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16812.871304                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16812.871304                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16812.871304                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       176871                       # number of writebacks
system.cpu1.icache.writebacks::total           176871                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         3146                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3146                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         3146                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3146                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         3146                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3146                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       177131                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       177131                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       177131                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       177131                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       177131                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       177131                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   2641324500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2641324500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   2641324500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2641324500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   2641324500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2641324500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.015101                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.015101                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.015101                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.015101                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.015101                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.015101                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14911.700944                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14911.700944                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14911.700944                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14911.700944                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14911.700944                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14911.700944                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               14525749                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          8283687                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           363812                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             7988777                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                6889690                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.242112                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                2031378                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             39551                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         454270                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            451467                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            2803                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         2994                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON    89645078000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        70550791                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          14345042                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      83800728                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   14525749                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9372535                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     55767148                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 733837                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles         4862                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 11759712                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                81813                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          70483982                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.344862                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.872910                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                18891111     26.80%     26.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8394494     11.91%     38.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                43198377     61.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            70483982                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.205891                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.187807                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                12053432                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             10276986                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 37006634                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             10807602                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                339327                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             4356460                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                27860                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              93033352                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                48176                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                339327                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                14377524                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1227214                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        312899                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 45452529                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              8774488                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              92531917                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               6666171                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 60096                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                   719                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          118157400                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            430802026                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       120504501                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            102090468                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                16066926                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             13096                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          7683                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  9478048                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            11378654                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6940680                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          4267590                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1634476                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  91543571                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              15677                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 82937670                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          1195082                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       10115310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     41180242                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           495                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     70483982                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.176688                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.530232                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            4781519      6.78%      6.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           48467256     68.76%     75.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           17235207     24.45%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       70483982                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               50915410     95.04%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     95.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1958158      3.66%     98.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               696787      1.30%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             64899869     78.25%     78.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              483103      0.58%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.84% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11015659     13.28%     92.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            6533633      7.88%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              82937670                       # Type of FU issued
system.cpu2.iq.rate                          1.175574                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   53570355                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.645911                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         291124759                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        101675945                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     82674400                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             136508025                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1735525                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       805468                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          324                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1393                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       543946                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        98351                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          719                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                339327                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1135438                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                40184                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           91559325                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            73729                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             11378654                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             6940680                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              7570                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  4575                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                 5701                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1393                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        180062                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       177096                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              357158                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             82831614                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             10981916                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           106056                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           77                       # number of nop insts executed
system.cpu2.iew.exec_refs                    17501331                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                12598368                       # Number of branches executed
system.cpu2.iew.exec_stores                   6519415                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.174071                       # Inst execution rate
system.cpu2.iew.wb_sent                      82687233                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     82674400                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 61801597                       # num instructions producing a value
system.cpu2.iew.wb_consumers                147972819                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.171842                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.417655                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       10115324                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          15182                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           336221                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     69079038                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.178996                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.052313                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      8522393     12.34%     12.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     50215605     72.69%     85.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6174378      8.94%     93.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1830366      2.65%     96.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       784945      1.14%     97.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       129049      0.19%     97.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       471514      0.68%     98.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       831934      1.20%     99.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       118854      0.17%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     69079038                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            72053342                       # Number of instructions committed
system.cpu2.commit.committedOps              81443938                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      16969920                       # Number of memory references committed
system.cpu2.commit.loads                     10573186                       # Number of loads committed
system.cpu2.commit.membars                       7872                       # Number of memory barriers committed
system.cpu2.commit.branches                  12470165                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 74503479                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             2323226                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64002921     78.59%     78.59% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         465691      0.57%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       10573186     12.98%     92.15% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       6396734      7.85%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         81443938                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               118854                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   160495923                       # The number of ROB reads
system.cpu2.rob.rob_writes                  184523600                       # The number of ROB writes
system.cpu2.timesIdled                           6673                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          66809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    19094287                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   72053342                       # Number of Instructions Simulated
system.cpu2.committedOps                     81443938                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.979147                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.979147                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.021297                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.021297                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                98414308                       # number of integer regfile reads
system.cpu2.int_regfile_writes               59422549                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                284479378                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                42729368                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               17195001                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 12867                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            84740                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          164.855902                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15041638                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            84958                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           177.047930                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   164.855902                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.643968                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.643968                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15287337                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15287337                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      8706361                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8706361                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      6328377                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6328377                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         5159                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5159                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         3978                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3978                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     15034738                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15034738                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     15034738                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15034738                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        92619                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        92619                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        60630                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        60630                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          467                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          467                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1201                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1201                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       153249                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        153249                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       153249                       # number of overall misses
system.cpu2.dcache.overall_misses::total       153249                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1254653000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1254653000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    964077345                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    964077345                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data      4130000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4130000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     14978000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     14978000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       494000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       494000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   2218730345                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2218730345                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   2218730345                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2218730345                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      8798980                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8798980                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      6389007                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6389007                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         5626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5179                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5179                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     15187987                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15187987                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     15187987                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15187987                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.010526                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010526                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.009490                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.009490                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.083007                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.083007                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.231898                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.231898                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.010090                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010090                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.010090                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010090                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 13546.388970                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 13546.388970                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 15900.995299                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 15900.995299                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  8843.683084                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  8843.683084                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 12471.273938                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12471.273938                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 14477.943380                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 14477.943380                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 14477.943380                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 14477.943380                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2502                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              541                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     4.624769                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        43041                       # number of writebacks
system.cpu2.dcache.writebacks::total            43041                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        25694                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        25694                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        38517                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        38517                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data          111                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        64211                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64211                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        64211                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64211                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        66925                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        66925                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        22113                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22113                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          356                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          356                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         1201                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1201                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        89038                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        89038                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        89038                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        89038                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    919193000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    919193000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    311216395                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    311216395                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data      2252000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2252000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     12628000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     12628000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       423500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       423500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1230409395                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1230409395                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1230409395                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1230409395                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.007606                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007606                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.003461                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.003461                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.063278                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.063278                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.231898                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.231898                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.005862                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005862                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.005862                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005862                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 13734.673142                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13734.673142                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 14073.911048                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 14073.911048                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  6325.842697                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6325.842697                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 10514.571191                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10514.571191                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 13818.924448                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13818.924448                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 13818.924448                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13818.924448                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements           175590                       # number of replacements
system.cpu2.icache.tags.tagsinuse          194.098732                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11580544                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           175844                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            65.856919                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   194.098732                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.758198                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.758198                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         11935560                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        11935560                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     11580544                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11580544                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     11580544                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11580544                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     11580544                       # number of overall hits
system.cpu2.icache.overall_hits::total       11580544                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       179168                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       179168                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       179168                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        179168                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       179168                       # number of overall misses
system.cpu2.icache.overall_misses::total       179168                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   3029249000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3029249000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   3029249000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3029249000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   3029249000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3029249000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     11759712                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11759712                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     11759712                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11759712                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     11759712                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11759712                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.015236                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.015236                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.015236                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.015236                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.015236                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.015236                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16907.310457                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16907.310457                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16907.310457                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16907.310457                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16907.310457                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16907.310457                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs     4.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks       175590                       # number of writebacks
system.cpu2.icache.writebacks::total           175590                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         3320                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3320                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         3320                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3320                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         3320                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3320                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       175848                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       175848                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       175848                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       175848                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       175848                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       175848                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   2635360000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2635360000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   2635360000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2635360000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   2635360000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2635360000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.014953                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.014953                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.014953                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.014953                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.014953                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.014953                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14986.579319                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14986.579319                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14986.579319                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14986.579319                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14986.579319                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14986.579319                       # average overall mshr miss latency
system.cpu3.branchPred.lookups               14577754                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          8320717                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           361131                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             7992404                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                6907879                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.430553                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                2037430                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             39208                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         455020                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            452759                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            2261                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         2948                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON    89645078000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        70550495                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          14353684                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      84101843                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   14577754                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           9398068                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     55762689                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 728321                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles         3664                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                 11775758                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                80588                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          70484210                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.349546                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.870962                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                18720973     26.56%     26.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8404789     11.92%     38.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                43358448     61.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            70484210                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.206629                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.192080                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                12064474                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             10105326                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 37275341                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles             10702392                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                336676                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             4365571                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                27748                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              93317924                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                47996                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                336676                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                14355028                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1120767                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        324247                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 45670660                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              8676831                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              92827242                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents               6608635                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 58006                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                  1244                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          118601721                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            432211791                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       120880655                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps            102397814                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                16203903                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             12688                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          7287                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  9331122                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            11419118                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6954498                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          4212356                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1588213                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  91849768                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              15298                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 83126134                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued          1207928                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       10232309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     41742904                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           349                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     70484210                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.179358                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.527559                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            4621276      6.56%      6.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           48599734     68.95%     75.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           17263200     24.49%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       70484210                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu               51375054     95.03%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     95.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1976048      3.66%     98.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               708214      1.31%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             65053470     78.26%     78.26% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              483201      0.58%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11049137     13.29%     92.14% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            6534920      7.86%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              83126134                       # Type of FU issued
system.cpu3.iq.rate                          1.178250                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                   54059316                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.650329                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         292003722                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes        102098750                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     82871644                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             137185450                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1736856                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       814911                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          324                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1381                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       558660                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        95243                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          731                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                336676                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1096643                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                17905                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           91865125                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            67791                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             11419118                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             6954498                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              7253                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   653                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                 2291                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1381                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        175245                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       179334                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              354579                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             83025462                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             11016981                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           100672                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           59                       # number of nop insts executed
system.cpu3.iew.exec_refs                    17538031                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                12633561                       # Number of branches executed
system.cpu3.iew.exec_stores                   6521050                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.176823                       # Inst execution rate
system.cpu3.iew.wb_sent                      82883806                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     82871644                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 61944700                       # num instructions producing a value
system.cpu3.iew.wb_consumers                148272342                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.174643                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.417776                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts       10232310                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          14949                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           333647                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     69065458                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.181962                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.038869                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      8065704     11.68%     11.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50722605     73.44%     85.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6164707      8.93%     94.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1806154      2.62%     96.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       784018      1.14%     97.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       131198      0.19%     97.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       455710      0.66%     98.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       846942      1.23%     99.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        88420      0.13%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     69065458                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            72234506                       # Number of instructions committed
system.cpu3.commit.committedOps              81632757                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      17000045                       # Number of memory references committed
system.cpu3.commit.loads                     10604207                       # Number of loads committed
system.cpu3.commit.membars                       7882                       # Number of memory barriers committed
system.cpu3.commit.branches                  12509370                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 74661737                       # Number of committed integer instructions.
system.cpu3.commit.function_calls             2327211                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64161681     78.60%     78.60% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         465625      0.57%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       10604207     12.99%     92.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       6395838      7.83%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         81632757                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                88420                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   160819427                       # The number of ROB reads
system.cpu3.rob.rob_writes                  185149008                       # The number of ROB writes
system.cpu3.timesIdled                           6590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          66285                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    19094583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   72234506                       # Number of Instructions Simulated
system.cpu3.committedOps                     81632757                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.976687                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.976687                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.023870                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.023870                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                98630262                       # number of integer regfile reads
system.cpu3.int_regfile_writes               59541995                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                285183468                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                42925346                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               17231567                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 11557                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            15229                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          159.703649                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15208538                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            15474                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           982.844643                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   159.703649                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.623842                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.623842                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         15251947                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        15251947                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      8816724                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8816724                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      6381640                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6381640                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         5051                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         5051                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         4278                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         4278                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     15198364                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15198364                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     15198364                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15198364                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        19149                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19149                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         6797                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6797                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          370                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          370                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          832                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          832                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        25946                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         25946                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        25946                       # number of overall misses
system.cpu3.dcache.overall_misses::total        25946                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    373000000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    373000000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    177334386                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    177334386                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      3342000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3342000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data      6514000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6514000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       455000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       455000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    550334386                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    550334386                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    550334386                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    550334386                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      8835873                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8835873                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      6388437                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6388437                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         5421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         5421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         5110                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         5110                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     15224310                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15224310                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     15224310                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15224310                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.002167                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.002167                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.001064                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001064                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.068253                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.068253                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.162818                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.162818                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.001704                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001704                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.001704                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.001704                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 19478.823959                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 19478.823959                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 26090.096513                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 26090.096513                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  9032.432432                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9032.432432                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  7829.326923                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7829.326923                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 21210.760271                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 21210.760271                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 21210.760271                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 21210.760271                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         2761                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              214                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    12.901869                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         7257                       # number of writebacks
system.cpu3.dcache.writebacks::total             7257                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         5924                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5924                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         3062                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3062                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data          104                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         8986                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8986                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         8986                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8986                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        13225                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        13225                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         3735                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         3735                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          266                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          266                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          830                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          830                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        16960                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        16960                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        16960                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        16960                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    230834000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    230834000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     91465922                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     91465922                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      1579500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1579500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data      4928500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4928500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       373000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       373000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    322299922                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    322299922                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    322299922                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    322299922                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.001497                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001497                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.000585                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000585                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.049068                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.049068                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.162427                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.162427                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.001114                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001114                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.001114                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001114                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 17454.366730                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17454.366730                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 24488.868005                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24488.868005                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  5937.969925                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5937.969925                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  5937.951807                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5937.951807                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 19003.533137                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19003.533137                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 19003.533137                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19003.533137                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements           173689                       # number of replacements
system.cpu3.icache.tags.tagsinuse          194.878214                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11598502                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           173945                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            66.679134                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle      89527191000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   194.878214                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.761243                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.761243                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11949706                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11949706                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     11598502                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11598502                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     11598502                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11598502                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     11598502                       # number of overall hits
system.cpu3.icache.overall_hits::total       11598502                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       177256                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       177256                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       177256                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        177256                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       177256                       # number of overall misses
system.cpu3.icache.overall_misses::total       177256                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   3016652000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   3016652000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   3016652000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   3016652000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   3016652000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   3016652000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     11775758                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11775758                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     11775758                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11775758                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     11775758                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11775758                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.015053                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.015053                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.015053                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.015053                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.015053                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.015053                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 17018.617141                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17018.617141                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 17018.617141                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17018.617141                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 17018.617141                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17018.617141                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks       173689                       # number of writebacks
system.cpu3.icache.writebacks::total           173689                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         3308                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3308                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         3308                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3308                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         3308                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3308                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       173948                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       173948                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       173948                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       173948                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       173948                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       173948                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   2627402000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2627402000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   2627402000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2627402000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   2627402000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2627402000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.014772                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.014772                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.014772                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.014772                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.014772                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.014772                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 15104.525490                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15104.525490                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 15104.525490                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 15104.525490                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 15104.525490                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15104.525490                       # average overall mshr miss latency
system.cpu4.branchPred.lookups               25286522                       # Number of BP lookups
system.cpu4.branchPred.condPredicted         18843743                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           417583                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups            13516683                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits               12383483                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            91.616286                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                2118114                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             39521                       # Number of incorrect RAS predictions.
system.cpu4.branchPred.indirectLookups         538267                       # Number of indirect predictor lookups.
system.cpu4.branchPred.indirectHits            535710                       # Number of indirect target hits.
system.cpu4.branchPred.indirectMisses            2557                       # Number of indirect misses.
system.cpu4.branchPredindirectMispredicted         3035                       # Number of mispredicted indirect branches.
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON    89645078000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                        70550201                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          17527043                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                     125354069                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   25286522                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches          15037307                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     52455110                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 933991                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles         5512                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                 12245137                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               118569                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          70454690                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.932165                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.279919                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                18993478     26.96%     26.96% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 3280457      4.66%     31.61% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                11692601     16.60%     48.21% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                36488154     51.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            70454690                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.358419                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.776807                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                16660173                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              4434380                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 46898957                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              2021710                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                439469                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             4409679                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                27879                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts             133013872                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                65940                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                439469                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                17882650                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 978047                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       1566000                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 47684476                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              1904047                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts             132043085                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                891018                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                167720                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                  1870                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands          191786803                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            612194779                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups       163306147                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps            174300552                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                17486240                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts             59784                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts         54400                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  3698332                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads            16759531                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            6882867                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           834297                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         1097370                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                 130323559                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             108920                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                124074758                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           863313                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        9411197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     30412649                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved           643                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     70454690                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.761057                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.917027                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0            8964167     12.72%     12.72% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           13160102     18.68%     31.40% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2           34076607     48.37%     79.77% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3           14253814     20.23%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       70454690                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu               27584881     79.86%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                    36      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMultAcc                0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMisc                   0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     79.86% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               4724826     13.68%     93.53% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              2233599      6.47%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu            100312444     80.85%     80.85% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              479445      0.39%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMultAcc              0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMisc                 0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.24% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     81.24% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.24% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.24% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead            16528647     13.32%     94.56% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            6748816      5.44%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total             124074758                       # Type of FU issued
system.cpu4.iq.rate                          1.758673                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                   34543342                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.278407                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         354010861                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes        139844939                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses    123653462                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses             158618100                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1752748                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads       974903                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1267                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       255579                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        27788                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked         1111                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                439469                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 948438                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                23744                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts          130432625                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           116932                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts             16759531                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             6882867                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts             54288                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                   806                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                 3473                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1267                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        180916                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       231958                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              412874                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts            123819612                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts             16478519                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           255146                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                          146                       # number of nop insts executed
system.cpu4.iew.exec_refs                    23203616                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                22685990                       # Number of branches executed
system.cpu4.iew.exec_stores                   6725097                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.755057                       # Inst execution rate
system.cpu4.iew.wb_sent                     123718899                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                    123653462                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 85405775                       # num instructions producing a value
system.cpu4.iew.wb_consumers                181517829                       # num instructions consuming a value
system.cpu4.iew.wb_rate                      1.752702                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.470509                       # average fanout of values written-back
system.cpu4.commit.commitSquashedInsts        9411359                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         108277                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           390057                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     69080442                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.751889                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.889279                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     12155008     17.60%     17.60% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1     34596471     50.08%     67.68% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      8352766     12.09%     79.77% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      3092319      4.48%     84.24% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      5097823      7.38%     91.62% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       336731      0.49%     92.11% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6      1209809      1.75%     93.86% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7      2807599      4.06%     97.93% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8      1431916      2.07%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     69080442                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts           111301028                       # Number of instructions committed
system.cpu4.commit.committedOps             121021282                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      22411916                       # Number of memory references committed
system.cpu4.commit.loads                     15784628                       # Number of loads committed
system.cpu4.commit.membars                      54377                       # Number of memory barriers committed
system.cpu4.commit.branches                  22325690                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                104415708                       # Number of committed integer instructions.
system.cpu4.commit.function_calls             2418196                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        98138356     81.09%     81.09% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         465604      0.38%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead       15784628     13.04%     94.52% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       6627288      5.48%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total        121021282                       # Class of committed instruction
system.cpu4.commit.bw_lim_events              1431916                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   197453196                       # The number of ROB reads
system.cpu4.rob.rob_writes                  262241833                       # The number of ROB writes
system.cpu4.timesIdled                           8898                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                          95511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                    19094877                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                  111301028                       # Number of Instructions Simulated
system.cpu4.committedOps                    121021282                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.633868                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.633868                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.577615                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.577615                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads               143871966                       # number of integer regfile reads
system.cpu4.int_regfile_writes               75987971                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                424072578                       # number of cc regfile reads
system.cpu4.cc_regfile_writes               100515183                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               23269972                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                 13490                       # number of misc regfile writes
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements            16088                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          162.773128                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           20809884                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            16275                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs          1278.641106                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   162.773128                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.635833                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.635833                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          187                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          157                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         21000651                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        21000651                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::cpu4.data     14325569                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       14325569                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      6606739                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6606739                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         5121                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         5121                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         3643                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         3643                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     20932308                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        20932308                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     20932308                       # number of overall hits
system.cpu4.dcache.overall_hits::total       20932308                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data        22801                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        22801                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        12904                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        12904                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          673                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          673                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data         1575                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1575                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        35705                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         35705                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        35705                       # number of overall misses
system.cpu4.dcache.overall_misses::total        35705                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data    408797000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    408797000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    249812783                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    249812783                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data      6552000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      6552000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data     16897000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     16897000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data       435000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       435000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data    658609783                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    658609783                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data    658609783                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    658609783                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data     14348370                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     14348370                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      6619643                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6619643                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         5794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         5794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         5218                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         5218                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     20968013                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     20968013                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     20968013                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     20968013                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.001589                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.001589                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.001949                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001949                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.116155                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.116155                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.301840                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.301840                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.001703                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.001703                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.001703                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.001703                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 17928.906627                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 17928.906627                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 19359.329123                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 19359.329123                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data  9735.512630                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  9735.512630                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 10728.253968                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 10728.253968                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 18445.869850                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 18445.869850                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 18445.869850                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 18445.869850                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs         4307                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs              649                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     6.636364                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         9134                       # number of writebacks
system.cpu4.dcache.writebacks::total             9134                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data         7115                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         7115                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         6240                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         6240                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data          267                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          267                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data        13355                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13355                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data        13355                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13355                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data        15686                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        15686                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         6664                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         6664                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          406                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          406                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data         1575                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         1575                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data        22350                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        22350                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data        22350                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        22350                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data    249034500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    249034500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data    121262843                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    121262843                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data      2474000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      2474000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data     13799000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     13799000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data       356500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       356500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data    370297343                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    370297343                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data    370297343                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    370297343                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.001093                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.001093                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.001007                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.001007                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.070072                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.070072                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.301840                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.301840                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.001066                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001066                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.001066                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001066                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 15876.227209                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 15876.227209                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 18196.705132                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 18196.705132                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  6093.596059                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6093.596059                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  8761.269841                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  8761.269841                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 16568.113781                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 16568.113781                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 16568.113781                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 16568.113781                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements           358689                       # number of replacements
system.cpu4.icache.tags.tagsinuse          196.652071                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           11879718                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           358945                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            33.096207                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle      89527190500                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   196.652071                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.768172                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.768172                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         12604083                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        12604083                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::cpu4.inst     11879718                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11879718                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     11879718                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11879718                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     11879718                       # number of overall hits
system.cpu4.icache.overall_hits::total       11879718                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst       365419                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       365419                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst       365419                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        365419                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst       365419                       # number of overall misses
system.cpu4.icache.overall_misses::total       365419                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst   6122618000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   6122618000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst   6122618000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   6122618000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst   6122618000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   6122618000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     12245137                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12245137                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     12245137                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12245137                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     12245137                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12245137                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.029842                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.029842                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.029842                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.029842                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.029842                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.029842                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 16755.061997                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 16755.061997                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 16755.061997                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 16755.061997                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 16755.061997                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 16755.061997                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           35                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    17.500000                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks       358689                       # number of writebacks
system.cpu4.icache.writebacks::total           358689                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst         6473                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total         6473                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst         6473                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total         6473                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst         6473                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total         6473                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst       358946                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total       358946                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst       358946                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total       358946                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst       358946                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total       358946                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst   5335293500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   5335293500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst   5335293500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   5335293500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst   5335293500                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   5335293500                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.029313                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.029313                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.029313                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.029313                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.029313                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.029313                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 14863.777560                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 14863.777560                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 14863.777560                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 14863.777560                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 14863.777560                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 14863.777560                       # average overall mshr miss latency
system.cpu5.branchPred.lookups               25181554                       # Number of BP lookups
system.cpu5.branchPred.condPredicted         18668470                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           427038                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups            13517002                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits               12335208                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            91.256981                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                2138102                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect             40895                       # Number of incorrect RAS predictions.
system.cpu5.branchPred.indirectLookups         543445                       # Number of indirect predictor lookups.
system.cpu5.branchPred.indirectHits            540950                       # Number of indirect target hits.
system.cpu5.branchPred.indirectMisses            2495                       # Number of indirect misses.
system.cpu5.branchPredindirectMispredicted         3057                       # Number of mispredicted indirect branches.
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON    89645078000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                        70549905                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          17579171                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                     125168701                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                   25181554                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches          15014260                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     52403245                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 950751                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                  18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles         4980                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                 12357330                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               126833                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          70462790                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.930794                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.280747                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                19036905     27.02%     27.02% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 3286742      4.66%     31.68% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                11655071     16.54%     48.22% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                36484072     51.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            70462790                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.356933                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.774187                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                16706462                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              4389546                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 46920093                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              1998786                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                447902                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved             4455952                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                27689                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts             132965493                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                65807                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                447902                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                17913330                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                1000529                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles       1532720                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 47697716                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              1870592                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts             131994315                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                873935                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                167035                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                  1723                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands          191172571                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            612037639                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups       163414978                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps            173451140                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                17721420                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts             58766                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts         53379                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  3631814                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads            16745829                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            6944645                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           844309                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores         1123404                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                 130229622                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             106840                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                123889327                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued           863346                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined        9595870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     30861453                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved           667                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     70462790                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.758223                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.917150                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0            8983677     12.75%     12.75% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1           13261933     18.82%     31.57% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2           34024146     48.29%     79.86% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3           14193034     20.14%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       70462790                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu               27235539     79.54%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                    56      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMultAcc                0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMisc                   0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     79.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead               4760758     13.90%     93.44% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite              2245319      6.56%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu            100082579     80.78%     80.78% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              479979      0.39%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMultAcc              0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMisc                 0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.17% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.18% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.18% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.18% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.18% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead            16512946     13.33%     94.50% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            6808417      5.50%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total             123889327                       # Type of FU issued
system.cpu5.iq.rate                          1.756052                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                   34241672                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.276389                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         353346462                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes        139933538                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses    123465307                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses             158130999                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         1774734                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads       971858                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         1206                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       284950                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        28336                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked         1556                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                447902                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                 968747                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                25936                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts          130336604                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           115332                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts             16745829                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             6944645                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts             53245                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                  1004                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                 5487                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          1206                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        183573                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       238841                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              422414                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts            123631782                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts             16462477                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           257545                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                          142                       # number of nop insts executed
system.cpu5.iew.exec_refs                    23245355                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                22579782                       # Number of branches executed
system.cpu5.iew.exec_stores                   6782878                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.752402                       # Inst execution rate
system.cpu5.iew.wb_sent                     123529540                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                    123465307                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 85151359                       # num instructions producing a value
system.cpu5.iew.wb_consumers                180967833                       # num instructions consuming a value
system.cpu5.iew.wb_rate                      1.750042                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.470533                       # average fanout of values written-back
system.cpu5.commit.commitSquashedInsts        9596036                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         106173                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           399565                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     69065196                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.748212                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.885319                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     12214006     17.68%     17.68% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1     34511603     49.97%     67.65% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      8398176     12.16%     79.81% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3      3119130      4.52%     84.33% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4      5066413      7.34%     91.67% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       346779      0.50%     92.17% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6      1216138      1.76%     93.93% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7      2764736      4.00%     97.93% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8      1428215      2.07%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     69065196                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts           110969897                       # Number of instructions committed
system.cpu5.commit.committedOps             120740592                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                      22433666                       # Number of memory references committed
system.cpu5.commit.loads                     15773971                       # Number of loads committed
system.cpu5.commit.membars                      53342                       # Number of memory barriers committed
system.cpu5.commit.branches                  22208314                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                104312804                       # Number of committed integer instructions.
system.cpu5.commit.function_calls             2445094                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu        97836318     81.03%     81.03% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         465202      0.39%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMultAcc            0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMisc            0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.42% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead       15773971     13.06%     94.48% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       6659695      5.52%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total        120740592                       # Class of committed instruction
system.cpu5.commit.bw_lim_events              1428215                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   197358781                       # The number of ROB reads
system.cpu5.rob.rob_writes                  262073088                       # The number of ROB writes
system.cpu5.timesIdled                           8991                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                          87115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                    19095173                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                  110969897                       # Number of Instructions Simulated
system.cpu5.committedOps                    120740592                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.635757                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.635757                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.572928                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.572928                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads               143665191                       # number of integer regfile reads
system.cpu5.int_regfile_writes               76100705                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                423533681                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                99612452                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               23303612                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                 13376                       # number of misc regfile writes
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            18134                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          176.417069                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           20933678                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            18380                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          1138.937867                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   176.417069                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.689129                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.689129                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          213                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         20996091                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        20996091                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::cpu5.data     14284695                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       14284695                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      6640045                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6640045                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         5112                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         5112                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         3778                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         3778                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     20924740                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        20924740                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     20924740                       # number of overall hits
system.cpu5.dcache.overall_hits::total       20924740                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data        25080                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        25080                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        12027                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        12027                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          614                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          614                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         1386                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1386                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        37107                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         37107                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        37107                       # number of overall misses
system.cpu5.dcache.overall_misses::total        37107                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data    485456000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    485456000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    251820641                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    251820641                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data      6768000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      6768000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data     17057000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     17057000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data       499000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       499000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data    737276641                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    737276641                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data    737276641                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    737276641                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data     14309775                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14309775                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      6652072                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6652072                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         5726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         5726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         5164                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         5164                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     20961847                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     20961847                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     20961847                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     20961847                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.001753                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.001753                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.001808                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.001808                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.107230                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.107230                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.268397                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.268397                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.001770                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.001770                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.001770                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.001770                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 19356.299841                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 19356.299841                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 20937.943045                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 20937.943045                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 11022.801303                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 11022.801303                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 12306.637807                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 12306.637807                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 19868.936885                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 19868.936885                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 19868.936885                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 19868.936885                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs         5203                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs              931                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     5.588614                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         9380                       # number of writebacks
system.cpu5.dcache.writebacks::total             9380                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data         7776                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         7776                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         5454                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         5454                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data          221                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          221                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data        13230                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13230                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data        13230                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13230                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data        17304                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        17304                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         6573                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         6573                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data          393                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          393                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data         1386                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         1386                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data        23877                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        23877                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data        23877                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        23877                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data    295823500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    295823500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data    124333766                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    124333766                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data      2648500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      2648500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data     14353500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     14353500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data       405000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       405000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data    420157266                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    420157266                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data    420157266                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    420157266                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.001209                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.001209                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.000988                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000988                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.068634                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.068634                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.268397                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.268397                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.001139                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001139                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.001139                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001139                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 17095.671521                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 17095.671521                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 18915.832344                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 18915.832344                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  6739.185751                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6739.185751                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 10356.060606                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 10356.060606                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 17596.736022                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 17596.736022                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 17596.736022                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 17596.736022                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements           356263                       # number of replacements
system.cpu5.icache.tags.tagsinuse          196.515525                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           11994561                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           356519                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            33.643539                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle      89527191000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   196.515525                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.767639                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.767639                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         12713853                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        12713853                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::cpu5.inst     11994561                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11994561                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     11994561                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11994561                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     11994561                       # number of overall hits
system.cpu5.icache.overall_hits::total       11994561                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       362769                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       362769                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       362769                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        362769                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       362769                       # number of overall misses
system.cpu5.icache.overall_misses::total       362769                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst   6044993000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   6044993000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst   6044993000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   6044993000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst   6044993000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   6044993000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     12357330                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12357330                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     12357330                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12357330                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     12357330                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12357330                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.029357                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.029357                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.029357                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.029357                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.029357                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.029357                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 16663.477309                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 16663.477309                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 16663.477309                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 16663.477309                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 16663.477309                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 16663.477309                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks       356263                       # number of writebacks
system.cpu5.icache.writebacks::total           356263                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst         6246                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         6246                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst         6246                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         6246                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst         6246                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         6246                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst       356523                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       356523                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst       356523                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       356523                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst       356523                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       356523                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst   5265355500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   5265355500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst   5265355500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   5265355500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst   5265355500                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   5265355500                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.028851                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.028851                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.028851                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.028851                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.028851                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.028851                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 14768.627830                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 14768.627830                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 14768.627830                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 14768.627830                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 14768.627830                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 14768.627830                       # average overall mshr miss latency
system.cpu6.branchPred.lookups               25264303                       # Number of BP lookups
system.cpu6.branchPred.condPredicted         18789499                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           420383                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups            13522308                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits               12373386                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            91.503507                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                2124911                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect             40808                       # Number of incorrect RAS predictions.
system.cpu6.branchPred.indirectLookups         541875                       # Number of indirect predictor lookups.
system.cpu6.branchPred.indirectHits            538555                       # Number of indirect target hits.
system.cpu6.branchPred.indirectMisses            3320                       # Number of indirect misses.
system.cpu6.branchPredindirectMispredicted         3098                       # Number of mispredicted indirect branches.
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON    89645078000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                        70549604                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles          17547542                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                     125332688                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                   25264303                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches          15036852                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     52458010                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 938959                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles          131                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                 12291233                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               123572                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          70475168                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.931747                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.280148                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                19010133     26.97%     26.97% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 3285483      4.66%     31.64% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                11683961     16.58%     48.21% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                36495591     51.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            70475168                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.358107                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.776519                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                16681413                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              4419270                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                 46919481                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles              2013115                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                441888                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved             4429971                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                27851                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts             133027938                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                66050                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                441888                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                17896934                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 978554                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       1560744                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                 47703856                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              1893191                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts             132059745                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                885958                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                167342                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                  2437                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands          191579057                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups            612240820                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups       163346987                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps            174068728                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                17510326                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts             59357                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts         53985                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  3674429                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads            16761471                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            6912348                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           817762                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores         1094044                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                 130330879                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             108106                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                124082403                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued           860275                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined        9449446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     30408656                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved           673                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     70475168                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.760654                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.916761                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0            8955699     12.71%     12.71% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1           13200973     18.73%     31.44% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2           34074058     48.35%     79.79% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3           14244438     20.21%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       70475168                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu               27442666     79.68%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                    14      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMultAcc                0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMisc                   0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     79.68% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead               4745915     13.78%     93.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite              2251918      6.54%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu            100279971     80.82%     80.82% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              479261      0.39%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMultAcc              0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMisc                 0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.20% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.21% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.21% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.21% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.21% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead            16536044     13.33%     94.53% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            6781721      5.47%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total             124082403                       # Type of FU issued
system.cpu6.iq.rate                          1.758797                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                   34440513                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.277562                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads         353940762                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes        139889766                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses    123658245                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses             158522916                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads         1764002                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads       968435                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         1340                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       267271                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        29928                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked         1369                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                441888                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                 949080                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                22991                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts          130439004                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           115782                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts             16761471                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             6912348                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts             53890                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                   762                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                 3281                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          1340                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        181191                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       234384                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              415575                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts            123825972                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts             16484639                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           256431                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                           19                       # number of nop insts executed
system.cpu6.iew.exec_refs                    23241596                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                22660689                       # Number of branches executed
system.cpu6.iew.exec_stores                   6756957                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.755162                       # Inst execution rate
system.cpu6.iew.wb_sent                     123723273                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                    123658245                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                 85356019                       # num instructions producing a value
system.cpu6.iew.wb_consumers                181409363                       # num instructions consuming a value
system.cpu6.iew.wb_rate                      1.752784                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.470516                       # average fanout of values written-back
system.cpu6.commit.commitSquashedInsts        9449513                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         107433                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           392792                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     69095965                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.751036                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.887967                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     12166380     17.61%     17.61% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1     34583093     50.05%     67.66% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      8376578     12.12%     79.78% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3      3104129      4.49%     84.27% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4      5083926      7.36%     91.63% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       341846      0.49%     92.13% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6      1214804      1.76%     93.89% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7      2794527      4.04%     97.93% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8      1430682      2.07%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     69095965                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts           111244351                       # Number of instructions committed
system.cpu6.commit.committedOps             120989539                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                      22438113                       # Number of memory references committed
system.cpu6.commit.loads                     15793036                       # Number of loads committed
system.cpu6.commit.membars                      53991                       # Number of memory barriers committed
system.cpu6.commit.branches                  22294543                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                104444105                       # Number of committed integer instructions.
system.cpu6.commit.function_calls             2431085                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu        98080397     81.07%     81.07% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         465623      0.38%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMisc            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.45% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead       15793036     13.05%     94.51% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       6645077      5.49%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total        120989539                       # Class of committed instruction
system.cpu6.commit.bw_lim_events              1430682                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                   197481174                       # The number of ROB reads
system.cpu6.rob.rob_writes                  262259497                       # The number of ROB writes
system.cpu6.timesIdled                           8721                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                          74436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                    19095474                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                  111244351                       # Number of Instructions Simulated
system.cpu6.committedOps                    120989539                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.634186                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.634186                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.576825                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.576825                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads               143867451                       # number of integer regfile reads
system.cpu6.int_regfile_writes               76067050                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                424139005                       # number of cc regfile reads
system.cpu6.cc_regfile_writes               100220364                       # number of cc regfile writes
system.cpu6.misc_regfile_reads               23304373                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                 13062                       # number of misc regfile writes
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements            16654                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          157.795629                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           20946741                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            16876                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs          1241.214802                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   157.795629                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.616389                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.616389                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         21011615                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        21011615                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::cpu6.data     14316317                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       14316317                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      6624452                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6624452                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         5060                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         5060                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         3622                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         3622                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     20940769                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        20940769                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     20940769                       # number of overall hits
system.cpu6.dcache.overall_hits::total       20940769                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data        24944                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        24944                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data        12979                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        12979                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          615                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          615                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         1555                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1555                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        37923                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         37923                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        37923                       # number of overall misses
system.cpu6.dcache.overall_misses::total        37923                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data    455083000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    455083000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    263756669                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    263756669                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data      7035000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total      7035000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data     16662000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     16662000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data       296000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total       296000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data    718839669                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    718839669                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data    718839669                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    718839669                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data     14341261                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     14341261                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      6637431                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6637431                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         5675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         5675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         5177                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         5177                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     20978692                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     20978692                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     20978692                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     20978692                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.001739                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.001739                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.001955                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001955                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.108370                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.108370                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.300367                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.300367                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.001808                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.001808                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.001808                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.001808                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 18244.186979                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 18244.186979                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 20321.802065                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 20321.802065                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 11439.024390                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 11439.024390                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 10715.112540                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 10715.112540                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 18955.242702                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 18955.242702                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 18955.242702                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 18955.242702                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs         4858                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs              872                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     5.571101                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         9669                       # number of writebacks
system.cpu6.dcache.writebacks::total             9669                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data         8760                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         8760                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data         6467                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         6467                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data          287                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          287                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data        15227                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        15227                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data        15227                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        15227                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data        16184                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        16184                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         6512                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         6512                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          328                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          328                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data         1555                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         1555                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data        22696                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        22696                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data        22696                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        22696                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data    264806000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    264806000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data    120363794                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total    120363794                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data      2284500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      2284500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data     13577500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     13577500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data       242500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       242500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data    385169794                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    385169794                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data    385169794                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    385169794                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.001128                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.001128                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.000981                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000981                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.057797                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.057797                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.300367                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.300367                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.001082                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001082                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.001082                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001082                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 16362.209590                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 16362.209590                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 18483.383600                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 18483.383600                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  6964.939024                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6964.939024                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data  8731.511254                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  8731.511254                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 16970.822788                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 16970.822788                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 16970.822788                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 16970.822788                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements           357761                       # number of replacements
system.cpu6.icache.tags.tagsinuse          196.718617                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           11926884                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           358017                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            33.313736                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle      89527212000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   196.718617                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.768432                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.768432                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         12649251                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        12649251                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::cpu6.inst     11926884                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11926884                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     11926884                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11926884                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     11926884                       # number of overall hits
system.cpu6.icache.overall_hits::total       11926884                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst       364349                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       364349                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst       364349                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        364349                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst       364349                       # number of overall misses
system.cpu6.icache.overall_misses::total       364349                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst   6077160000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   6077160000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst   6077160000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   6077160000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst   6077160000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   6077160000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst     12291233                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12291233                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     12291233                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12291233                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     12291233                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12291233                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.029643                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.029643                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.029643                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.029643                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.029643                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.029643                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 16679.502345                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 16679.502345                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 16679.502345                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 16679.502345                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 16679.502345                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 16679.502345                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs     4.400000                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks       357761                       # number of writebacks
system.cpu6.icache.writebacks::total           357761                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst         6331                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total         6331                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst         6331                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total         6331                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst         6331                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total         6331                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst       358018                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       358018                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst       358018                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       358018                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst       358018                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       358018                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst   5296389000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   5296389000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst   5296389000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   5296389000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst   5296389000                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   5296389000                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.029128                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.029128                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.029128                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.029128                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.029128                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.029128                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 14793.638867                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 14793.638867                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 14793.638867                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 14793.638867                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 14793.638867                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 14793.638867                       # average overall mshr miss latency
system.cpu7.branchPred.lookups               29110856                       # Number of BP lookups
system.cpu7.branchPred.condPredicted         24374294                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           328330                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups            15277021                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits               14429498                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            94.452302                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                1608085                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect             26246                       # Number of incorrect RAS predictions.
system.cpu7.branchPred.indirectLookups         458569                       # Number of indirect predictor lookups.
system.cpu7.branchPred.indirectHits            456186                       # Number of indirect target hits.
system.cpu7.branchPred.indirectMisses            2383                       # Number of indirect misses.
system.cpu7.branchPredindirectMispredicted         2159                       # Number of mispredicted indirect branches.
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON    89645078000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                        70549313                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles          15623604                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                     131956431                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                   29110856                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches          16493769                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     54429880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 822907                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles        10920                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                  9161231                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                79323                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          70475863                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.980483                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.244721                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                17503364     24.84%     24.84% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 2786226      3.95%     28.79% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                13768762     19.54%     48.33% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                36417511     51.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            70475863                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.412631                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.870414                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                14544609                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              6408177                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                 46038520                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              3091867                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                392689                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved             3133641                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                18954                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts             135244493                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                45040                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                392689                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                16308006                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                1047835                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles       2403198                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                 47358070                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              2966064                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts             134246182                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents               1442319                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                112669                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                  1017                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands          212344073                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            621000048                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups       160192886                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps            193542977                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                18801092                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts             90599                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts         86997                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  6008765                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads            17193045                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            4830568                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           726553                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          717730                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                 132706380                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             173481                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                126009366                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued           973735                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined        9841890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     32447984                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved           689                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     70475863                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.787979                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.938473                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0           10172982     14.43%     14.43% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            9571456     13.58%     28.02% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2           35756365     50.74%     78.75% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3           14975060     21.25%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       70475863                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu               35870093     87.79%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                    51      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMultAcc                0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMisc                   0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     87.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead               3342791      8.18%     95.97% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite              1644750      4.03%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu            103905430     82.46%     82.46% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              319773      0.25%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMultAcc              0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMisc                 0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.71% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc          3604      0.00%     82.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     82.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.72% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead            17039989     13.52%     96.24% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            4740570      3.76%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total             126009366                       # Type of FU issued
system.cpu7.iq.rate                          1.786118                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                   40857685                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.324243                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads         364326015                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes        142722685                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses    125676673                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses             166867051                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads         1165601                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1099677                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation          937                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       167036                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        19444                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked          685                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                392689                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                1028628                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                14919                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts          132880122                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts            78454                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts             17193045                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             4830568                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts             86870                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                   406                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                 1569                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents           937                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        120249                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       204536                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              324785                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts            125839167                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts             17006068                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           170199                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                          261                       # number of nop insts executed
system.cpu7.iew.exec_refs                    21731175                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                25832085                       # Number of branches executed
system.cpu7.iew.exec_stores                   4725107                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.783705                       # Inst execution rate
system.cpu7.iew.wb_sent                     125770414                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                    125676673                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                 88197990                       # num instructions producing a value
system.cpu7.iew.wb_consumers                182728949                       # num instructions consuming a value
system.cpu7.iew.wb_rate                      1.781402                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.482671                       # average fanout of values written-back
system.cpu7.commit.commitSquashedInsts        9842159                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         172792                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           309566                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     69062653                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.781541                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.975492                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0     12401402     17.96%     17.96% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1     36256900     52.50%     70.46% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2      5860558      8.49%     78.94% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3      2107526      3.05%     81.99% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4      6037221      8.74%     90.73% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       226492      0.33%     91.06% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       808444      1.17%     92.23% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7      4307511      6.24%     98.47% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8      1056599      1.53%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     69062653                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts           116216109                       # Number of instructions committed
system.cpu7.commit.committedOps             123037971                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                      20756900                       # Number of memory references committed
system.cpu7.commit.loads                     16093368                       # Number of loads committed
system.cpu7.commit.membars                      86332                       # Number of memory barriers committed
system.cpu7.commit.branches                  25443342                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                101598724                       # Number of committed integer instructions.
system.cpu7.commit.function_calls             1707826                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu       101967077     82.87%     82.87% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         310390      0.25%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMultAcc            0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMisc            0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc         3604      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.13% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead       16093368     13.08%     96.21% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       4663532      3.79%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total        123037971                       # Class of committed instruction
system.cpu7.commit.bw_lim_events              1056599                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                   199816046                       # The number of ROB reads
system.cpu7.rob.rob_writes                  267174958                       # The number of ROB writes
system.cpu7.timesIdled                           6282                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                          73450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                    19095765                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                  116216109                       # Number of Instructions Simulated
system.cpu7.committedOps                    123037971                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.607053                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.607053                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.647303                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.647303                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads               143881841                       # number of integer regfile reads
system.cpu7.int_regfile_writes               67947939                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                430640484                       # number of cc regfile reads
system.cpu7.cc_regfile_writes               128348689                       # number of cc regfile writes
system.cpu7.misc_regfile_reads               22130297                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                 10894                       # number of misc regfile writes
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements            12214                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          149.870349                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           20143226                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            12410                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs          1623.144722                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   149.870349                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.585431                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.585431                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          196                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          166                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         20272861                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        20272861                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::cpu7.data     15568042                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       15568042                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      4647555                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       4647555                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data         3662                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         3662                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         2261                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2261                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     20215597                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        20215597                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     20215597                       # number of overall hits
system.cpu7.dcache.overall_hits::total       20215597                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data        19700                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        19700                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data        10470                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        10470                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          698                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          698                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data         1444                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1444                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        30170                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         30170                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        30170                       # number of overall misses
system.cpu7.dcache.overall_misses::total        30170                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data    317056000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    317056000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data    176957334                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    176957334                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data      6576000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total      6576000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data     12498000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     12498000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data       661000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       661000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data    494013334                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    494013334                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data    494013334                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    494013334                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data     15587742                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     15587742                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      4658025                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      4658025                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         4360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         4360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         3705                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         3705                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     20245767                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     20245767                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     20245767                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     20245767                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.001264                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.001264                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.002248                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.002248                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.160092                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.160092                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.389744                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.389744                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.001490                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.001490                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.001490                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.001490                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 16094.213198                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 16094.213198                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 16901.369054                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 16901.369054                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data  9421.203438                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  9421.203438                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data  8655.124654                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  8655.124654                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 16374.323301                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 16374.323301                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 16374.323301                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 16374.323301                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs         2708                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs              551                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     4.914701                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         7097                       # number of writebacks
system.cpu7.dcache.writebacks::total             7097                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data         5870                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         5870                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data         4713                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         4713                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data          224                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          224                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data        10583                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        10583                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data        10583                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        10583                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data        13830                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        13830                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data         5757                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         5757                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data          474                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          474                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data         1442                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         1442                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data        19587                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        19587                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data        19587                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        19587                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data    189041500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    189041500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data     84737875                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     84737875                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data      2836500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total      2836500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data      9709000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      9709000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data       548500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       548500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data    273779375                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    273779375                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data    273779375                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    273779375                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.000887                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.000887                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.001236                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.001236                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.108716                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.108716                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.389204                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.389204                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.000967                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.000967                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.000967                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.000967                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 13668.944324                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 13668.944324                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 14719.102831                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 14719.102831                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data  5984.177215                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5984.177215                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data  6733.009709                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  6733.009709                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 13977.606321                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 13977.606321                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 13977.606321                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 13977.606321                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements           438978                       # number of replacements
system.cpu7.icache.tags.tagsinuse          196.361028                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            8717384                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           439234                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            19.846788                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle      89527214000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   196.361028                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.767035                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.767035                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          9600468                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         9600468                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::cpu7.inst      8717384                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        8717384                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      8717384                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         8717384                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      8717384                       # number of overall hits
system.cpu7.icache.overall_hits::total        8717384                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst       443847                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       443847                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst       443847                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        443847                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst       443847                       # number of overall misses
system.cpu7.icache.overall_misses::total       443847                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst   7360748000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total   7360748000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst   7360748000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total   7360748000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst   7360748000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total   7360748000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      9161231                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      9161231                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      9161231                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      9161231                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      9161231                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      9161231                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.048448                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.048448                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.048448                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.048448                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.048448                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.048448                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 16583.976010                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 16583.976010                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 16583.976010                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 16583.976010                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 16583.976010                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 16583.976010                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks       438978                       # number of writebacks
system.cpu7.icache.writebacks::total           438978                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst         4610                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total         4610                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst         4610                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total         4610                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst         4610                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total         4610                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst       439237                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total       439237                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst       439237                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total       439237                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst       439237                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total       439237                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst   6418019500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total   6418019500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst   6418019500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total   6418019500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst   6418019500                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total   6418019500                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.047945                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.047945                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.047945                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.047945                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.047945                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.047945                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 14611.746051                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 14611.746051                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 14611.746051                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 14611.746051                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 14611.746051                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 14611.746051                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     47888                       # number of replacements
system.l2.tags.tagsinuse                  1006.346050                       # Cycle average of tags in use
system.l2.tags.total_refs                     4034895                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48912                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     82.492947                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               19114544000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      209.562262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       181.833636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       125.760294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        16.521891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        29.416293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        35.255208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        40.194935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        35.819154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        26.825685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        51.924328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        28.691273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst        42.185181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data        43.728906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst        32.697143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data        33.506265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        51.485871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data        20.937725                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.204651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.177572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.122813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.016135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.028727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.034429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.039253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.034980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.026197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.050707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.028019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.041196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.042704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.031931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.032721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.050279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.020447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982760                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          442                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16402536                       # Number of tag accesses
system.l2.tags.data_accesses                 16402536                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       143982                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           143982                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1027107                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1027107                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data              376                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              413                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              147                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data               19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data              148                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data              106                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data               97                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data              118                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1424                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            234                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            160                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data            153                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data             54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data            135                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data             53                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data             53                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data            122                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                964                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data             19121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              2602                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data             19050                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              2467                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data              3064                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data              2942                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data              3033                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data              2706                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 54985                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst         534081                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst         175733                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst         173624                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu3.inst         171709                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu4.inst         356206                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu5.inst         354120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu6.inst         355859                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu7.inst         436820                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2558152                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data         62941                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data         11548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data         63263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu3.data         10754                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu4.data         10802                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu5.data         12449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu6.data         11215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu7.data          8007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            190979                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst               534081                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                82062                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst               175733                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                14150                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst               173624                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                82313                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst               171709                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                13221                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst               356206                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                13866                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst               354120                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                15391                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst               355859                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                14248                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst               436820                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                10713                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2804116                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst              534081                       # number of overall hits
system.l2.overall_hits::cpu0.data               82062                       # number of overall hits
system.l2.overall_hits::cpu1.inst              175733                       # number of overall hits
system.l2.overall_hits::cpu1.data               14150                       # number of overall hits
system.l2.overall_hits::cpu2.inst              173624                       # number of overall hits
system.l2.overall_hits::cpu2.data               82313                       # number of overall hits
system.l2.overall_hits::cpu3.inst              171709                       # number of overall hits
system.l2.overall_hits::cpu3.data               13221                       # number of overall hits
system.l2.overall_hits::cpu4.inst              356206                       # number of overall hits
system.l2.overall_hits::cpu4.data               13866                       # number of overall hits
system.l2.overall_hits::cpu5.inst              354120                       # number of overall hits
system.l2.overall_hits::cpu5.data               15391                       # number of overall hits
system.l2.overall_hits::cpu6.inst              355859                       # number of overall hits
system.l2.overall_hits::cpu6.data               14248                       # number of overall hits
system.l2.overall_hits::cpu7.inst              436820                       # number of overall hits
system.l2.overall_hits::cpu7.data               10713                       # number of overall hits
system.l2.overall_hits::total                 2804116                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data             63                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data             69                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data             26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data             19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data             20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data             32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data             31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data             20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                280                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data           71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data           91                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data          177                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data          159                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data          240                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data          181                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data           48                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              979                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1499                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             750                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             879                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data            1007                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data            1083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data            1015                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             522                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7731                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         3721                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst         1391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst         2221                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst         2235                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu4.inst         2738                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu5.inst         2399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu6.inst         2158                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu7.inst         2414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            19277                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data         1819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data          893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data         1047                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data         1082                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu4.data         1233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu5.data         1615                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu6.data         1387                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu7.data          788                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9864                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst               3721                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               3318                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst               1391                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1869                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               2221                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               1797                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst               2235                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               1961                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst               2738                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data               2240                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst               2399                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data               2698                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst               2158                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data               2402                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst               2414                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data               1310                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36872                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst              3721                       # number of overall misses
system.l2.overall_misses::cpu0.data              3318                       # number of overall misses
system.l2.overall_misses::cpu1.inst              1391                       # number of overall misses
system.l2.overall_misses::cpu1.data              1869                       # number of overall misses
system.l2.overall_misses::cpu2.inst              2221                       # number of overall misses
system.l2.overall_misses::cpu2.data              1797                       # number of overall misses
system.l2.overall_misses::cpu3.inst              2235                       # number of overall misses
system.l2.overall_misses::cpu3.data              1961                       # number of overall misses
system.l2.overall_misses::cpu4.inst              2738                       # number of overall misses
system.l2.overall_misses::cpu4.data              2240                       # number of overall misses
system.l2.overall_misses::cpu5.inst              2399                       # number of overall misses
system.l2.overall_misses::cpu5.data              2698                       # number of overall misses
system.l2.overall_misses::cpu6.inst              2158                       # number of overall misses
system.l2.overall_misses::cpu6.data              2402                       # number of overall misses
system.l2.overall_misses::cpu7.inst              2414                       # number of overall misses
system.l2.overall_misses::cpu7.data              1310                       # number of overall misses
system.l2.overall_misses::total                 36872                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data       275000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data       330500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data       239500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data        63000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu5.data       207500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu6.data       183000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu7.data        90500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1449000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu0.data       215500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data       126000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu2.data       212500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu3.data       185000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu4.data       269500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu5.data       151500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu6.data       122000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu7.data       152500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1434500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     92025500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     60093500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     45901000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     54024500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     61841500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     66324500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data     62277000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data     32093000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     474580500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst    229377999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst     84254500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst    137124500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu3.inst    136339000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu4.inst    169167000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu5.inst    148208000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu6.inst    131122500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu7.inst    146858000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1182451499                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data    112865000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data     54928000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data     64899500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu3.data     66961500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu4.data     75853000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu5.data     99402500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu6.data     84886500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu7.data     47848500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    607644500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst    229377999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    204890500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     84254500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data    115021500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst    137124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data    110800500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst    136339000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data    120986000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst    169167000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data    137694500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst    148208000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data    165727000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst    131122500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data    147163500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst    146858000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data     79941500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2264676499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst    229377999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    204890500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     84254500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data    115021500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst    137124500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data    110800500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst    136339000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data    120986000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst    169167000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data    137694500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst    148208000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data    165727000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst    131122500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data    147163500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst    146858000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data     79941500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2264676499                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       143982                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       143982                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1027107                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1027107                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          439                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data          482                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data          173                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data          168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data          138                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data          128                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data          138                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1704                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          305                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data          251                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data          330                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data          294                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data          293                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data          234                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data          170                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1943                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         20620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          3578                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data         19800                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          3346                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data          4071                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data          4025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data          4048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data          3228                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             62716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst       537802                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst       177124                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst       175845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst       173944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu4.inst       358944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu5.inst       356519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu6.inst       358017                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu7.inst       439234                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2577429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data        64760                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data        12441                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data        64310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data        11836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu4.data        12035                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu5.data        14064                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu6.data        12602                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu7.data         8795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        200843                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst           537802                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            85380                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst           177124                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            16019                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst           175845                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            84110                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst           173944                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            15182                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst           358944                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data            16106                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst           356519                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data            18089                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst           358017                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data            16650                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst           439234                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data            12023                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2840988                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst          537802                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           85380                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst          177124                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           16019                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst          175845                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           84110                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst          173944                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           15182                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst          358944                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data           16106                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst          356519                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data           18089                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst          358017                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data           16650                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst          439234                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data           12023                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2840988                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.143508                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.143154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.150289                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.119048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.231884                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.242188                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.144928                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.164319                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.232787                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.362550                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.536364                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.181818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.540816                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.819113                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.773504                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.282353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.503860                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.072696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.272778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.037879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.262702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.247359                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.269068                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.250741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.161710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.123270                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.006919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.007853                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.012630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst     0.012849                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu4.inst     0.007628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu5.inst     0.006729                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu6.inst     0.006028                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu7.inst     0.005496                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007479                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.028088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.071779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.016281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data     0.091416                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu4.data     0.102451                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu5.data     0.114832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu6.data     0.110062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu7.data     0.089596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049113                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.006919                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.038862                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.007853                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.116674                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.012630                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.021365                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.012849                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.129166                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.007628                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.139079                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.006729                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.149151                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.006028                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.144264                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.005496                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.108958                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012979                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.006919                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.038862                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.007853                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.116674                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.012630                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.021365                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.012849                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.129166                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.007628                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.139079                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.006729                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.149151                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.006028                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.144264                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.005496                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.108958                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012979                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  4365.079365                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data  4789.855072                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data  9211.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data  3315.789474                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data         3000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu5.data  6484.375000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu6.data  5903.225806                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu7.data         4525                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         5175                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu0.data  3035.211268                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data  1384.615385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu2.data  1200.564972                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu3.data 15416.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu4.data  1694.968553                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu5.data   631.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu6.data   674.033149                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu7.data  3177.083333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1465.270684                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61391.260841                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61571.209016                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 61201.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 61461.319681                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 61411.618669                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 61241.458910                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 61356.650246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 61480.842912                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61386.689950                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61644.181403                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 60571.171819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 61739.981990                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu3.inst 61001.789709                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu4.inst 61784.879474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu5.inst 61779.074614                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu6.inst 60761.121409                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu7.inst 60835.956918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61340.016548                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 62047.828477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 61509.518477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 61986.150907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu3.data 61886.783734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu4.data 61519.059205                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu5.data 61549.535604                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu6.data 61201.514059                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu7.data 60721.446701                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61602.240470                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61644.181403                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61751.205546                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 60571.171819                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 61541.733547                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 61739.981990                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 61658.597663                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 61001.789709                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 61696.073432                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 61784.879474                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 61470.758929                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 61779.074614                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 61425.871016                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 60761.121409                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 61267.069109                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 60835.956918                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 61024.045802                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61419.952783                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61644.181403                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61751.205546                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 60571.171819                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 61541.733547                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 61739.981990                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 61658.597663                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 61001.789709                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 61696.073432                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 61784.879474                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 61470.758929                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 61779.074614                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 61425.871016                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 60761.121409                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 61267.069109                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 60835.956918                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 61024.045802                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61419.952783                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              132                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       2                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets           66                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 8290                       # number of writebacks
system.l2.writebacks::total                      8290                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst          168                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu3.inst          184                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu4.inst          106                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu5.inst           69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu6.inst          203                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu7.inst          188                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1013                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data           27                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data           30                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu3.data           24                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu4.data           38                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu5.data           41                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu6.data           51                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu7.data           54                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          280                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst              39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst             168                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data              30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst             184                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data              24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst             106                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data              38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data              41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst             203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data              51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst             188                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data              54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1293                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst             39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst            168                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data             30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst            184                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data             24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst            106                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data             38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data             41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst            203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data             51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst            188                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data             54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1293                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         2142                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2142                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           63                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data           69                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu5.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu6.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu7.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           280                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data           71                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data           91                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data          177                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data          159                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu5.data          240                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu6.data          181                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data           48                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          979                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1499                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          750                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data         1007                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data         1083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data         1015                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7731                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         3682                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst         1223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst         2165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu3.inst         2051                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu4.inst         2632                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu5.inst         2330                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu6.inst         1955                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu7.inst         2226                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18264                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data         1792                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data          863                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data         1032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu3.data         1058                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu4.data         1195                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu5.data         1574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu6.data         1336                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu7.data          734                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9584                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          3682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          3291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst          1223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst          2165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          1782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst          2051                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data          1937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst          2632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data          2202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst          2330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data          2657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst          1955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data          2351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst          2226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data          1256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35579                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         3682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         3291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst         1223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst         2165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         1782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst         2051                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data         1937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst         2632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data         2202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst         2330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data         2657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst         1955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data         2351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst         2226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data         1256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35579                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data      1332500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data      1445500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data       538500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data       398500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data       419000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu5.data       665000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu6.data       656500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu7.data       417500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5873000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data      1517500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data      1946500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data      3788500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data       254000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data      3392000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu5.data      5139000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu6.data      3864000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data      1027000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     20928500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     77035001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     50332502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     38400002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     45232504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     51771500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     55494001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data     52127000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data     26873000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    397265510                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst    190565500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst     64033002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst    112844500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu3.inst    107061005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu4.inst    137377003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu5.inst    121295001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu6.inst    101790000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu7.inst    115084007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    950050018                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data     93426500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data     44794000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data     53801001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu3.data     55121500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu4.data     62079500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu5.data     81656000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu6.data     69054001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu7.data     38040001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    497972503                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst    190565500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    170461501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst     64033002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     95126502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst    112844500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     92201003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst    107061005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data    100354004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst    137377003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data    113851000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst    121295001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data    137150001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst    101790000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data    121181001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst    115084007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data     64913001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1845288031                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst    190565500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    170461501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst     64033002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     95126502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst    112844500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     92201003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst    107061005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data    100354004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst    137377003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data    113851000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst    121295001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data    137150001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst    101790000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data    121181001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst    115084007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data     64913001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1845288031                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.143508                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.143154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.150289                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.119048                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu5.data     0.231884                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu6.data     0.242188                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu7.data     0.144928                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.164319                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.232787                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.362550                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.536364                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.181818                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data     0.540816                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu5.data     0.819113                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu6.data     0.773504                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data     0.282353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.503860                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.072696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.272778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.037879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.262702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.247359                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.269068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.250741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.161710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.123270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.006846                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.006905                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.012312                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.011791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu4.inst     0.007333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu5.inst     0.006535                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu6.inst     0.005461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu7.inst     0.005068                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007086                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.027671                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.069367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.016047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu3.data     0.089388                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu4.data     0.099294                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu5.data     0.111917                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu6.data     0.106015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu7.data     0.083457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047719                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.006846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.038545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.006905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.114801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.012312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.021187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.011791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.127585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.007333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.136719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.006535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.146885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.005461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.141201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.005068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.104466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012523                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.006846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.038545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.006905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.114801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.012312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.021187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.011791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.127585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.007333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.136719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.006535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.146885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.005461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.141201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.005068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.104466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.012523                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 21150.793651                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20949.275362                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 20711.538462                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 20973.684211                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data        20950                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu5.data 20781.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu6.data 21177.419355                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu7.data        20875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20975                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 21373.239437                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 21390.109890                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 21403.954802                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 21166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 21333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data 21412.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu6.data 21348.066298                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data 21395.833333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21377.425945                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51390.927952                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51570.186475                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 51200.002667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 51459.048919                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 51411.618669                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 51240.998153                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 51356.650246                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 51480.842912                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51386.044496                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51755.975014                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 52357.319706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 52122.170901                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 52199.417357                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu4.inst 52194.909954                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu5.inst 52057.940343                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu6.inst 52066.496164                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu7.inst 51699.913297                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 52017.631297                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 52135.323661                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51904.982619                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 52132.752907                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 52099.716446                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu4.data 51949.372385                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu5.data 51878.017789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu6.data 51687.126497                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu7.data 51825.614441                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51958.733619                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51755.975014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51796.262838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 52357.319706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51727.298532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 52122.170901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 51740.181257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 52199.417357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 51808.985028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 52194.909954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 51703.451408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst 52057.940343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 51618.366955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst 52066.496164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 51544.449596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 51699.913297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 51682.325637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51864.527699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51755.975014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51796.262838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 52357.319706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51727.298532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 52122.170901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 51740.181257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 52199.417357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 51808.985028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 52194.909954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 51703.451408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst 52057.940343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 51618.366955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst 52066.496164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 51544.449596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 51699.913297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 51682.325637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51864.527699                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         78471                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        53419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              27848                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8290                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13222                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7950                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10942                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7937                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7718                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         27848                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       111755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 111755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      2806784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2806784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            17839                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             56649                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   56649    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               56649                       # Request fanout histogram
system.membus.reqLayer0.occupancy           114769058                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          177830000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5746917                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1643275                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2859754                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          28768                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        16040                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        12728                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  89645078000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2809894                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           17                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       152272                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2575391                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          160318                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9361                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11906                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          21267                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          357                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          357                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75287                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2577461                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       232450                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1613162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       267865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       531126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        61245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       527283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       259958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       521581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        48576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side      1076579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        56997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side      1069305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        62321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side      1073796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        58257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side      1317449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        46050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8591550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     68822528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      8682624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     22655680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1544896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     22491840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      8137536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     22248512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1436096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     45928512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      1615360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side     45618048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      1758016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     45809792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      1684416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side     56205568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      1223680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              355863104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          110075                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3382848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2954712                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            3.105015                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           4.247877                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1263365     42.76%     42.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 436250     14.76%     57.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 176642      5.98%     63.50% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 164823      5.58%     69.08% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  97704      3.31%     72.39% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  86016      2.91%     75.30% # Request fanout histogram
system.tol2bus.snoop_fanout::6                 110766      3.75%     79.05% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 173983      5.89%     84.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  17250      0.58%     85.52% # Request fanout histogram
system.tol2bus.snoop_fanout::9                 157128      5.32%     90.84% # Request fanout histogram
system.tol2bus.snoop_fanout::10                 14760      0.50%     91.34% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  9535      0.32%     91.66% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  7652      0.26%     91.92% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 58109      1.97%     93.88% # Request fanout histogram
system.tol2bus.snoop_fanout::14                175765      5.95%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  4964      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2954712                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5592905350                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         808116048                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         140917895                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         266985758                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          38479067                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         265331205                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         135055533                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        262405332                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         26533167                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy        540067106                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         34189188                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy        536621715                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         36619106                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy        538632694                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         34836024                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy        661329444                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy         30067403                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
