module clk_divider ( output wire clk_div ,
						input wire clk_50,reset);
wire clk;
reg[19:0] count;						
always @ (posedge clk_50 or negedge reset)
	begin: divider 
		if (!reset)
			count <=0;
			clk <= 0 ;
		else
			if (count == 500_000)
			 count <= 0;
			 clk <= not clk ;
			else
			 count <= count+1;
		end
		
assign clk_div = clk;
endmodule 