INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Dual Port RAM/Dual Port RAM.srcs/sim_1/new/RAM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_tb
