# vsim -c tb 
# Start time: 14:19:50 on Jul 31,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.ral_top_sv_unit(fast)
# Loading work.tb(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.ral_interface(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test ral_test1...
# UVM_INFO ral_reg_seq.sv(471) @ 0: uvm_test_top.env.agent.seqr@@rseq [SEQ] Reset value present in RAL model: 1
# UVM_INFO ral_reg_seq.sv(475) @ 0: uvm_test_top.env.agent.seqr@@rseq [SEQ] Configured RAL reset value for reg3: 0x5a5a5555
# UVM_INFO ral_reg_seq.sv(480) @ 0: uvm_test_top.env.agent.seqr@@rseq [SEQ] Before reset -> Desired: 0x00000000, Mirrored: 0x00000000
# ---------- Applying reset to REG3 (RAL model) ------------
# -------------monitor begin----------
# UVM_INFO ral_scb.sv(34) @ 10: uvm_test_top.env.sb [SCOREBOARD] READ MATCH: Addr = 0, Data = 0
# -------------monitor begin----------
# UVM_INFO ral_scb.sv(34) @ 30: uvm_test_top.env.sb [SCOREBOARD] READ MATCH: Addr = c, Data = 0
# UVM_INFO ral_driver.sv(60) @ 50: uvm_test_top.env.agent.drv [DRV] Rdata : 0, Addr : c
# -------------monitor begin----------
# UVM_INFO ral_scb.sv(34) @ 50: uvm_test_top.env.sb [SCOREBOARD] READ MATCH: Addr = c, Data = 0
# UVM_INFO ral_driver.sv(30) @ 70: uvm_test_top.env.agent.drv [DRV] Transaction completed: ------------------------------------------------------------------------------
# Name                           Type          Size  Value                      
# ------------------------------------------------------------------------------
# item                           ral_seq_item  -     @711                       
#   begin_time                   time          64    0                          
#   depth                        int           32    'd2                        
#   parent sequence (name)       string        18    default_parent_seq         
#   parent sequence (full name)  string        18    default_parent_seq         
#   sequencer                    string        27    uvm_test_top.env.agent.seqr
# ------------------------------------------------------------------------------
# 
# -------------monitor begin----------
# UVM_ERROR verilog_src/uvm-1.1d/src/reg/uvm_reg.svh(2890) @ 70: reporter [RegModel] Register "regmodel.r3" value read from DUT (0x0000000000000000) does not match mirrored value (0x000000005a5a5555)
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg.svh(2909) @ 70: reporter [RegModel] Field reg3_field (regmodel.r3[31:0]) mismatch read=32'h0 mirrored=32'h5a5a5555 
# UVM_INFO ral_reg_seq.sv(498) @ 70: uvm_test_top.env.agent.seqr@@rseq [SEQ] After reset -> Desired: 0x00000000, Mirrored (DUT): 0x00000000
# UVM_ERROR ral_reg_seq.sv(502) @ 70: uvm_test_top.env.agent.seqr@@rseq [SEQ] Reset mismatch: DUT read = 0x00000000, Expected (RAL) = 0x5a5a5555
# UVM_INFO ral_scb.sv(34) @ 70: uvm_test_top.env.sb [SCOREBOARD] READ MATCH: Addr = c, Data = 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 90: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   15
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [DRV]     2
# [Questa UVM]     2
# [RNTST]     1
# [RegModel]     2
# [SCOREBOARD]     4
# [SEQ]     5
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 90 ns  Iteration: 53  Instance: /tb
# End time: 14:19:56 on Jul 31,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
