// Seed: 2878604094
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output uwire id_2,
    output tri id_3,
    output wor id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wor id_10,
    input tri1 id_11,
    output tri0 id_12,
    output wire id_13,
    output tri0 id_14
);
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input logic id_2,
    output wand id_3,
    input tri id_4,
    input tri1 id_5,
    output wor id_6,
    input tri id_7,
    output wire id_8
);
  always force id_8 = id_2;
  module_0(
      id_0, id_5, id_1, id_8, id_3, id_5, id_6, id_0, id_0, id_6, id_4, id_0, id_1, id_1, id_3
  );
endmodule
