// Seed: 196285104
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input uwire id_2,
    output wand id_3,
    input supply1 id_4,
    input uwire id_5,
    output wor id_6,
    input wire id_7
    , id_14,
    output supply0 id_8,
    input tri id_9
    , id_15,
    input supply1 id_10,
    input tri id_11,
    output supply1 id_12
);
  wire id_16;
  wire id_17;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_26 = 32'd35,
    parameter id_4  = 32'd37,
    parameter id_8  = 32'd91
) (
    output wand id_0,
    input wire id_1,
    input tri0 id_2,
    output wand id_3
    , id_20,
    input tri0 _id_4,
    input tri0 id_5,
    output supply0 id_6,
    output uwire id_7,
    input wire _id_8,
    input wor id_9,
    input supply1 id_10,
    output wor id_11,
    output tri1 id_12
    , id_21,
    input wire id_13,
    output tri1 id_14,
    output tri0 id_15,
    input wand id_16,
    input tri0 id_17,
    input tri id_18
    , id_22
);
  wire  id_23;
  logic id_24;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_1,
      id_7,
      id_9,
      id_2,
      id_0,
      id_10,
      id_6,
      id_13,
      id_9,
      id_1,
      id_6
  );
  logic [id_8 : id_4] id_25, _id_26;
  always @(1) id_21 <= 1;
  assign id_24[id_26] = id_18;
  generate
    if (-1) assign id_3 = 1;
  endgenerate
endmodule
