# ç¬¬ä¸‰ç«  CGCæ—¶é’Ÿæ§åˆ¶ä»‹ç»åŠä½¿ç”¨

> ğŸ“Œ **æœ¬ç« ç›®æ ‡**ï¼šæ·±å…¥æŒæ¡ RA6E2 çš„ **æ—¶é’Ÿç”Ÿæˆç”µè·¯ï¼ˆCGC, Clock Generation Circuitï¼‰æ¶æ„ã€FSP é…ç½®æ–¹æ³•ã€æ ¸å¿ƒå‡½æ•°ä½¿ç”¨ã€æ—¶é’Ÿæ ‘ç®¡ç†ã€åŠ¨æ€è°ƒé¢‘æŠ€å·§åŠä½åŠŸè€—æ—¶é’Ÿç­–ç•¥**ï¼Œä¸ºé«˜æ€§èƒ½ä¸ä½åŠŸè€—ç³»ç»Ÿè®¾è®¡æ‰“ä¸‹åšå®åŸºç¡€ã€‚

---

## 1. RA6E2 CGC ç®€ä»‹

RA6E2 çš„ **CGCï¼ˆClock Generation Circuitï¼‰** æ˜¯æ•´ä¸ª MCU çš„â€œå¿ƒè„â€ï¼Œè´Ÿè´£ç”Ÿæˆå’Œåˆ†å‘ç³»ç»Ÿæ‰€éœ€çš„å„ç§æ—¶é’Ÿæºï¼ŒåŒ…æ‹¬ï¼š

- **ä¸»ç³»ç»Ÿæ—¶é’Ÿï¼ˆSystem Clockï¼‰**
- **å¤–è®¾æ¨¡å—æ—¶é’Ÿï¼ˆPeripheral Clockï¼‰**
- **ä½é€Ÿæ—¶é’Ÿï¼ˆç”¨äº RTCã€ä½åŠŸè€—æ¨¡å¼ï¼‰**
- **PLLã€HOCOã€MOCOã€LOCOã€å¤–éƒ¨æ™¶æŒ¯ç­‰æ—¶é’Ÿæº**

RA6E2 æ”¯æŒå¤šç§æ—¶é’Ÿæºçµæ´»åˆ‡æ¢ï¼Œå®ç° **é«˜æ€§èƒ½è¿è¡Œ** ä¸ **è¶…ä½åŠŸè€—å¾…æœº** çš„å¹³è¡¡ã€‚

---

### 1.1 RA6E2 æ—¶é’Ÿæºæ¦‚è§ˆ

| æ—¶é’Ÿæº          | é¢‘ç‡èŒƒå›´          | ç‰¹ç‚¹                        | å…¸å‹ç”¨é€”              |
| ------------ | ------------- | ------------------------- | ----------------- |
| **HOCO**     | 16~20 MHzï¼ˆå¯è°ƒï¼‰ | é«˜é€Ÿç‰‡ä¸ŠæŒ¯è¡å™¨ï¼Œå¯åŠ¨å¿«ï¼Œç²¾åº¦ä¸­ç­‰          | ä¸»ç³»ç»Ÿæ—¶é’Ÿï¼ˆé»˜è®¤ï¼‰         |
| **MOCO**     | 8 MHz         | ä¸­é€Ÿç‰‡ä¸ŠæŒ¯è¡å™¨ï¼Œä½åŠŸè€—               | ä½åŠŸè€—æ¨¡å¼ã€å¤‡ä»½æ—¶é’Ÿ        |
| **LOCO**     | 32.768 kHz    | ä½é€Ÿç‰‡ä¸ŠæŒ¯è¡å™¨ï¼Œæä½åŠŸè€—              | Deep Standbyã€WDT  |
| **Main OSC** | 8~20 MHz      | å¤–éƒ¨é«˜é€Ÿæ™¶æŒ¯ï¼Œç²¾åº¦é«˜                | é«˜ç²¾åº¦ç³»ç»Ÿæ—¶é’Ÿ           |
| **Sub OSC**  | 32.768 kHz    | å¤–éƒ¨ä½é€Ÿæ™¶æŒ¯                    | RTCã€ä½åŠŸè€—å”¤é†’         |
| **PLL**      | æœ€é«˜ 240 MHz    | å€é¢‘å™¨ï¼Œå¯å°† HOCO æˆ– Main OSC å€é¢‘ | é«˜æ€§èƒ½æ¨¡å¼ï¼ˆCortex-M33ï¼‰ |

ğŸ“Œ **é»˜è®¤å‡ºå‚é…ç½®**ï¼š  
RA6E2 ä¸Šç”µåé»˜è®¤ä½¿ç”¨ **HOCO 20MHz** â†’ é€šè¿‡ **PLL å€é¢‘è‡³ 200MHz** ä½œä¸ºç³»ç»Ÿä¸»é¢‘ï¼ˆå¯åœ¨ FSP ä¸­ä¿®æ”¹ï¼‰ã€‚

---

### 1.2 æ—¶é’Ÿæ ‘ç»“æ„ç®€å›¾ï¼ˆç®€åŒ–ç‰ˆï¼‰

```c
[LOCO 32k] â”€â”€â”€â”
[MOCO 8M] â”€â”€â”€â”€â”¤
[HOCO 20M] â”€â”€â”€â”¼â”€â”€â†’ [PLL] â”€â”€â†’ [System Clock (up to 240MHz)]
[Main OSC] â”€â”€â”€â”˜           â”‚
                          â”œâ”€â”€â†’ [Peripheral Clock A/B/C/D...]
[Sub OSC 32k] â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â†’ [RTC, IWDT, AGT]
```

> ğŸ’¡ æ‰€æœ‰å¤–è®¾æ—¶é’Ÿå‡å¯ç‹¬ç«‹ä½¿èƒ½/å…³é—­ï¼Œå®ç°ç²¾ç»†åŒ–åŠŸè€—æ§åˆ¶ã€‚

---

## 2. FSP å›¾å½¢åŒ–é…ç½® CGC

### 2.1 åˆ›å»ºå·¥ç¨‹åé…ç½®ä¸»æ—¶é’Ÿ

1. æ‰“å¼€ `FSP Configuration` â†’ `Clocks` æ ‡ç­¾é¡µã€‚
2. åœ¨ `Main` é€‰é¡¹å¡ä¸­é…ç½®ç³»ç»Ÿä¸»æ—¶é’Ÿæºï¼š
   - **Clock Source**ï¼šé€‰æ‹© `HOCO`, `Main OSC`, æˆ– `PLL`
   - **PLL Input Source**ï¼šè‹¥é€‰ PLLï¼Œå¯é€‰ HOCO æˆ– Main OSC
   - **PLL Multiplier**ï¼šå€é¢‘ç³»æ•°ï¼ˆå¦‚ 10x â†’ 20MHz Ã— 10 = 200MHzï¼‰
   - **System Clock Divider**ï¼šå¯åˆ†é¢‘ï¼ˆå¦‚ /1, /2, /4...ï¼‰

ğŸ“Œ ç¤ºä¾‹ï¼šé…ç½®ä¸º **Main OSC 12MHz â†’ PLL Ã—20 = 240MHz â†’ ç³»ç»Ÿæ—¶é’Ÿ**

---

### 2.2 é…ç½®å¤–è®¾æ—¶é’Ÿï¼ˆPeripheral Clockï¼‰

åœ¨ `Peripheral Clocks` æ ‡ç­¾é¡µä¸­ï¼š

- å¯å•ç‹¬ä½¿èƒ½/å…³é—­æ¯ä¸ªå¤–è®¾çš„æ—¶é’Ÿï¼ˆå¦‚ SCI0, SPI0, GPT0...ï¼‰
- å¯é€‰æ‹©å¤–è®¾æ—¶é’Ÿæºï¼ˆPCLKA, PCLKB, PCLKC, PCLKDï¼‰
- å¯è®¾ç½®åˆ†é¢‘ç³»æ•°ï¼ˆ/1, /2, /4, /8...ï¼‰

> âœ… **å¼ºçƒˆå»ºè®®**ï¼šæœªä½¿ç”¨çš„å¤–è®¾æ—¶é’Ÿ **åŠ¡å¿…å…³é—­**ï¼Œå¯æ˜¾è‘—é™ä½åŠŸè€—ã€‚

---

### 2.3 ä½é€Ÿæ—¶é’Ÿé…ç½®ï¼ˆç”¨äºRTCã€WDTï¼‰

åœ¨ `Subclock` é€‰é¡¹å¡ï¼š

- ä½¿èƒ½ `Sub Oscillator`ï¼ˆéœ€å¤–æ¥ 32.768kHz æ™¶æŒ¯ï¼‰
- é…ç½® `LOCO` ä½œä¸ºå¤‡ç”¨ï¼ˆç²¾åº¦è¾ƒä½ï¼Œä½†æ— éœ€å¤–éƒ¨å…ƒä»¶ï¼‰

---

## 3. CGC ç›¸å…³ FSP å‡½æ•°è¯¦è§£

> ğŸ“Œ æ‰€æœ‰æ—¶é’Ÿæ“ä½œå‡½æ•°å‡åœ¨ `r_cgc.h` ä¸­å£°æ˜ï¼Œéœ€åŒ…å«å¤´æ–‡ä»¶ã€‚

---

### 3.1 R_CGC_Open

#### 3.1.1 å‡½æ•°åŸå‹åŠåŠŸèƒ½

åˆå§‹åŒ– CGC æ¨¡å—ï¼Œåº”ç”¨ FSP é…ç½®çš„æ—¶é’Ÿè®¾ç½®ã€‚

```c
fsp_err_t R_CGC_Open(cgc_ctrl_t * const p_ctrl, cgc_cfg_t const * const p_cfg)
```

#### 3.1.2 å‚æ•°

- `cgc_ctrl_t * const p_ctrl`ï¼š  
  CGC æ§åˆ¶å¥æŸ„ï¼Œ**å¿…é¡»ç”±ç”¨æˆ·å®šä¹‰å¹¶ä¼ å…¥åœ°å€**ã€‚  
  âš ï¸ **è‹¥ä¼ å…¥ NULLï¼Œè¿”å› `FSP_ERR_ASSERTION`ã€‚**

- `cgc_cfg_t const * const p_cfg`ï¼š  
  æŒ‡å‘æ—¶é’Ÿé…ç½®ç»“æ„ä½“çš„æŒ‡é’ˆï¼Œé€šå¸¸ç”± FSP è‡ªåŠ¨ç”Ÿæˆï¼ˆå¦‚ `g_cgc_cfg`ï¼‰ã€‚  
  åŒ…å«ä¸»æ—¶é’Ÿæºã€PLL è®¾ç½®ã€å¤–è®¾æ—¶é’Ÿä½¿èƒ½ç­‰ã€‚  
  âš ï¸ **è‹¥ä¼ å…¥ NULLï¼Œä½¿ç”¨é»˜è®¤é…ç½®ï¼ˆä¸æ¨èï¼‰ã€‚**

#### 3.1.3 è¿”å›å€¼

- `FSP_SUCCESS`ï¼šæ—¶é’Ÿé…ç½®æˆåŠŸå¹¶ç”Ÿæ•ˆã€‚
- `FSP_ERR_ASSERTION`ï¼š`p_ctrl` æˆ– `p_cfg` ä¸º NULLã€‚
- `FSP_ERR_ALREADY_OPEN`ï¼šCGC æ¨¡å—å·²åˆå§‹åŒ–ã€‚
- `FSP_ERR_INVALID_ARGUMENT`ï¼šé…ç½®å‚æ•°éæ³•ï¼ˆå¦‚ PLL è¶…é¢‘ï¼‰ã€‚

ğŸ“Œ **å…¸å‹ç”¨æ³•ï¼ˆFSP è‡ªåŠ¨ç”Ÿæˆäº `hal_entry` å‰ï¼‰ï¼š**

```c
fsp_err_t err = R_CGC_Open(&g_cgc_ctrl, &g_cgc_cfg);
if (FSP_SUCCESS != err) {
    while(1); // æ—¶é’Ÿåˆå§‹åŒ–å¤±è´¥ï¼Œæ­»å¾ªç¯
}
```

---

### 3.2 R_CGC_ClockStart

#### 3.2.1 å‡½æ•°åŸå‹åŠåŠŸèƒ½

å¯åŠ¨æŒ‡å®šçš„æ—¶é’Ÿæºï¼ˆå¦‚ Main OSC, PLLï¼‰ã€‚

```c
fsp_err_t R_CGC_ClockStart(cgc_ctrl_t * const p_ctrl, cgc_clock_t clock_source)
```

#### 3.2.2 å‚æ•°

- `cgc_ctrl_t * const p_ctrl`ï¼šå·²åˆå§‹åŒ–çš„ CGC å¥æŸ„ã€‚
- `cgc_clock_t clock_source`ï¼šè¦å¯åŠ¨çš„æ—¶é’Ÿæºï¼Œæšä¸¾å€¼åŒ…æ‹¬ï¼š
  - `CGC_CLOCK_HOCO`
  - `CGC_CLOCK_MOCO`
  - `CGC_CLOCK_LOCO`
  - `CGC_CLOCK_MAIN_OSC`
  - `CGC_CLOCK_SUBCLOCK`
  - `CGC_CLOCK_PLL`

#### 3.2.3 è¿”å›å€¼

- `FSP_SUCCESS`ï¼šæ—¶é’Ÿå¯åŠ¨æˆåŠŸã€‚
- `FSP_ERR_NOT_OPEN`ï¼šCGC æœªåˆå§‹åŒ–ã€‚
- `FSP_ERR_ASSERTION`ï¼š`p_ctrl` ä¸º NULLã€‚
- `FSP_ERR_INVALID_ARGUMENT`ï¼šæ— æ•ˆæ—¶é’Ÿæºã€‚
- `FSP_ERR_IN_USE`ï¼šæ—¶é’Ÿå·²åœ¨è¿è¡Œã€‚

ğŸ“Œ **ç”¨æ³•ç¤ºä¾‹ï¼ˆæ‰‹åŠ¨å¯åŠ¨ Main OSCï¼‰ï¼š**

```c
err = R_CGC_ClockStart(&g_cgc_ctrl, CGC_CLOCK_MAIN_OSC);
if (FSP_SUCCESS != err) { /* é”™è¯¯å¤„ç† */ }
```

> ğŸ’¡ é€šå¸¸åœ¨ FSP ä¸­é…ç½®åï¼Œ`R_CGC_Open` ä¼šè‡ªåŠ¨å¯åŠ¨æ‰€éœ€æ—¶é’Ÿï¼Œæ— éœ€æ‰‹åŠ¨è°ƒç”¨ã€‚

---

### 3.3 R_CGC_ClockStop

#### 3.3.1 å‡½æ•°åŸå‹åŠåŠŸèƒ½

åœæ­¢æŒ‡å®šçš„æ—¶é’Ÿæºï¼ˆèŠ‚çœåŠŸè€—ï¼‰ã€‚

```c
fsp_err_t R_CGC_ClockStop(cgc_ctrl_t * const p_ctrl, cgc_clock_t clock_source)
```

#### 3.3.2 å‚æ•°

åŒ `R_CGC_ClockStart`ã€‚

#### 3.3.3 è¿”å›å€¼

- `FSP_SUCCESS`ï¼šæ—¶é’Ÿåœæ­¢æˆåŠŸã€‚
- `FSP_ERR_NOT_OPEN`
- `FSP_ERR_ASSERTION`
- `FSP_ERR_INVALID_ARGUMENT`
- `FSP_ERR_NOT_ENABLED`ï¼šæ—¶é’Ÿæœªå¯ç”¨ï¼Œæ— æ³•åœæ­¢ã€‚

ğŸ“Œ **æ³¨æ„**ï¼š  
â›” **ç¦æ­¢åœæ­¢å½“å‰ç³»ç»Ÿæ—¶é’Ÿæº**ï¼ˆå¦‚æ­£åœ¨ä½¿ç”¨ PLL æ—¶åœæ­¢ PLLï¼‰ï¼Œä¼šå¯¼è‡´ç³»ç»Ÿå´©æºƒï¼

---

### 3.4 R_CGC_SystemClockSet

#### 3.4.1 å‡½æ•°åŸå‹åŠåŠŸèƒ½

åŠ¨æ€åˆ‡æ¢ç³»ç»Ÿä¸»æ—¶é’Ÿæºï¼ˆè¿è¡Œæ—¶è°ƒé¢‘ï¼‰ã€‚

```c
fsp_err_t R_CGC_SystemClockSet(cgc_ctrl_t * const p_ctrl, cgc_system_clock_cfg_t const * const p_clock_cfg)
```

#### 3.4.2 å‚æ•°

- `cgc_ctrl_t * const p_ctrl`ï¼šCGC å¥æŸ„ã€‚
- `cgc_system_clock_cfg_t const * const p_clock_cfg`ï¼šæ–°ç³»ç»Ÿæ—¶é’Ÿé…ç½®ï¼ŒåŒ…å«ï¼š
  - `clock_source`ï¼šæ–°ä¸»æ—¶é’Ÿæºï¼ˆå¦‚ `CGC_CLOCK_PLL`ï¼‰
  - `divider`ï¼šç³»ç»Ÿæ—¶é’Ÿåˆ†é¢‘å™¨ï¼ˆ`CGC_SYS_CLOCK_DIV_1`, `_2`, `_4`...ï¼‰
  - `pll_cfg`ï¼šè‹¥åˆ‡æ¢åˆ° PLLï¼Œéœ€æä¾› PLL é…ç½®ï¼ˆå€é¢‘ç³»æ•°ç­‰ï¼‰

#### 3.4.3 è¿”å›å€¼

- `FSP_SUCCESS`ï¼šåˆ‡æ¢æˆåŠŸã€‚
- `FSP_ERR_NOT_OPEN`
- `FSP_ERR_ASSERTION`
- `FSP_ERR_INVALID_ARGUMENT`
- `FSP_ERR_IN_USE`ï¼šç›®æ ‡æ—¶é’Ÿæœªå‡†å¤‡å¥½ï¼ˆå¦‚ PLL æœªç¨³å®šï¼‰

ğŸ“Œ **å…¸å‹åº”ç”¨åœºæ™¯**ï¼š

- é«˜æ€§èƒ½æ¨¡å¼ â†’ åˆ‡æ¢åˆ° PLL 240MHz
- ä½åŠŸè€—æ¨¡å¼ â†’ åˆ‡æ¢åˆ° MOCO 8MHz
- ç¡çœ å”¤é†’åæ¢å¤é«˜é€Ÿæ—¶é’Ÿ

ğŸ“Œ **ç”¨æ³•ç¤ºä¾‹ï¼ˆåˆ‡æ¢åˆ° MOCO 8MHzï¼‰ï¼š**

```c
cgc_system_clock_cfg_t sys_clk_cfg = {
    .clock_source = CGC_CLOCK_MOCO,
    .divider = CGC_SYS_CLOCK_DIV_1,
    .pll_cfg = NULL  // ä¸ä½¿ç”¨PLL
};

err = R_CGC_SystemClockSet(&g_cgc_ctrl, &sys_clk_cfg);
if (FSP_SUCCESS != err) { /* å¤„ç†é”™è¯¯ */ }

// æ›´æ–° SystemCoreClock å…¨å±€å˜é‡ï¼ˆç”¨äºå»¶æ—¶å‡½æ•°ç­‰ï¼‰
SystemCoreClock = 8000000; // 8MHz
```

> ğŸ“Œ **é‡è¦**ï¼šåˆ‡æ¢æ—¶é’Ÿåï¼Œ**åŠ¡å¿…æ‰‹åŠ¨æ›´æ–° `SystemCoreClock` å˜é‡**ï¼Œå¦åˆ™ `R_BSP_SoftwareDelay` ç­‰å‡½æ•°ä¼šè®¡ç®—é”™è¯¯ï¼

---

### 3.5 R_CGC_OscillatorStatusGet

#### 3.5.1 å‡½æ•°åŸå‹åŠåŠŸèƒ½

è·å–æŒ‡å®šæŒ¯è¡å™¨çš„å½“å‰çŠ¶æ€ï¼ˆæ˜¯å¦ç¨³å®šï¼‰ã€‚

```c
fsp_err_t R_CGC_OscillatorStatusGet(cgc_ctrl_t * const p_ctrl, cgc_clock_t clock_source, cgc_oscillator_status_t * p_status)
```

#### 3.5.2 å‚æ•°

- `cgc_ctrl_t * const p_ctrl`ï¼šCGC å¥æŸ„ã€‚
- `cgc_clock_t clock_source`ï¼šè¦æŸ¥è¯¢çš„æ—¶é’Ÿæºã€‚
- `cgc_oscillator_status_t * p_status`ï¼šè¿”å›çŠ¶æ€ï¼š
  - `CGC_OSCILLATOR_STATE_NOT_STABILIZED`
  - `CGC_OSCILLATOR_STATE_STABILIZED`

#### 3.5.3 è¿”å›å€¼

- `FSP_SUCCESS`
- `FSP_ERR_NOT_OPEN`
- `FSP_ERR_ASSERTION`
- `FSP_ERR_INVALID_ARGUMENT`

ğŸ“Œ **ç”¨æ³•ç¤ºä¾‹ï¼ˆç­‰å¾… Main OSC ç¨³å®šï¼‰ï¼š**

```c
cgc_oscillator_status_t osc_status;
do {
    R_CGC_OscillatorStatusGet(&g_cgc_ctrl, CGC_CLOCK_MAIN_OSC, &osc_status);
} while (osc_status != CGC_OSCILLATOR_STATE_STABILIZED);
```

---

### 3.6 R_CGC_ClockFrequencyGet

#### 3.6.1 å‡½æ•°åŸå‹åŠåŠŸèƒ½

è·å–æŒ‡å®šæ—¶é’Ÿæºçš„å½“å‰é¢‘ç‡ï¼ˆHzï¼‰ã€‚

```c
fsp_err_t R_CGC_ClockFrequencyGet(cgc_ctrl_t * const p_ctrl, cgc_clock_t clock_source, uint32_t * p_frequency_hz)
```

#### 3.6.2 å‚æ•°

- `cgc_ctrl_t * const p_ctrl`
- `cgc_clock_t clock_source`
- `uint32_t * p_frequency_hz`ï¼šè¿”å›é¢‘ç‡å€¼ï¼ˆå•ä½ Hzï¼‰

#### 3.6.3 è¿”å›å€¼

- `FSP_SUCCESS`
- `FSP_ERR_NOT_OPEN`
- `FSP_ERR_ASSERTION`
- `FSP_ERR_INVALID_ARGUMENT`

ğŸ“Œ **ç”¨æ³•ç¤ºä¾‹ï¼š**

```c
uint32_t sys_clk_hz;
R_CGC_ClockFrequencyGet(&g_cgc_ctrl, CGC_CLOCK_MAIN_OSC, &sys_clk_hz);
printf("Main OSC: %lu Hz\n", sys_clk_hz);
```

---

### 3.7 R_CGC_PeripheralClockEnable / Disable

#### 3.7.1 å‡½æ•°åŸå‹åŠåŠŸèƒ½

ä½¿èƒ½æˆ–å…³é—­æŒ‡å®šå¤–è®¾çš„æ—¶é’Ÿï¼ˆåŠ¨æ€åŠŸè€—ç®¡ç†ï¼‰ã€‚

```c
fsp_err_t R_CGC_PeripheralClockEnable(cgc_ctrl_t * const p_ctrl, cgc_peripheral_t peripheral, cgc_clock_t clock_source)
fsp_err_t R_CGC_PeripheralClockDisable(cgc_ctrl_t * const p_ctrl, cgc_peripheral_t peripheral)
```

#### 3.7.2 å‚æ•°

- `cgc_peripheral_t peripheral`ï¼šå¤–è®¾æšä¸¾ï¼Œå¦‚ï¼š
  - `CGC_PERIPHERAL_SCI0`
  - `CGC_PERIPHERAL_SPI0`
  - `CGC_PERIPHERAL_GPT0`
  - `CGC_PERIPHERAL_ADC0`
- `cgc_clock_t clock_source`ï¼ˆä»… Enable éœ€è¦ï¼‰ï¼šä¸ºæ­¤å¤–è®¾é€‰æ‹©æ—¶é’Ÿæºï¼ˆPCLKA/B/C/Dï¼‰

#### 3.7.3 è¿”å›å€¼

- `FSP_SUCCESS`
- `FSP_ERR_NOT_OPEN`
- `FSP_ERR_ASSERTION`
- `FSP_ERR_INVALID_ARGUMENT`

ğŸ“Œ **ç”¨æ³•ç¤ºä¾‹ï¼ˆåŠ¨æ€å¼€å…³ ADC æ—¶é’Ÿï¼‰ï¼š**

```c
/ ä½¿ç”¨å‰å¼€å¯æ—¶é’Ÿ
R_CGC_PeripheralClockEnable(&g_cgc_ctrl, CGC_PERIPHERAL_ADC0, CGC_CLOCK_PCLKA);

// ... è¿›è¡ŒADCé‡‡æ · ...

// ä½¿ç”¨åå…³é—­æ—¶é’Ÿçœç”µ
R_CGC_PeripheralClockDisable(&g_cgc_ctrl, CGC_PERIPHERAL_ADC0);
```

---

## 4. CGC å‡½æ•°é€ŸæŸ¥è¡¨

| å‡½æ•°å                            | ç”¨é€”      | å…³é”®å‚æ•°                         | è¿”å›å€¼/é”™è¯¯ç                        | æ³¨æ„äº‹é¡¹                     |
| ------------------------------ | ------- | ---------------------------- | ----------------------------- | ------------------------ |
| `R_CGC_Open`                   | åˆå§‹åŒ–CGC  | `p_ctrl`, `p_cfg`            | `ALREADY_OPEN`, `INVALID_ARG` | å¿…é¡»æœ€å…ˆè°ƒç”¨                   |
| `R_CGC_ClockStart`             | å¯åŠ¨æ—¶é’Ÿæº   | `clock_source`               | `IN_USE`                      | Main OSC/PLL éœ€ç­‰å¾…ç¨³å®š       |
| `R_CGC_ClockStop`              | åœæ­¢æ—¶é’Ÿæº   | `clock_source`               | `NOT_ENABLED`                 | ç¦æ­¢åœæ­¢å½“å‰ç³»ç»Ÿæ—¶é’Ÿ               |
| `R_CGC_SystemClockSet`         | åˆ‡æ¢ç³»ç»Ÿä¸»æ—¶é’Ÿ | `p_clock_cfg`                | `IN_USE`                      | åˆ‡æ¢åéœ€æ›´æ–° `SystemCoreClock` |
| `R_CGC_OscillatorStatusGet`    | æŸ¥è¯¢æŒ¯è¡å™¨çŠ¶æ€ | `clock_source`, `*p_status`  | -                             | ç”¨äºç­‰å¾…æ—¶é’Ÿç¨³å®š                 |
| `R_CGC_ClockFrequencyGet`      | è·å–æ—¶é’Ÿé¢‘ç‡  | `clock_source`, `*p_freq`    | -                             | è°ƒè¯•/åŠ¨æ€é…ç½®ç”¨                 |
| `R_CGC_PeripheralClockEnable`  | ä½¿èƒ½å¤–è®¾æ—¶é’Ÿ  | `peripheral`, `clock_source` | `INVALID_ARG`                 | ä½¿ç”¨å‰å¿…é¡»ä½¿èƒ½                  |
| `R_CGC_PeripheralClockDisable` | å…³é—­å¤–è®¾æ—¶é’Ÿ  | `peripheral`                 | -                             | ç”¨å®Œå…³é—­ï¼Œçœç”µï¼                 |

---

## 5. å®æˆ˜ï¼šåŠ¨æ€è°ƒé¢‘ + ä½åŠŸè€—æ¼”ç¤º

```c

```

---

## 6. å¼€å‘å»ºè®®ä¸æ³¨æ„äº‹é¡¹

âœ… **å¿…åšäº‹é¡¹**ï¼š

1. **æ‰€æœ‰æ—¶é’Ÿæ“ä½œå‰ç¡®ä¿ `R_CGC_Open` å·²è°ƒç”¨**ã€‚
2. **åˆ‡æ¢ç³»ç»Ÿæ—¶é’Ÿåï¼Œç«‹å³æ›´æ–° `SystemCoreClock` å…¨å±€å˜é‡**ã€‚
3. **å¯åŠ¨ Main OSC / PLL åï¼ŒåŠ¡å¿…ç­‰å¾…å…¶ç¨³å®šå†åˆ‡æ¢ä¸ºä¸»æ—¶é’Ÿ**ã€‚
4. **æœªä½¿ç”¨çš„å¤–è®¾ï¼ŒåŠ¡å¿…è°ƒç”¨ `R_CGC_PeripheralClockDisable` å…³é—­æ—¶é’Ÿ**ã€‚
5. **è¿›å…¥ä½åŠŸè€—æ¨¡å¼å‰ï¼Œåˆ‡æ¢åˆ°ä½é€Ÿæ—¶é’Ÿæºï¼ˆå¦‚ MOCO/LOCOï¼‰**ã€‚

â›” **ç¦æ­¢äº‹é¡¹**ï¼š

1. **ç¦æ­¢åœ¨æœªç­‰å¾…ç¨³å®šæ—¶åˆ‡æ¢åˆ°æ–°æ—¶é’Ÿæº**ã€‚
2. **ç¦æ­¢åœæ­¢å½“å‰æ­£åœ¨ä½¿ç”¨çš„ç³»ç»Ÿæ—¶é’Ÿæº**ã€‚
3. **ç¦æ­¢åœ¨ä¸­æ–­æœåŠ¡å‡½æ•°ä¸­æ‰§è¡Œé•¿æ—¶é—´æ—¶é’Ÿåˆ‡æ¢æ“ä½œ**ã€‚
