#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1381046b0 .scope module, "task6_tb" "task6_tb" 2 3;
 .timescale -9 -10;
v0x13811a0c0_0 .var "a", 0 0;
v0x13811a170_0 .var "b", 0 0;
v0x13811a200_0 .var "clk", 0 0;
v0x13811a2b0_0 .net "q", 0 0, L_0x13811a560;  1 drivers
v0x13811a360_0 .net "state", 0 0, v0x138119fa0_0;  1 drivers
S_0x138109d80 .scope module, "task6_inst" "task6_top" 2 11, 3 1 0, S_0x1381046b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "state";
L_0x13811a430 .functor XOR 1, v0x13811a0c0_0, v0x13811a170_0, C4<0>, C4<0>;
L_0x13811a560 .functor XOR 1, L_0x13811a430, v0x138119fa0_0, C4<0>, C4<0>;
v0x1381048a0_0 .net *"_ivl_0", 0 0, L_0x13811a430;  1 drivers
v0x138119cf0_0 .net "a", 0 0, v0x13811a0c0_0;  1 drivers
v0x138119d90_0 .net "b", 0 0, v0x13811a170_0;  1 drivers
v0x138119e20_0 .net "clock", 0 0, v0x13811a200_0;  1 drivers
v0x138119ec0_0 .net "q", 0 0, L_0x13811a560;  alias, 1 drivers
v0x138119fa0_0 .var "state", 0 0;
E_0x138107440 .event posedge, v0x138119e20_0;
    .scope S_0x138109d80;
T_0 ;
    %wait E_0x138107440;
    %load/vec4 v0x138119d90_0;
    %load/vec4 v0x138119cf0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x138119cf0_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x138119fa0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x138119fa0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1381046b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13811a200_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1381046b0;
T_2 ;
    %delay 10, 0;
    %load/vec4 v0x13811a200_0;
    %nor/r;
    %store/vec4 v0x13811a200_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1381046b0;
T_3 ;
    %vpi_call 2 20 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1381046b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13811a0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13811a170_0, 0;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13811a170_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13811a0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13811a170_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13811a170_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13811a0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13811a170_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13811a0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13811a170_0, 0;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13811a170_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13811a0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13811a170_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13811a170_0, 0;
    %delay 50, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1381046b0;
T_4 ;
    %vpi_call 2 39 "$monitor", "t=%-4d: clock = $d, a = %d, b = %d, q = %d, state = %d", $time, v0x13811a200_0, v0x13811a0c0_0, v0x13811a170_0, v0x13811a2b0_0, v0x13811a360_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tesk6_tb.v";
    "./task6_top.v";
