
reading lef ...

units:       1000
#layers:     13
#macros:     442
#vias:       25
#viarulegen: 25

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components
defIn read 40000 components
defIn read 50000 components
defIn read 60000 components
defIn read 10000 nets

design:      picorv32a
die area:    ( 0 0 ) ( 731615 742335 )
trackPts:    12
defvias:     4
#components: 65718
#terminals:  429
#snets:      2
#nets:       18085

reading guide ...
guideIn read 100000 guides

#guides:     139399
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
  complete 40000 instances
  complete 50000 instances
  complete 60000 instances
#unique instances = 397

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete 40000 insts
  complete 50000 insts
  complete 60000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 831076
mcon shape region query size = 840739
met1 shape region query size = 173955
via shape region query size = 5300
met2 shape region query size = 2893
via2 shape region query size = 5300
met3 shape region query size = 2816
via3 shape region query size = 5300
met4 shape region query size = 1395
via4 shape region query size = 50
met5 shape region query size = 70


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 500 pins
  complete 600 pins
  complete 700 pins
  complete 800 pins
  complete 900 pins
  complete 1000 pins
  complete 1543 pins
  complete 100 unique inst patterns
  complete 200 unique inst patterns
  complete 300 unique inst patterns
  complete 391 unique inst patterns
  complete 1000 groups
  complete 2000 groups
  complete 3000 groups
  complete 4000 groups
  complete 5000 groups
  complete 6000 groups
  complete 7000 groups
  complete 8000 groups
  complete 9000 groups
  complete 10000 groups
  complete 17671 groups
Expt1 runtime (pin-level access point gen): 5.56745
Expt2 runtime (design-level access pattern gen): 1.95643
#scanned instances     = 65718
#unique  instances     = 397
#stdCellGenAp          = 9794
#stdCellValidPlanarAp  = 148
#stdCellValidViaAp     = 7107
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 60509
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:27, elapsed time = 00:00:07, memory = 153.86 (MB), peak = 171.43 (MB)

post process guides ...
GCELLGRID X 0 DO 107 STEP 6900 ;
GCELLGRID Y 0 DO 106 STEP 6900 ;
  complete 10000 orig guides
  complete 20000 orig guides
  complete 30000 orig guides
  complete 40000 orig guides
  complete 50000 orig guides
  complete 60000 orig guides
  complete 70000 orig guides
  complete 80000 orig guides
  complete 90000 orig guides
  complete 100000 orig guides
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5
  complete 10000 nets

building cmap ... 

init guide query ...
  complete 10000 nets (guide)
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 50369
mcon guide region query size = 0
met1 guide region query size = 44509
via guide region query size = 0
met2 guide region query size = 24596
via2 guide region query size = 0
met3 guide region query size = 1101
via3 guide region query size = 0
met4 guide region query size = 141
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 75106 vertical wires in 3 frboxes and 45610 horizontal wires in 3 frboxes.
Done with 11713 vertical wires in 3 frboxes and 17183 horizontal wires in 3 frboxes.

complete track assignment
cpu time = 00:00:29, elapsed time = 00:00:15, memory = 293.01 (MB), peak = 442.86 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 293.02 (MB), peak = 442.86 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:22, memory = 420.14 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:46, memory = 421.84 (MB)
    completing 30% with 3347 violations
    elapsed time = 00:00:54, memory = 382.66 (MB)
    completing 40% with 3347 violations
    elapsed time = 00:01:28, memory = 426.95 (MB)
    completing 50% with 3347 violations
    elapsed time = 00:01:44, memory = 432.60 (MB)
    completing 60% with 6968 violations
    elapsed time = 00:02:15, memory = 415.36 (MB)
    completing 70% with 6968 violations
    elapsed time = 00:02:43, memory = 423.86 (MB)
    completing 80% with 10145 violations
    elapsed time = 00:02:58, memory = 403.42 (MB)
    completing 90% with 10145 violations
    elapsed time = 00:03:52, memory = 442.09 (MB)
    completing 100% with 13985 violations
    elapsed time = 00:04:08, memory = 351.43 (MB)
  number of violations = 17175
cpu time = 00:16:17, elapsed time = 00:04:12, memory = 733.50 (MB), peak = 733.68 (MB)
total wire length = 1116655 um
total wire length on LAYER li1 = 470 um
total wire length on LAYER met1 = 516480 um
total wire length on LAYER met2 = 484327 um
total wire length on LAYER met3 = 92280 um
total wire length on LAYER met4 = 23096 um
total wire length on LAYER met5 = 0 um
total number of vias = 143389
up-via summary (total 143389):

-------------------------
 FR_MASTERSLICE         0
            li1     60505
           met1     79158
           met2      3387
           met3       339
           met4         0
-------------------------
                   143389


start 1st optimization iteration ...
    completing 10% with 17175 violations
    elapsed time = 00:00:20, memory = 817.98 (MB)
    completing 20% with 17175 violations
    elapsed time = 00:00:55, memory = 832.36 (MB)
    completing 30% with 14570 violations
    elapsed time = 00:01:04, memory = 777.27 (MB)
    completing 40% with 14570 violations
    elapsed time = 00:01:33, memory = 824.94 (MB)
    completing 50% with 14570 violations
    elapsed time = 00:01:49, memory = 830.35 (MB)
    completing 60% with 11789 violations
    elapsed time = 00:02:13, memory = 815.30 (MB)
    completing 70% with 11789 violations
    elapsed time = 00:02:37, memory = 833.94 (MB)
    completing 80% with 9569 violations
    elapsed time = 00:02:46, memory = 802.04 (MB)
    completing 90% with 9569 violations
    elapsed time = 00:03:22, memory = 829.37 (MB)
    completing 100% with 7558 violations
    elapsed time = 00:03:39, memory = 734.49 (MB)
  number of violations = 7579
cpu time = 00:14:05, elapsed time = 00:03:41, memory = 734.49 (MB), peak = 834.23 (MB)
total wire length = 1111014 um
total wire length on LAYER li1 = 472 um
total wire length on LAYER met1 = 513696 um
total wire length on LAYER met2 = 480690 um
total wire length on LAYER met3 = 93147 um
total wire length on LAYER met4 = 23006 um
total wire length on LAYER met5 = 0 um
total number of vias = 143199
up-via summary (total 143199):

-------------------------
 FR_MASTERSLICE         0
            li1     60501
           met1     78677
           met2      3686
           met3       335
           met4         0
-------------------------
                   143199


start 2nd optimization iteration ...
    completing 10% with 7579 violations
    elapsed time = 00:00:11, memory = 818.02 (MB)
    completing 20% with 7579 violations
    elapsed time = 00:00:40, memory = 824.13 (MB)
    completing 30% with 7434 violations
    elapsed time = 00:00:52, memory = 791.25 (MB)
    completing 40% with 7434 violations
    elapsed time = 00:01:18, memory = 823.73 (MB)
    completing 50% with 7434 violations
    elapsed time = 00:01:37, memory = 831.72 (MB)
    completing 60% with 7236 violations
    elapsed time = 00:01:57, memory = 810.71 (MB)
    completing 70% with 7236 violations
    elapsed time = 00:02:23, memory = 847.81 (MB)
    completing 80% with 7257 violations
    elapsed time = 00:02:31, memory = 787.98 (MB)
    completing 90% with 7257 violations
    elapsed time = 00:03:01, memory = 830.27 (MB)
    completing 100% with 7178 violations
    elapsed time = 00:03:17, memory = 696.66 (MB)
  number of violations = 7182
cpu time = 00:12:33, elapsed time = 00:03:18, memory = 696.66 (MB), peak = 847.82 (MB)
total wire length = 1108864 um
total wire length on LAYER li1 = 414 um
total wire length on LAYER met1 = 512299 um
total wire length on LAYER met2 = 479416 um
total wire length on LAYER met3 = 93758 um
total wire length on LAYER met4 = 22974 um
total wire length on LAYER met5 = 0 um
total number of vias = 142499
up-via summary (total 142499):

-------------------------
 FR_MASTERSLICE         0
            li1     60382
           met1     78106
           met2      3673
           met3       338
           met4         0
-------------------------
                   142499


start 3rd optimization iteration ...
    completing 10% with 7182 violations
    elapsed time = 00:00:11, memory = 830.72 (MB)
    completing 20% with 7182 violations
    elapsed time = 00:00:24, memory = 832.78 (MB)
    completing 30% with 5544 violations
    elapsed time = 00:00:26, memory = 787.44 (MB)
    completing 40% with 5544 violations
    elapsed time = 00:00:48, memory = 846.38 (MB)
    completing 50% with 5544 violations
    elapsed time = 00:00:59, memory = 846.59 (MB)
    completing 60% with 4059 violations
    elapsed time = 00:01:17, memory = 829.64 (MB)
    completing 70% with 4059 violations
    elapsed time = 00:01:33, memory = 841.25 (MB)
    completing 80% with 2510 violations
    elapsed time = 00:01:41, memory = 814.05 (MB)
    completing 90% with 2510 violations
    elapsed time = 00:02:04, memory = 842.14 (MB)
    completing 100% with 635 violations
    elapsed time = 00:02:14, memory = 700.45 (MB)
  number of violations = 636
cpu time = 00:08:47, elapsed time = 00:02:15, memory = 700.45 (MB), peak = 847.82 (MB)
total wire length = 1106143 um
total wire length on LAYER li1 = 363 um
total wire length on LAYER met1 = 477500 um
total wire length on LAYER met2 = 476943 um
total wire length on LAYER met3 = 126207 um
total wire length on LAYER met4 = 25128 um
total wire length on LAYER met5 = 0 um
total number of vias = 145624
up-via summary (total 145624):

-------------------------
 FR_MASTERSLICE         0
            li1     60310
           met1     77986
           met2      6812
           met3       516
           met4         0
-------------------------
                   145624


start 4th optimization iteration ...
    completing 10% with 636 violations
    elapsed time = 00:00:02, memory = 811.82 (MB)
    completing 20% with 636 violations
    elapsed time = 00:00:06, memory = 837.84 (MB)
    completing 30% with 465 violations
    elapsed time = 00:00:08, memory = 767.79 (MB)
    completing 40% with 465 violations
    elapsed time = 00:00:15, memory = 838.93 (MB)
    completing 50% with 465 violations
    elapsed time = 00:00:18, memory = 839.12 (MB)
    completing 60% with 293 violations
    elapsed time = 00:00:23, memory = 827.68 (MB)
    completing 70% with 293 violations
    elapsed time = 00:00:26, memory = 828.71 (MB)
    completing 80% with 165 violations
    elapsed time = 00:00:27, memory = 802.11 (MB)
    completing 90% with 165 violations
    elapsed time = 00:00:33, memory = 817.84 (MB)
    completing 100% with 21 violations
    elapsed time = 00:00:35, memory = 818.06 (MB)
  number of violations = 21
cpu time = 00:02:12, elapsed time = 00:00:35, memory = 818.06 (MB), peak = 847.82 (MB)
total wire length = 1106016 um
total wire length on LAYER li1 = 358 um
total wire length on LAYER met1 = 476071 um
total wire length on LAYER met2 = 476884 um
total wire length on LAYER met3 = 127505 um
total wire length on LAYER met4 = 25195 um
total wire length on LAYER met5 = 0 um
total number of vias = 145678
up-via summary (total 145678):

-------------------------
 FR_MASTERSLICE         0
            li1     60298
           met1     77935
           met2      6923
           met3       522
           met4         0
-------------------------
                   145678


start 5th optimization iteration ...
    completing 10% with 21 violations
    elapsed time = 00:00:01, memory = 818.06 (MB)
    completing 20% with 21 violations
    elapsed time = 00:00:03, memory = 819.34 (MB)
    completing 30% with 19 violations
    elapsed time = 00:00:04, memory = 819.34 (MB)
    completing 40% with 19 violations
    elapsed time = 00:00:06, memory = 819.34 (MB)
    completing 50% with 19 violations
    elapsed time = 00:00:07, memory = 819.34 (MB)
    completing 60% with 10 violations
    elapsed time = 00:00:09, memory = 819.48 (MB)
    completing 70% with 10 violations
    elapsed time = 00:00:10, memory = 819.48 (MB)
    completing 80% with 2 violations
    elapsed time = 00:00:11, memory = 819.64 (MB)
    completing 90% with 2 violations
    elapsed time = 00:00:13, memory = 819.64 (MB)
    completing 100% with 2 violations
    elapsed time = 00:00:24, memory = 778.07 (MB)
  number of violations = 2
cpu time = 00:01:01, elapsed time = 00:00:24, memory = 778.07 (MB), peak = 847.82 (MB)
total wire length = 1106014 um
total wire length on LAYER li1 = 357 um
total wire length on LAYER met1 = 476057 um
total wire length on LAYER met2 = 476883 um
total wire length on LAYER met3 = 127519 um
total wire length on LAYER met4 = 25195 um
total wire length on LAYER met5 = 0 um
total number of vias = 145670
up-via summary (total 145670):

-------------------------
 FR_MASTERSLICE         0
            li1     60296
           met1     77927
           met2      6925
           met3       522
           met4         0
-------------------------
                   145670


start 6th optimization iteration ...
    completing 10% with 2 violations
    elapsed time = 00:00:00, memory = 790.70 (MB)
    completing 20% with 2 violations
    elapsed time = 00:00:02, memory = 791.21 (MB)
    completing 30% with 2 violations
    elapsed time = 00:00:03, memory = 791.47 (MB)
    completing 40% with 2 violations
    elapsed time = 00:00:05, memory = 791.73 (MB)
    completing 50% with 2 violations
    elapsed time = 00:00:06, memory = 791.73 (MB)
    completing 60% with 2 violations
    elapsed time = 00:00:08, memory = 791.73 (MB)
    completing 70% with 2 violations
    elapsed time = 00:00:09, memory = 791.74 (MB)
    completing 80% with 2 violations
    elapsed time = 00:00:10, memory = 791.74 (MB)
    completing 90% with 2 violations
    elapsed time = 00:00:12, memory = 791.74 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:15, memory = 791.74 (MB)
  number of violations = 0
cpu time = 00:00:52, elapsed time = 00:00:15, memory = 791.74 (MB), peak = 847.82 (MB)
total wire length = 1106026 um
total wire length on LAYER li1 = 357 um
total wire length on LAYER met1 = 476075 um
total wire length on LAYER met2 = 476892 um
total wire length on LAYER met3 = 127505 um
total wire length on LAYER met4 = 25195 um
total wire length on LAYER met5 = 0 um
total number of vias = 145673
up-via summary (total 145673):

-------------------------
 FR_MASTERSLICE         0
            li1     60296
           met1     77933
           met2      6922
           met3       522
           met4         0
-------------------------
                   145673


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 791.74 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 791.74 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:03, memory = 791.74 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 791.74 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:05, memory = 791.74 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:06, memory = 791.74 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:07, memory = 791.74 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:09, memory = 791.74 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:10, memory = 791.74 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:11, memory = 791.85 (MB)
  number of violations = 0
cpu time = 00:00:44, elapsed time = 00:00:11, memory = 791.85 (MB), peak = 847.82 (MB)
total wire length = 1106026 um
total wire length on LAYER li1 = 357 um
total wire length on LAYER met1 = 476075 um
total wire length on LAYER met2 = 476892 um
total wire length on LAYER met3 = 127505 um
total wire length on LAYER met4 = 25195 um
total wire length on LAYER met5 = 0 um
total number of vias = 145673
up-via summary (total 145673):

-------------------------
 FR_MASTERSLICE         0
            li1     60296
           met1     77933
           met2      6922
           met3       522
           met4         0
-------------------------
                   145673


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 791.85 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:03, memory = 791.85 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:04, memory = 791.85 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:06, memory = 791.85 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:07, memory = 791.85 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:08, memory = 791.85 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:10, memory = 791.85 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:11, memory = 791.85 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:12, memory = 791.85 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:13, memory = 791.85 (MB)
  number of violations = 0
cpu time = 00:00:51, elapsed time = 00:00:13, memory = 791.85 (MB), peak = 847.82 (MB)
total wire length = 1106026 um
total wire length on LAYER li1 = 357 um
total wire length on LAYER met1 = 476075 um
total wire length on LAYER met2 = 476892 um
total wire length on LAYER met3 = 127505 um
total wire length on LAYER met4 = 25195 um
total wire length on LAYER met5 = 0 um
total number of vias = 145673
up-via summary (total 145673):

-------------------------
 FR_MASTERSLICE         0
            li1     60296
           met1     77933
           met2      6922
           met3       522
           met4         0
-------------------------
                   145673


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 791.85 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 791.85 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:03, memory = 791.85 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:05, memory = 791.85 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:06, memory = 791.85 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:07, memory = 791.85 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:09, memory = 791.85 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:10, memory = 791.85 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:11, memory = 791.85 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:13, memory = 791.85 (MB)
  number of violations = 0
cpu time = 00:00:50, elapsed time = 00:00:13, memory = 791.85 (MB), peak = 847.82 (MB)
total wire length = 1106026 um
total wire length on LAYER li1 = 357 um
total wire length on LAYER met1 = 476075 um
total wire length on LAYER met2 = 476892 um
total wire length on LAYER met3 = 127505 um
total wire length on LAYER met4 = 25195 um
total wire length on LAYER met5 = 0 um
total number of vias = 145673
up-via summary (total 145673):

-------------------------
 FR_MASTERSLICE         0
            li1     60296
           met1     77933
           met2      6922
           met3       522
           met4         0
-------------------------
                   145673


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 791.85 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 791.85 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:03, memory = 791.85 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 791.85 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:06, memory = 791.85 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:07, memory = 791.85 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:08, memory = 791.85 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:10, memory = 791.85 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:11, memory = 791.85 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:13, memory = 791.85 (MB)
  number of violations = 0
cpu time = 00:00:50, elapsed time = 00:00:13, memory = 791.85 (MB), peak = 847.82 (MB)
total wire length = 1106026 um
total wire length on LAYER li1 = 357 um
total wire length on LAYER met1 = 476075 um
total wire length on LAYER met2 = 476892 um
total wire length on LAYER met3 = 127505 um
total wire length on LAYER met4 = 25195 um
total wire length on LAYER met5 = 0 um
total number of vias = 145673
up-via summary (total 145673):

-------------------------
 FR_MASTERSLICE         0
            li1     60296
           met1     77933
           met2      6922
           met3       522
           met4         0
-------------------------
                   145673


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 791.85 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 791.85 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:04, memory = 791.85 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:05, memory = 791.85 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:07, memory = 791.85 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:08, memory = 791.85 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:10, memory = 791.85 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:11, memory = 791.85 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:12, memory = 791.85 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:14, memory = 791.85 (MB)
  number of violations = 0
cpu time = 00:00:53, elapsed time = 00:00:14, memory = 791.85 (MB), peak = 847.82 (MB)
total wire length = 1106026 um
total wire length on LAYER li1 = 357 um
total wire length on LAYER met1 = 476075 um
total wire length on LAYER met2 = 476892 um
total wire length on LAYER met3 = 127505 um
total wire length on LAYER met4 = 25195 um
total wire length on LAYER met5 = 0 um
total number of vias = 145673
up-via summary (total 145673):

-------------------------
 FR_MASTERSLICE         0
            li1     60296
           met1     77933
           met2      6922
           met3       522
           met4         0
-------------------------
                   145673


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 791.85 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 791.85 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:04, memory = 791.85 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:05, memory = 791.85 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:06, memory = 791.85 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:08, memory = 791.85 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:09, memory = 791.85 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:11, memory = 791.85 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:12, memory = 791.85 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:14, memory = 791.85 (MB)
  number of violations = 0
cpu time = 00:00:53, elapsed time = 00:00:14, memory = 791.85 (MB), peak = 847.82 (MB)
total wire length = 1106026 um
total wire length on LAYER li1 = 357 um
total wire length on LAYER met1 = 476075 um
total wire length on LAYER met2 = 476892 um
total wire length on LAYER met3 = 127505 um
total wire length on LAYER met4 = 25195 um
total wire length on LAYER met5 = 0 um
total number of vias = 145673
up-via summary (total 145673):

-------------------------
 FR_MASTERSLICE         0
            li1     60296
           met1     77933
           met2      6922
           met3       522
           met4         0
-------------------------
                   145673


complete detail routing
total wire length = 1106026 um
total wire length on LAYER li1 = 357 um
total wire length on LAYER met1 = 476075 um
total wire length on LAYER met2 = 476892 um
total wire length on LAYER met3 = 127505 um
total wire length on LAYER met4 = 25195 um
total wire length on LAYER met5 = 0 um
total number of vias = 145673
up-via summary (total 145673):

-------------------------
 FR_MASTERSLICE         0
            li1     60296
           met1     77933
           met2      6922
           met3       522
           met4         0
-------------------------
                   145673

cpu time = 01:00:56, elapsed time = 00:16:05, memory = 791.85 (MB), peak = 847.82 (MB)

post processing ...

Runtime taken (hrt): 996.186
