Classic Timing Analyzer report for state_machine
Tue Oct 06 09:55:01 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.959 ns                                       ; dir        ; state.five   ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.899 ns                                      ; state.four ; salida[1]    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.496 ns                                      ; dir        ; state.twelve ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.four ; state.three  ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+--------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.four     ; state.three    ; clk        ; clk      ; None                        ; None                      ; 1.020 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.four     ; state.five     ; clk        ; clk      ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.thirteen ; state.twelve   ; clk        ; clk      ; None                        ; None                      ; 1.002 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.fiveteen ; state.fourteen ; clk        ; clk      ; None                        ; None                      ; 0.955 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.zero     ; state.fiveteen ; clk        ; clk      ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.twelve   ; state.eleven   ; clk        ; clk      ; None                        ; None                      ; 0.806 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.zero     ; state.one      ; clk        ; clk      ; None                        ; None                      ; 0.806 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.one      ; state.zero     ; clk        ; clk      ; None                        ; None                      ; 0.806 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.five     ; state.four     ; clk        ; clk      ; None                        ; None                      ; 0.805 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.five     ; state.six      ; clk        ; clk      ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.one      ; state.two      ; clk        ; clk      ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.nine     ; state.eight    ; clk        ; clk      ; None                        ; None                      ; 0.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.eight    ; state.nine     ; clk        ; clk      ; None                        ; None                      ; 0.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.eight    ; state.seven    ; clk        ; clk      ; None                        ; None                      ; 0.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.nine     ; state.ten      ; clk        ; clk      ; None                        ; None                      ; 0.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.twelve   ; state.thirteen ; clk        ; clk      ; None                        ; None                      ; 0.802 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.eleven   ; state.twelve   ; clk        ; clk      ; None                        ; None                      ; 0.660 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.eleven   ; state.ten      ; clk        ; clk      ; None                        ; None                      ; 0.659 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.ten      ; state.eleven   ; clk        ; clk      ; None                        ; None                      ; 0.658 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.six      ; state.seven    ; clk        ; clk      ; None                        ; None                      ; 0.657 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.fourteen ; state.fiveteen ; clk        ; clk      ; None                        ; None                      ; 0.657 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.seven    ; state.six      ; clk        ; clk      ; None                        ; None                      ; 0.656 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.ten      ; state.nine     ; clk        ; clk      ; None                        ; None                      ; 0.655 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.seven    ; state.eight    ; clk        ; clk      ; None                        ; None                      ; 0.654 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.thirteen ; state.fourteen ; clk        ; clk      ; None                        ; None                      ; 0.654 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.six      ; state.five     ; clk        ; clk      ; None                        ; None                      ; 0.653 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.fourteen ; state.thirteen ; clk        ; clk      ; None                        ; None                      ; 0.653 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.two      ; state.three    ; clk        ; clk      ; None                        ; None                      ; 0.644 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.two      ; state.one      ; clk        ; clk      ; None                        ; None                      ; 0.642 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.three    ; state.four     ; clk        ; clk      ; None                        ; None                      ; 0.641 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.three    ; state.two      ; clk        ; clk      ; None                        ; None                      ; 0.641 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.fiveteen ; state.zero     ; clk        ; clk      ; None                        ; None                      ; 0.639 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To             ; To Clock ;
+-------+--------------+------------+------+----------------+----------+
; N/A   ; None         ; 3.959 ns   ; dir  ; state.five     ; clk      ;
; N/A   ; None         ; 3.957 ns   ; dir  ; state.six      ; clk      ;
; N/A   ; None         ; 3.957 ns   ; dir  ; state.one      ; clk      ;
; N/A   ; None         ; 3.956 ns   ; dir  ; state.zero     ; clk      ;
; N/A   ; None         ; 3.955 ns   ; dir  ; state.two      ; clk      ;
; N/A   ; None         ; 3.951 ns   ; dir  ; state.nine     ; clk      ;
; N/A   ; None         ; 3.948 ns   ; dir  ; state.ten      ; clk      ;
; N/A   ; None         ; 3.941 ns   ; dir  ; state.thirteen ; clk      ;
; N/A   ; None         ; 3.928 ns   ; dir  ; state.eleven   ; clk      ;
; N/A   ; None         ; 3.924 ns   ; dir  ; state.four     ; clk      ;
; N/A   ; None         ; 3.923 ns   ; dir  ; state.fiveteen ; clk      ;
; N/A   ; None         ; 3.919 ns   ; dir  ; state.seven    ; clk      ;
; N/A   ; None         ; 3.916 ns   ; dir  ; state.eight    ; clk      ;
; N/A   ; None         ; 3.915 ns   ; dir  ; state.fourteen ; clk      ;
; N/A   ; None         ; 3.910 ns   ; dir  ; state.three    ; clk      ;
; N/A   ; None         ; 3.744 ns   ; dir  ; state.twelve   ; clk      ;
+-------+--------------+------------+------+----------------+----------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+----------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To        ; From Clock ;
+-------+--------------+------------+----------------+-----------+------------+
; N/A   ; None         ; 10.899 ns  ; state.four     ; salida[1] ; clk        ;
; N/A   ; None         ; 10.808 ns  ; state.nine     ; salida[1] ; clk        ;
; N/A   ; None         ; 10.763 ns  ; state.eight    ; salida[1] ; clk        ;
; N/A   ; None         ; 10.653 ns  ; state.zero     ; salida[1] ; clk        ;
; N/A   ; None         ; 10.565 ns  ; state.twelve   ; salida[1] ; clk        ;
; N/A   ; None         ; 10.211 ns  ; state.one      ; salida[1] ; clk        ;
; N/A   ; None         ; 10.127 ns  ; state.thirteen ; salida[1] ; clk        ;
; N/A   ; None         ; 9.866 ns   ; state.ten      ; salida[2] ; clk        ;
; N/A   ; None         ; 9.853 ns   ; state.five     ; salida[1] ; clk        ;
; N/A   ; None         ; 9.714 ns   ; state.nine     ; salida[2] ; clk        ;
; N/A   ; None         ; 9.669 ns   ; state.eight    ; salida[2] ; clk        ;
; N/A   ; None         ; 9.616 ns   ; state.two      ; salida[2] ; clk        ;
; N/A   ; None         ; 9.559 ns   ; state.zero     ; salida[2] ; clk        ;
; N/A   ; None         ; 9.498 ns   ; state.six      ; salida[0] ; clk        ;
; N/A   ; None         ; 9.412 ns   ; state.eight    ; salida[0] ; clk        ;
; N/A   ; None         ; 9.396 ns   ; state.ten      ; salida[0] ; clk        ;
; N/A   ; None         ; 9.378 ns   ; state.zero     ; salida[0] ; clk        ;
; N/A   ; None         ; 9.249 ns   ; state.two      ; salida[0] ; clk        ;
; N/A   ; None         ; 9.117 ns   ; state.one      ; salida[2] ; clk        ;
; N/A   ; None         ; 9.114 ns   ; state.fourteen ; salida[0] ; clk        ;
; N/A   ; None         ; 9.028 ns   ; state.eleven   ; salida[2] ; clk        ;
; N/A   ; None         ; 9.012 ns   ; state.three    ; salida[2] ; clk        ;
; N/A   ; None         ; 8.936 ns   ; state.four     ; salida[0] ; clk        ;
; N/A   ; None         ; 8.872 ns   ; state.five     ; salida[3] ; clk        ;
; N/A   ; None         ; 8.854 ns   ; state.twelve   ; salida[0] ; clk        ;
; N/A   ; None         ; 8.653 ns   ; state.six      ; salida[3] ; clk        ;
; N/A   ; None         ; 8.533 ns   ; state.zero     ; salida[3] ; clk        ;
; N/A   ; None         ; 8.468 ns   ; state.one      ; salida[3] ; clk        ;
; N/A   ; None         ; 8.404 ns   ; state.two      ; salida[3] ; clk        ;
; N/A   ; None         ; 8.091 ns   ; state.four     ; salida[3] ; clk        ;
; N/A   ; None         ; 7.983 ns   ; state.three    ; salida[3] ; clk        ;
; N/A   ; None         ; 7.710 ns   ; state.seven    ; salida[3] ; clk        ;
+-------+--------------+------------+----------------+-----------+------------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To             ; To Clock ;
+---------------+-------------+-----------+------+----------------+----------+
; N/A           ; None        ; -3.496 ns ; dir  ; state.twelve   ; clk      ;
; N/A           ; None        ; -3.662 ns ; dir  ; state.three    ; clk      ;
; N/A           ; None        ; -3.667 ns ; dir  ; state.fourteen ; clk      ;
; N/A           ; None        ; -3.668 ns ; dir  ; state.eight    ; clk      ;
; N/A           ; None        ; -3.671 ns ; dir  ; state.seven    ; clk      ;
; N/A           ; None        ; -3.675 ns ; dir  ; state.fiveteen ; clk      ;
; N/A           ; None        ; -3.676 ns ; dir  ; state.four     ; clk      ;
; N/A           ; None        ; -3.680 ns ; dir  ; state.eleven   ; clk      ;
; N/A           ; None        ; -3.693 ns ; dir  ; state.thirteen ; clk      ;
; N/A           ; None        ; -3.700 ns ; dir  ; state.ten      ; clk      ;
; N/A           ; None        ; -3.703 ns ; dir  ; state.nine     ; clk      ;
; N/A           ; None        ; -3.707 ns ; dir  ; state.two      ; clk      ;
; N/A           ; None        ; -3.708 ns ; dir  ; state.zero     ; clk      ;
; N/A           ; None        ; -3.709 ns ; dir  ; state.six      ; clk      ;
; N/A           ; None        ; -3.709 ns ; dir  ; state.one      ; clk      ;
; N/A           ; None        ; -3.711 ns ; dir  ; state.five     ; clk      ;
+---------------+-------------+-----------+------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Oct 06 09:55:01 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off state_machine -c state_machine --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 380.08 MHz between source register "state.four" and destination register "state.three"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.020 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y2_N29; Fanout = 4; REG Node = 'state.four'
            Info: 2: + IC(0.605 ns) + CELL(0.319 ns) = 0.924 ns; Loc. = LCCOMB_X20_Y2_N0; Fanout = 1; COMB Node = 'Selector3~0'
            Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.020 ns; Loc. = LCFF_X20_Y2_N1; Fanout = 4; REG Node = 'state.three'
            Info: Total cell delay = 0.415 ns ( 40.69 % )
            Info: Total interconnect delay = 0.605 ns ( 59.31 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.861 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X20_Y2_N1; Fanout = 4; REG Node = 'state.three'
                Info: Total cell delay = 1.628 ns ( 56.90 % )
                Info: Total interconnect delay = 1.233 ns ( 43.10 % )
            Info: - Longest clock path from clock "clk" to source register is 2.861 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X20_Y2_N29; Fanout = 4; REG Node = 'state.four'
                Info: Total cell delay = 1.628 ns ( 56.90 % )
                Info: Total interconnect delay = 1.233 ns ( 43.10 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "state.five" (data pin = "dir", clock pin = "clk") is 3.959 ns
    Info: + Longest pin to register delay is 6.858 ns
        Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AB9; Fanout = 16; PIN Node = 'dir'
        Info: 2: + IC(5.378 ns) + CELL(0.521 ns) = 6.762 ns; Loc. = LCCOMB_X20_Y2_N16; Fanout = 1; COMB Node = 'Selector5~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.858 ns; Loc. = LCFF_X20_Y2_N17; Fanout = 4; REG Node = 'state.five'
        Info: Total cell delay = 1.480 ns ( 21.58 % )
        Info: Total interconnect delay = 5.378 ns ( 78.42 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X20_Y2_N17; Fanout = 4; REG Node = 'state.five'
        Info: Total cell delay = 1.628 ns ( 56.90 % )
        Info: Total interconnect delay = 1.233 ns ( 43.10 % )
Info: tco from clock "clk" to destination pin "salida[1]" through register "state.four" is 10.899 ns
    Info: + Longest clock path from clock "clk" to source register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X20_Y2_N29; Fanout = 4; REG Node = 'state.four'
        Info: Total cell delay = 1.628 ns ( 56.90 % )
        Info: Total interconnect delay = 1.233 ns ( 43.10 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.761 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y2_N29; Fanout = 4; REG Node = 'state.four'
        Info: 2: + IC(0.598 ns) + CELL(0.521 ns) = 1.119 ns; Loc. = LCCOMB_X19_Y2_N22; Fanout = 1; COMB Node = 'WideOr18~4'
        Info: 3: + IC(0.298 ns) + CELL(0.521 ns) = 1.938 ns; Loc. = LCCOMB_X19_Y2_N26; Fanout = 1; COMB Node = 'WideOr18'
        Info: 4: + IC(2.847 ns) + CELL(2.976 ns) = 7.761 ns; Loc. = PIN_F10; Fanout = 0; PIN Node = 'salida[1]'
        Info: Total cell delay = 4.018 ns ( 51.77 % )
        Info: Total interconnect delay = 3.743 ns ( 48.23 % )
Info: th for register "state.twelve" (data pin = "dir", clock pin = "clk") is -3.496 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X20_Y2_N5; Fanout = 4; REG Node = 'state.twelve'
        Info: Total cell delay = 1.628 ns ( 56.90 % )
        Info: Total interconnect delay = 1.233 ns ( 43.10 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.643 ns
        Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AB9; Fanout = 16; PIN Node = 'dir'
        Info: 2: + IC(5.365 ns) + CELL(0.319 ns) = 6.547 ns; Loc. = LCCOMB_X20_Y2_N4; Fanout = 1; COMB Node = 'Selector12~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.643 ns; Loc. = LCFF_X20_Y2_N5; Fanout = 4; REG Node = 'state.twelve'
        Info: Total cell delay = 1.278 ns ( 19.24 % )
        Info: Total interconnect delay = 5.365 ns ( 80.76 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Tue Oct 06 09:55:01 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


