Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sat Dec 21 19:31:13 2019
| Host              : DESKTOP-RKNG8TM running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file super_wrapper_timing_summary_postroute_physopted.rpt -pb super_wrapper_timing_summary_postroute_physopted.pb -rpx super_wrapper_timing_summary_postroute_physopted.rpx
| Design            : super_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.007        0.000                      0               121045        0.010        0.000                      0               121045        0.164        0.000                       0                 41767  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 20.000}       40.000          25.000          
clk_pl_2  {0.000 1.666}        3.333           300.030         
clk_pl_3  {0.000 1.333}        2.666           375.094         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_2            0.007        0.000                      0               120949        0.010        0.000                      0               120949        0.164        0.000                       0                 41767  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_2           clk_pl_2                 1.851        0.000                      0                   96        0.242        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/arg_V_read_assign_53_reg_64406_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2087_reg_73428_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.684ns (23.401%)  route 2.239ns (76.599%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 5.024 - 3.333 ) 
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.616ns, distribution 1.277ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.558ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.893     2.100    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X42Y81         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/arg_V_read_assign_53_reg_64406_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.196 f  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/arg_V_read_assign_53_reg_64406_reg[1]/Q
                         net (fo=113, routed)         0.490     2.686    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/arg_V_read_assign_53_reg_64406[1]
    SLICE_X41Y63         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     2.807 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2591_reg_73948[4]_i_38/O
                         net (fo=1, routed)           0.176     2.983    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2591_reg_73948[4]_i_38_n_3
    SLICE_X42Y64         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.165 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2591_reg_73948[4]_i_35/O
                         net (fo=2, routed)           0.226     3.391    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2591_reg_73948[4]_i_35_n_3
    SLICE_X41Y63         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     3.430 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2591_reg_73948[3]_i_3/O
                         net (fo=31, routed)          1.189     4.619    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2591_reg_73948[3]_i_3_n_3
    SLICE_X13Y52         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     4.767 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2087_reg_73428[3]_i_2/O
                         net (fo=1, routed)           0.099     4.866    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2087_reg_73428[3]_i_2_n_3
    SLICE_X13Y52         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     4.964 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2087_reg_73428[3]_i_1/O
                         net (fo=1, routed)           0.059     5.023    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2087_fu_46904_p2[3]
    SLICE_X13Y52         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2087_reg_73428_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.524     5.024    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X13Y52         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2087_reg_73428_reg[3]/C
                         clock pessimism              0.103     5.127    
                         clock uncertainty           -0.124     5.003    
    SLICE_X13Y52         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     5.030    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2087_reg_73428_reg[3]
  -------------------------------------------------------------------
                         required time                          5.030    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2168_reg_73518_reg[0]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_31_V_reg_74574_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 1.225ns (39.402%)  route 1.884ns (60.598%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 5.050 - 3.333 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.616ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.558ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.779     1.986    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X22Y41         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2168_reg_73518_reg[0]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.082 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2168_reg_73518_reg[0]_replica_5/Q
                         net (fo=35, routed)          0.492     2.574    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2168_reg_73518[0]_repN_5
    SLICE_X21Y30         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     2.690 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_49/O
                         net (fo=4, routed)           0.118     2.808    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_49_n_3
    SLICE_X22Y30         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     2.972 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_48/O
                         net (fo=2, routed)           0.248     3.220    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_48_n_3
    SLICE_X21Y30         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     3.318 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_32/O
                         net (fo=3, routed)           0.179     3.497    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_32_n_3
    SLICE_X21Y32         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     3.561 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_30/O
                         net (fo=4, routed)           0.205     3.766    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_30_n_3
    SLICE_X18Y31         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     3.804 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_18_LOPT_REMAP/O
                         net (fo=1, routed)           0.255     4.059    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/xlnx_opt_accu_V_31_i_fu_662[7]_i_18_n_3
    SLICE_X21Y35         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.039     4.098 f  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_18_LOPT_REMAP_1/O
                         net (fo=2, routed)           0.098     4.196    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_18_n_3
    SLICE_X20Y34         LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.128     4.324 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_3/O
                         net (fo=2, routed)           0.213     4.537    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_3_n_3
    SLICE_X20Y34         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.716 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_10/O
                         net (fo=1, routed)           0.017     4.733    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_10_n_3
    SLICE_X20Y34         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     4.883 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.911    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[7]_i_1_n_3
    SLICE_X20Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     5.064 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[15]_i_1/O[7]
                         net (fo=2, routed)           0.031     5.095    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_31_V_fu_62197_p2[15]
    SLICE_X20Y35         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_31_V_reg_74574_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.550     5.050    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_31_V_reg_74574_reg[15]/C
                         clock pessimism              0.157     5.207    
                         clock uncertainty           -0.124     5.082    
    SLICE_X20Y35         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     5.109    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_31_V_reg_74574_reg[15]
  -------------------------------------------------------------------
                         required time                          5.109    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2168_reg_73518_reg[0]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_31_V_reg_74574_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 1.224ns (39.382%)  route 1.884ns (60.618%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 5.050 - 3.333 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.616ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.558ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.779     1.986    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X22Y41         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2168_reg_73518_reg[0]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.082 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2168_reg_73518_reg[0]_replica_5/Q
                         net (fo=35, routed)          0.492     2.574    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2168_reg_73518[0]_repN_5
    SLICE_X21Y30         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     2.690 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_49/O
                         net (fo=4, routed)           0.118     2.808    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_49_n_3
    SLICE_X22Y30         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     2.972 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_48/O
                         net (fo=2, routed)           0.248     3.220    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_48_n_3
    SLICE_X21Y30         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     3.318 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_32/O
                         net (fo=3, routed)           0.179     3.497    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_32_n_3
    SLICE_X21Y32         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     3.561 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_30/O
                         net (fo=4, routed)           0.205     3.766    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_30_n_3
    SLICE_X18Y31         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     3.804 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_18_LOPT_REMAP/O
                         net (fo=1, routed)           0.255     4.059    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/xlnx_opt_accu_V_31_i_fu_662[7]_i_18_n_3
    SLICE_X21Y35         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.039     4.098 f  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_18_LOPT_REMAP_1/O
                         net (fo=2, routed)           0.098     4.196    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_18_n_3
    SLICE_X20Y34         LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.128     4.324 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_3/O
                         net (fo=2, routed)           0.213     4.537    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_3_n_3
    SLICE_X20Y34         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.716 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_10/O
                         net (fo=1, routed)           0.017     4.733    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_10_n_3
    SLICE_X20Y34         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     4.883 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.911    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[7]_i_1_n_3
    SLICE_X20Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.152     5.063 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[15]_i_1/O[5]
                         net (fo=2, routed)           0.031     5.094    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_31_V_fu_62197_p2[13]
    SLICE_X20Y35         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_31_V_reg_74574_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.550     5.050    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_31_V_reg_74574_reg[13]/C
                         clock pessimism              0.157     5.207    
                         clock uncertainty           -0.124     5.082    
    SLICE_X20Y35         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     5.109    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_31_V_reg_74574_reg[13]
  -------------------------------------------------------------------
                         required time                          5.109    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2168_reg_73518_reg[0]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 1.224ns (39.382%)  route 1.884ns (60.618%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 5.050 - 3.333 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.616ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.558ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.779     1.986    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X22Y41         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2168_reg_73518_reg[0]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.082 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2168_reg_73518_reg[0]_replica_5/Q
                         net (fo=35, routed)          0.492     2.574    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2168_reg_73518[0]_repN_5
    SLICE_X21Y30         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     2.690 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_49/O
                         net (fo=4, routed)           0.118     2.808    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_49_n_3
    SLICE_X22Y30         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     2.972 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_48/O
                         net (fo=2, routed)           0.248     3.220    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_48_n_3
    SLICE_X21Y30         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     3.318 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_32/O
                         net (fo=3, routed)           0.179     3.497    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_32_n_3
    SLICE_X21Y32         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     3.561 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_30/O
                         net (fo=4, routed)           0.205     3.766    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_30_n_3
    SLICE_X18Y31         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     3.804 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_18_LOPT_REMAP/O
                         net (fo=1, routed)           0.255     4.059    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/xlnx_opt_accu_V_31_i_fu_662[7]_i_18_n_3
    SLICE_X21Y35         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.039     4.098 f  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_18_LOPT_REMAP_1/O
                         net (fo=2, routed)           0.098     4.196    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_18_n_3
    SLICE_X20Y34         LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.128     4.324 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_3/O
                         net (fo=2, routed)           0.213     4.537    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_3_n_3
    SLICE_X20Y34         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.716 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_10/O
                         net (fo=1, routed)           0.017     4.733    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_10_n_3
    SLICE_X20Y34         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     4.883 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.911    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[7]_i_1_n_3
    SLICE_X20Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.152     5.063 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[15]_i_1/O[5]
                         net (fo=2, routed)           0.031     5.094    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_31_V_fu_62197_p2[13]
    SLICE_X20Y35         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.550     5.050    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[13]/C
                         clock pessimism              0.157     5.207    
                         clock uncertainty           -0.124     5.082    
    SLICE_X20Y35         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     5.109    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[13]
  -------------------------------------------------------------------
                         required time                          5.109    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2168_reg_73518_reg[0]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 1.225ns (39.414%)  route 1.883ns (60.586%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 5.050 - 3.333 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.616ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.558ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.779     1.986    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X22Y41         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2168_reg_73518_reg[0]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.082 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2168_reg_73518_reg[0]_replica_5/Q
                         net (fo=35, routed)          0.492     2.574    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp2168_reg_73518[0]_repN_5
    SLICE_X21Y30         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     2.690 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_49/O
                         net (fo=4, routed)           0.118     2.808    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_49_n_3
    SLICE_X22Y30         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     2.972 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_48/O
                         net (fo=2, routed)           0.248     3.220    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_48_n_3
    SLICE_X21Y30         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     3.318 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_32/O
                         net (fo=3, routed)           0.179     3.497    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[15]_i_32_n_3
    SLICE_X21Y32         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     3.561 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_30/O
                         net (fo=4, routed)           0.205     3.766    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_30_n_3
    SLICE_X18Y31         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     3.804 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_18_LOPT_REMAP/O
                         net (fo=1, routed)           0.255     4.059    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/xlnx_opt_accu_V_31_i_fu_662[7]_i_18_n_3
    SLICE_X21Y35         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.039     4.098 f  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_18_LOPT_REMAP_1/O
                         net (fo=2, routed)           0.098     4.196    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_18_n_3
    SLICE_X20Y34         LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.128     4.324 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_3/O
                         net (fo=2, routed)           0.213     4.537    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_3_n_3
    SLICE_X20Y34         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.716 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_10/O
                         net (fo=1, routed)           0.017     4.733    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662[7]_i_10_n_3
    SLICE_X20Y34         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     4.883 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.911    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[7]_i_1_n_3
    SLICE_X20Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     5.064 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[15]_i_1/O[7]
                         net (fo=2, routed)           0.030     5.094    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_31_V_fu_62197_p2[15]
    SLICE_X20Y35         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.550     5.050    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[15]/C
                         clock pessimism              0.157     5.207    
                         clock uncertainty           -0.124     5.082    
    SLICE_X20Y35         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     5.109    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_31_i_fu_662_reg[15]
  -------------------------------------------------------------------
                         required time                          5.109    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RVALID
                            (rising edge-triggered cell PS8 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.618ns (28.771%)  route 1.530ns (71.229%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 4.978 - 3.333 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.478ns (routing 0.558ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.749     1.956    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X7Y24          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.055 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/Q
                         net (fo=4, routed)           0.292     2.347    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[1]
    SLICE_X7Y24          LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     2.468 r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__0/O
                         net (fo=2, routed)           0.195     2.663    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__0_n_0
    SLICE_X7Y25          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     2.703 r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[5]_i_2/O
                         net (fo=2, routed)           0.048     2.751    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[5]_i_2_n_0
    SLICE_X7Y25          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     2.814 r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[7]_i_2/O
                         net (fo=2, routed)           0.055     2.869    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[7]_i_2_n_0
    SLICE_X7Y25          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     2.983 r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=4, routed)           0.104     3.087    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X7Y26          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     3.186 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=8, routed)           0.500     3.686    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X1Y35          LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.082     3.768 r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=1, routed)           0.336     4.104    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/maxigp0_rvalid
    PS8_X0Y0             PS8                                          r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RVALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.478     4.978    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.157     5.135    
                         clock uncertainty           -0.124     5.011    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RVALID)
                                                     -0.888     4.123    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1751_reg_73208_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_13_V_reg_74466_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 1.156ns (39.067%)  route 1.803ns (60.933%))
  Logic Levels:           9  (CARRY8=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 5.052 - 3.333 ) 
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.616ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.558ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.872     2.079    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X31Y58         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1751_reg_73208_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.175 f  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1751_reg_73208_reg[1]/Q
                         net (fo=3, routed)           0.421     2.596    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1751_reg_73208[1]
    SLICE_X27Y56         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116     2.712 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_70/O
                         net (fo=4, routed)           0.260     2.972    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_70_n_3
    SLICE_X26Y62         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     3.120 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_48/O
                         net (fo=4, routed)           0.192     3.312    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_48_n_3
    SLICE_X27Y66         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     3.427 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_28/O
                         net (fo=5, routed)           0.250     3.677    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1734_cast_fu_59583_p1[4]
    SLICE_X28Y67         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.855 f  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_33/O
                         net (fo=2, routed)           0.059     3.914    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_33_n_3
    SLICE_X28Y67         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.031 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[15]_i_25/O
                         net (fo=6, routed)           0.196     4.227    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[15]_i_25_n_3
    SLICE_X27Y69         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     4.325 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_17/O
                         net (fo=3, routed)           0.104     4.429    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_17_n_3
    SLICE_X27Y69         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.493 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_2/O
                         net (fo=1, routed)           0.262     4.755    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_2_n_3
    SLICE_X28Y69         CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.071     4.826 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.854    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[7]_i_1_n_3
    SLICE_X28Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     5.007 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[15]_i_1/O[7]
                         net (fo=2, routed)           0.031     5.038    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_13_V_fu_59587_p2[15]
    SLICE_X28Y70         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_13_V_reg_74466_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.552     5.052    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X28Y70         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_13_V_reg_74466_reg[15]/C
                         clock pessimism              0.103     5.155    
                         clock uncertainty           -0.124     5.031    
    SLICE_X28Y70         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     5.058    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_13_V_reg_74466_reg[15]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1751_reg_73208_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_13_V_reg_74466_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 1.155ns (39.047%)  route 1.803ns (60.953%))
  Logic Levels:           9  (CARRY8=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 5.052 - 3.333 ) 
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.616ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.558ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.872     2.079    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X31Y58         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1751_reg_73208_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.175 f  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1751_reg_73208_reg[1]/Q
                         net (fo=3, routed)           0.421     2.596    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1751_reg_73208[1]
    SLICE_X27Y56         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116     2.712 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_70/O
                         net (fo=4, routed)           0.260     2.972    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_70_n_3
    SLICE_X26Y62         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     3.120 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_48/O
                         net (fo=4, routed)           0.192     3.312    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_48_n_3
    SLICE_X27Y66         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     3.427 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_28/O
                         net (fo=5, routed)           0.250     3.677    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1734_cast_fu_59583_p1[4]
    SLICE_X28Y67         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.855 f  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_33/O
                         net (fo=2, routed)           0.059     3.914    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_33_n_3
    SLICE_X28Y67         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.031 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[15]_i_25/O
                         net (fo=6, routed)           0.196     4.227    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[15]_i_25_n_3
    SLICE_X27Y69         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     4.325 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_17/O
                         net (fo=3, routed)           0.104     4.429    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_17_n_3
    SLICE_X27Y69         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.493 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_2/O
                         net (fo=1, routed)           0.262     4.755    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_2_n_3
    SLICE_X28Y69         CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.071     4.826 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.854    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[7]_i_1_n_3
    SLICE_X28Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.152     5.006 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[15]_i_1/O[5]
                         net (fo=2, routed)           0.031     5.037    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_13_V_fu_59587_p2[13]
    SLICE_X28Y70         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_13_V_reg_74466_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.552     5.052    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X28Y70         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_13_V_reg_74466_reg[13]/C
                         clock pessimism              0.103     5.155    
                         clock uncertainty           -0.124     5.031    
    SLICE_X28Y70         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     5.058    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_13_V_reg_74466_reg[13]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1751_reg_73208_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 1.155ns (39.047%)  route 1.803ns (60.953%))
  Logic Levels:           9  (CARRY8=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 5.052 - 3.333 ) 
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.616ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.558ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.872     2.079    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X31Y58         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1751_reg_73208_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.175 f  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1751_reg_73208_reg[1]/Q
                         net (fo=3, routed)           0.421     2.596    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1751_reg_73208[1]
    SLICE_X27Y56         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116     2.712 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_70/O
                         net (fo=4, routed)           0.260     2.972    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_70_n_3
    SLICE_X26Y62         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     3.120 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_48/O
                         net (fo=4, routed)           0.192     3.312    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_48_n_3
    SLICE_X27Y66         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     3.427 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_28/O
                         net (fo=5, routed)           0.250     3.677    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1734_cast_fu_59583_p1[4]
    SLICE_X28Y67         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.855 f  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_33/O
                         net (fo=2, routed)           0.059     3.914    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_33_n_3
    SLICE_X28Y67         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.031 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[15]_i_25/O
                         net (fo=6, routed)           0.196     4.227    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[15]_i_25_n_3
    SLICE_X27Y69         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     4.325 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_17/O
                         net (fo=3, routed)           0.104     4.429    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_17_n_3
    SLICE_X27Y69         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.493 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_2/O
                         net (fo=1, routed)           0.262     4.755    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_2_n_3
    SLICE_X28Y69         CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.071     4.826 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.854    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[7]_i_1_n_3
    SLICE_X28Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.152     5.006 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[15]_i_1/O[5]
                         net (fo=2, routed)           0.031     5.037    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_13_V_fu_59587_p2[13]
    SLICE_X28Y70         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.552     5.052    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X28Y70         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[13]/C
                         clock pessimism              0.103     5.155    
                         clock uncertainty           -0.124     5.031    
    SLICE_X28Y70         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     5.058    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[13]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1751_reg_73208_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 1.156ns (39.080%)  route 1.802ns (60.920%))
  Logic Levels:           9  (CARRY8=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 5.052 - 3.333 ) 
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.616ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.558ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.872     2.079    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X31Y58         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1751_reg_73208_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.175 f  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1751_reg_73208_reg[1]/Q
                         net (fo=3, routed)           0.421     2.596    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1751_reg_73208[1]
    SLICE_X27Y56         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116     2.712 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_70/O
                         net (fo=4, routed)           0.260     2.972    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_70_n_3
    SLICE_X26Y62         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     3.120 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_48/O
                         net (fo=4, routed)           0.192     3.312    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_48_n_3
    SLICE_X27Y66         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     3.427 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_28/O
                         net (fo=5, routed)           0.250     3.677    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/tmp1734_cast_fu_59583_p1[4]
    SLICE_X28Y67         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.855 f  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_33/O
                         net (fo=2, routed)           0.059     3.914    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_33_n_3
    SLICE_X28Y67         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.031 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[15]_i_25/O
                         net (fo=6, routed)           0.196     4.227    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[15]_i_25_n_3
    SLICE_X27Y69         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     4.325 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_17/O
                         net (fo=3, routed)           0.104     4.429    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_17_n_3
    SLICE_X27Y69         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.493 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_2/O
                         net (fo=1, routed)           0.262     4.755    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590[7]_i_2_n_3
    SLICE_X28Y69         CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.071     4.826 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.854    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[7]_i_1_n_3
    SLICE_X28Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     5.007 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[15]_i_1/O[7]
                         net (fo=2, routed)           0.030     5.037    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_13_V_fu_59587_p2[15]
    SLICE_X28Y70         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.552     5.052    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/ap_clk
    SLICE_X28Y70         FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[15]/C
                         clock pessimism              0.103     5.155    
                         clock uncertainty           -0.124     5.031    
    SLICE_X28Y70         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     5.058    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/accu_V_13_i_fu_590_reg[15]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  0.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1128]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.070ns (25.455%)  route 0.205ns (74.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.498ns (routing 0.558ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.616ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.498     1.665    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X0Y26          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.735 r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1128]/Q
                         net (fo=1, routed)           0.205     1.940    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/DIC0
    SLICE_X1Y25          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.798     2.005    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X1Y25          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
                         clock pessimism             -0.157     1.848    
    SLICE_X1Y25          RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.082     1.930    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/StreamingDataWidthCo_1_U0/r_V_reg_83_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/memOutStrm_V_V_U/mem_reg_bram_1/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.070ns (40.936%)  route 0.101ns (59.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.632ns (routing 0.558ns, distribution 1.074ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.616ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.632     1.799    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/StreamingDataWidthCo_1_U0/ap_clk
    SLICE_X33Y5          FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/StreamingDataWidthCo_1_U0/r_V_reg_83_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.869 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/StreamingDataWidthCo_1_U0/r_V_reg_83_reg[44]/Q
                         net (fo=3, routed)           0.101     1.970    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/memOutStrm_V_V_U/if_din[44]
    RAMB36_X3Y1          RAMB36E2                                     r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/memOutStrm_V_V_U/mem_reg_bram_1/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       2.010     2.217    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/memOutStrm_V_V_U/ap_clk
    RAMB36_X3Y1          RAMB36E2                                     r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/memOutStrm_V_V_U/mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.228     1.989    
    RAMB36_X3Y1          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.029     1.960    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/memOutStrm_V_V_U/mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1120]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.070ns (25.641%)  route 0.203ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.616ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.502     1.669    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X0Y23          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.739 r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1120]/Q
                         net (fo=1, routed)           0.203     1.942    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIF0
    SLICE_X1Y24          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.800     2.007    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X1Y24          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMF/CLK
                         clock pessimism             -0.157     1.850    
    SLICE_X1Y24          RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.081     1.931    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMF
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1158]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.070ns (29.915%)  route 0.164ns (70.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.517ns (routing 0.558ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.616ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.517     1.684    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X1Y26          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1158]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     1.754 r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1158]/Q
                         net (fo=1, routed)           0.164     1.918    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DID0
    SLICE_X4Y24          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.777     1.984    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X4Y24          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD/CLK
                         clock pessimism             -0.157     1.827    
    SLICE_X4Y24          RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.080     1.907    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1095]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.069ns (38.547%)  route 0.110ns (61.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.525ns (routing 0.558ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.616ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.525     1.692    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X1Y20          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1095]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     1.761 r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1095]/Q
                         net (fo=1, routed)           0.110     1.871    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIG1
    SLICE_X1Y19          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.807     2.014    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X1Y19          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMG_D1/CLK
                         clock pessimism             -0.217     1.797    
    SLICE_X1Y19          RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.063     1.860    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/start_addr_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/start_addr_buf_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.071ns (45.513%)  route 0.085ns (54.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.580ns (routing 0.558ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.616ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.580     1.747    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/ap_clk
    SLICE_X24Y7          FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/start_addr_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     1.818 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/start_addr_reg[37]/Q
                         net (fo=3, routed)           0.085     1.903    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/start_addr_reg_n_3_[37]
    SLICE_X22Y7          FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/start_addr_buf_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.786     1.993    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/ap_clk
    SLICE_X22Y7          FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/start_addr_buf_reg[37]/C
                         clock pessimism             -0.156     1.837    
    SLICE_X22Y7          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     1.892    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/start_addr_buf_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][15][userdata][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.073ns (27.757%)  route 0.190ns (72.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.529ns (routing 0.558ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.616ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.529     1.696    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X6Y4           FDRE                                         r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][15][userdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.769 r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][15][userdata][0]/Q
                         net (fo=1, routed)           0.190     1.959    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIG0
    SLICE_X1Y8           RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.815     2.022    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y8           RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMG/CLK
                         clock pessimism             -0.157     1.865    
    SLICE_X1Y8           RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     1.947    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMG
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.070ns (37.234%)  route 0.118ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      1.535ns (routing 0.558ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.616ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.535     1.702    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X2Y3           FDRE                                         r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.772 r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][6]/Q
                         net (fo=1, routed)           0.118     1.890    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIC0
    SLICE_X1Y3           RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.816     2.023    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X1Y3           RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.229     1.794    
    SLICE_X1Y3           RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.082     1.876    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.070ns (27.132%)  route 0.188ns (72.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.519ns (routing 0.558ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.616ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.519     1.686    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X3Y2           FDRE                                         r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.756 r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][6]/Q
                         net (fo=1, routed)           0.188     1.944    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIG1
    SLICE_X1Y3           RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.816     2.023    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X1Y3           RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMG_D1/CLK
                         clock pessimism             -0.157     1.866    
    SLICE_X1Y3           RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.063     1.929    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/start_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/start_addr_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.072ns (39.130%)  route 0.112ns (60.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.575ns (routing 0.558ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.616ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.575     1.742    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/ap_clk
    SLICE_X23Y2          FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/start_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.814 r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/start_addr_reg[7]/Q
                         net (fo=3, routed)           0.112     1.926    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/start_addr_reg_n_3_[7]
    SLICE_X25Y1          FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/start_addr_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.805     2.012    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/ap_clk
    SLICE_X25Y1          FDRE                                         r  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/start_addr_buf_reg[7]/C
                         clock pessimism             -0.156     1.856    
    SLICE_X25Y1          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     1.911    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/start_addr_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         3.333       0.330      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         3.333       0.330      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         3.333       0.330      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X0Y5    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X0Y5    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X1Y7    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/memInStrm_V_V_U/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X1Y6    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/memInStrm_V_V_U/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X3Y0    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/memOutStrm_V_V_U/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X3Y1    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/memOutStrm_V_V_U/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X2Y0    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.666       0.164      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.666       0.164      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         1.667       0.165      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X28Y119  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_93_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X28Y119  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_93_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X28Y119  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_93_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X28Y119  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_93_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.666       0.164      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.666       0.164      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X28Y119  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_93_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X28Y119  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_93_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X28Y119  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_93_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X28Y119  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_93_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_12_12/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        1.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.277ns (23.103%)  route 0.922ns (76.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 5.013 - 3.333 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.616ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.558ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.717     1.924    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.023 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.264     2.287    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y37          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.465 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.658     3.123    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X4Y42          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.513     5.013    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y42          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.157     5.170    
                         clock uncertainty           -0.124     5.046    
    SLICE_X4Y42          FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.072     4.974    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -3.123    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.277ns (23.103%)  route 0.922ns (76.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 5.013 - 3.333 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.616ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.558ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.717     1.924    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.023 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.264     2.287    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y37          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.465 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.658     3.123    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X4Y42          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.513     5.013    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X4Y42          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.157     5.170    
                         clock uncertainty           -0.124     5.046    
    SLICE_X4Y42          FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.072     4.974    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -3.123    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.277ns (23.103%)  route 0.922ns (76.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 5.013 - 3.333 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.616ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.558ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.717     1.924    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.023 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.264     2.287    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y37          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.465 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.658     3.123    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X4Y42          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.513     5.013    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X4Y42          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.157     5.170    
                         clock uncertainty           -0.124     5.046    
    SLICE_X4Y42          FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.072     4.974    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -3.123    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.277ns (23.103%)  route 0.922ns (76.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 5.013 - 3.333 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.616ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.558ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.717     1.924    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.023 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.264     2.287    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y37          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.465 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.658     3.123    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X4Y42          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.513     5.013    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X4Y42          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.157     5.170    
                         clock uncertainty           -0.124     5.046    
    SLICE_X4Y42          FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072     4.974    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -3.123    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.277ns (23.141%)  route 0.920ns (76.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 5.013 - 3.333 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.616ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.558ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.717     1.924    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.023 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.264     2.287    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y37          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.465 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.656     3.121    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X4Y42          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.513     5.013    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X4Y42          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.157     5.170    
                         clock uncertainty           -0.124     5.046    
    SLICE_X4Y42          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072     4.974    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.277ns (23.238%)  route 0.915ns (76.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 5.011 - 3.333 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.616ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.558ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.717     1.924    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.023 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.264     2.287    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y37          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.465 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.651     3.116    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X4Y40          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.511     5.011    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y40          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.157     5.168    
                         clock uncertainty           -0.124     5.044    
    SLICE_X4Y40          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072     4.972    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.972    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.277ns (23.238%)  route 0.915ns (76.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 5.011 - 3.333 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.616ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.558ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.717     1.924    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.023 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.264     2.287    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y37          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.465 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.651     3.116    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X4Y40          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.511     5.011    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y40          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.157     5.168    
                         clock uncertainty           -0.124     5.044    
    SLICE_X4Y40          FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072     4.972    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.972    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.277ns (23.238%)  route 0.915ns (76.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 5.011 - 3.333 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.616ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.558ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.717     1.924    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.023 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.264     2.287    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y37          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.465 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.651     3.116    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X4Y40          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.511     5.011    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y40          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.157     5.168    
                         clock uncertainty           -0.124     5.044    
    SLICE_X4Y40          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072     4.972    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.972    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.277ns (23.238%)  route 0.915ns (76.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 5.011 - 3.333 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.616ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.558ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.717     1.924    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.023 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.264     2.287    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y37          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.465 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.651     3.116    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X4Y40          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.511     5.011    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y40          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.157     5.168    
                         clock uncertainty           -0.124     5.044    
    SLICE_X4Y40          FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.072     4.972    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.972    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.277ns (23.238%)  route 0.915ns (76.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 5.011 - 3.333 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.616ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.558ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.717     1.924    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.023 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.264     2.287    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y37          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.465 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.651     3.116    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y40          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.511     5.011    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y40          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.157     5.168    
                         clock uncertainty           -0.124     5.044    
    SLICE_X4Y40          FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072     4.972    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.972    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  1.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.089ns (36.777%)  route 0.153ns (63.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.356ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       0.872     0.983    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.054    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y37          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.104 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.225    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X3Y40          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       0.997     1.135    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y40          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.132     1.003    
    SLICE_X3Y40          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     0.983    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.089ns (36.777%)  route 0.153ns (63.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.356ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       0.872     0.983    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.054    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y37          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.104 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.225    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X3Y40          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       0.997     1.135    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y40          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.132     1.003    
    SLICE_X3Y40          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     0.983    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.089ns (36.777%)  route 0.153ns (63.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.356ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       0.872     0.983    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.054    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y37          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.104 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.225    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X3Y40          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       0.997     1.135    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y40          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.132     1.003    
    SLICE_X3Y40          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.983    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.089ns (36.777%)  route 0.153ns (63.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.356ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       0.872     0.983    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.054    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y37          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.104 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.225    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X3Y40          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       0.997     1.135    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y40          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.132     1.003    
    SLICE_X3Y40          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.983    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.080ns (32.258%)  route 0.168ns (67.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.884ns (routing 0.316ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.356ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       0.884     0.995    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y26          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.035 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.085    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X5Y26          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     1.125 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.118     1.243    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y26          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.011     1.149    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y26          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.138     1.011    
    SLICE_X5Y26          FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     0.991    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.080ns (32.258%)  route 0.168ns (67.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.884ns (routing 0.316ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.356ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       0.884     0.995    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y26          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.035 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.085    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X5Y26          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     1.125 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.118     1.243    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y26          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.011     1.149    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y26          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.138     1.011    
    SLICE_X5Y26          FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.991    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.080ns (32.258%)  route 0.168ns (67.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.884ns (routing 0.316ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.356ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       0.884     0.995    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y26          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.035 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.085    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X5Y26          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     1.125 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.118     1.243    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y26          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.011     1.149    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y26          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.138     1.011    
    SLICE_X5Y26          FDPE (Remov_BFF_SLICEM_C_PRE)
                                                     -0.020     0.991    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.080ns (32.258%)  route 0.168ns (67.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.884ns (routing 0.316ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.356ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       0.884     0.995    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y26          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.035 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.085    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X5Y26          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     1.125 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.118     1.243    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y26          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.011     1.149    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y26          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.138     1.011    
    SLICE_X5Y26          FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     0.991    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.080ns (32.258%)  route 0.168ns (67.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.884ns (routing 0.316ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.356ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       0.884     0.995    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y26          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.035 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.085    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X5Y26          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     1.125 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.118     1.243    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y26          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.011     1.149    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y26          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.138     1.011    
    SLICE_X5Y26          FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     0.991    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.089ns (29.766%)  route 0.210ns (70.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.356ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       0.872     0.983    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.054    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y37          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.104 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.178     1.282    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y41          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=41784, routed)       1.006     1.144    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y41          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.103     1.041    
    SLICE_X4Y41          FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.021    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.261    





