#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec 30 13:37:53 2020
# Process ID: 20636
# Current directory: E:/hw/Hardware_Design/exp4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17844 E:\hw\Hardware_Design\exp4\exp4.xpr
# Log file: E:/hw/Hardware_Design/exp4/vivado.log
# Journal file: E:/hw/Hardware_Design/exp4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/hw/Hardware_Design/exp4/exp4.xpr
update_compile_order -fileset sources_1
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_signed -dir e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {mult_signed} CONFIG.PortAWidth {32} CONFIG.PortBWidth {32} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.Use_Custom_Output_Width {false} CONFIG.OutputWidthHigh {63} CONFIG.PipeStages {9} CONFIG.ClockEnable {true} CONFIG.SyncClear {true}] [get_ips mult_signed]
generate_target {instantiation_template} [get_files e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_signed/mult_signed.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_signed/mult_signed.xci]
catch { config_ip_cache -export [get_ips -all mult_signed] }
export_ip_user_files -of_objects [get_files e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_signed/mult_signed.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_signed/mult_signed.xci]
launch_runs -jobs 4 mult_signed_synth_1
export_simulation -of_objects [get_files e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_signed/mult_signed.xci] -directory E:/hw/Hardware_Design/exp4/exp4.ip_user_files/sim_scripts -ip_user_files_dir E:/hw/Hardware_Design/exp4/exp4.ip_user_files -ipstatic_source_dir E:/hw/Hardware_Design/exp4/exp4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/hw/Hardware_Design/exp4/exp4.cache/compile_simlib/modelsim} {questa=E:/hw/Hardware_Design/exp4/exp4.cache/compile_simlib/questa} {riviera=E:/hw/Hardware_Design/exp4/exp4.cache/compile_simlib/riviera} {activehdl=E:/hw/Hardware_Design/exp4/exp4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0 -dir e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {32} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {32} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {63} CONFIG.PipeStages {9} CONFIG.ClockEnable {true} CONFIG.SyncClear {true}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
generate_target all [get_files  e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_runs -jobs 4 mult_gen_0_synth_1
export_simulation -of_objects [get_files e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory E:/hw/Hardware_Design/exp4/exp4.ip_user_files/sim_scripts -ip_user_files_dir E:/hw/Hardware_Design/exp4/exp4.ip_user_files -ipstatic_source_dir E:/hw/Hardware_Design/exp4/exp4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/hw/Hardware_Design/exp4/exp4.cache/compile_simlib/modelsim} {questa=E:/hw/Hardware_Design/exp4/exp4.cache/compile_simlib/questa} {riviera=E:/hw/Hardware_Design/exp4/exp4.cache/compile_simlib/riviera} {activehdl=E:/hw/Hardware_Design/exp4/exp4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset mult_gen_0 e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0 -dir e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {32} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {32} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {63} CONFIG.PipeStages {9} CONFIG.ClockEnable {true} CONFIG.SyncClear {true}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci]
generate_target all [get_files  e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci]
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci]
launch_runs -jobs 4 mult_gen_0_synth_1
export_simulation -of_objects [get_files e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci] -directory E:/hw/Hardware_Design/exp4/exp4.ip_user_files/sim_scripts -ip_user_files_dir E:/hw/Hardware_Design/exp4/exp4.ip_user_files -ipstatic_source_dir E:/hw/Hardware_Design/exp4/exp4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/hw/Hardware_Design/exp4/exp4.cache/compile_simlib/modelsim} {questa=E:/hw/Hardware_Design/exp4/exp4.cache/compile_simlib/questa} {riviera=E:/hw/Hardware_Design/exp4/exp4.cache/compile_simlib/riviera} {activehdl=E:/hw/Hardware_Design/exp4/exp4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset mult_gen_0 e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_unsigned -dir e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {mult_unsigned} CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {32} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {32} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {63} CONFIG.PipeStages {9} CONFIG.ClockEnable {true} CONFIG.SyncClear {true}] [get_ips mult_unsigned]
generate_target {instantiation_template} [get_files e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_unsigned/mult_unsigned.xci]
generate_target all [get_files  e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_unsigned/mult_unsigned.xci]
catch { config_ip_cache -export [get_ips -all mult_unsigned] }
export_ip_user_files -of_objects [get_files e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_unsigned/mult_unsigned.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_unsigned/mult_unsigned.xci]
launch_runs -jobs 4 mult_unsigned_synth_1
export_simulation -of_objects [get_files e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_unsigned/mult_unsigned.xci] -directory E:/hw/Hardware_Design/exp4/exp4.ip_user_files/sim_scripts -ip_user_files_dir E:/hw/Hardware_Design/exp4/exp4.ip_user_files -ipstatic_source_dir E:/hw/Hardware_Design/exp4/exp4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/hw/Hardware_Design/exp4/exp4.cache/compile_simlib/modelsim} {questa=E:/hw/Hardware_Design/exp4/exp4.cache/compile_simlib/questa} {riviera=E:/hw/Hardware_Design/exp4/exp4.cache/compile_simlib/riviera} {activehdl=E:/hw/Hardware_Design/exp4/exp4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_signed/mult_signed.xci] -no_script -reset -force -quiet
remove_files  -fileset mult_signed e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_signed/mult_signed.xci
file delete -force e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_signed
export_ip_user_files -of_objects  [get_files e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_unsigned/mult_unsigned.xci] -no_script -reset -force -quiet
remove_files  -fileset mult_unsigned e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_unsigned/mult_unsigned.xci
file delete -force e:/hw/Hardware_Design/exp4/exp4.srcs/sources_1/ip/mult_unsigned
