/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [3:0] _01_;
  reg [9:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [17:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_2z | celloutsig_0_0z;
  assign celloutsig_0_12z = in_data[24] | in_data[89];
  assign celloutsig_1_0z = in_data[111] | in_data[140];
  assign celloutsig_0_2z = in_data[65] | celloutsig_0_1z;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 9'h000;
    else _00_ <= in_data[43:35];
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= celloutsig_1_4z[8:5];
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 10'h000;
    else _02_ <= { in_data[183:175], celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[7:5], celloutsig_0_3z, celloutsig_0_1z } / { 1'h1, _00_[7:2] };
  assign celloutsig_0_16z = { celloutsig_0_14z[8:0], _00_ } / { 1'h1, celloutsig_0_6z[5:2], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_1_3z = celloutsig_1_2z / { 1'h1, in_data[114:101] };
  assign celloutsig_1_4z = { celloutsig_1_3z[13:7], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[119:111] };
  assign celloutsig_1_16z = { celloutsig_1_3z[14:9], _01_, celloutsig_1_15z } === { _02_[3:0], _02_ };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_8z } === _00_[4:1];
  assign celloutsig_0_11z = { _00_[2:1], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_9z } === _00_[4:0];
  assign celloutsig_0_1z = { in_data[90:81], celloutsig_0_0z, celloutsig_0_0z } === in_data[95:84];
  assign celloutsig_0_19z = { celloutsig_0_16z[1], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_11z } === { celloutsig_0_14z[5:0], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[176:174] === in_data[114:112];
  assign celloutsig_0_0z = in_data[41:36] > in_data[67:62];
  assign celloutsig_1_8z = { celloutsig_1_2z[8:2], celloutsig_1_5z, celloutsig_1_6z } > in_data[184:176];
  assign celloutsig_1_10z = { celloutsig_1_4z[8:0], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z } > { in_data[156:145], celloutsig_1_1z };
  assign celloutsig_0_7z = ! _00_[8:3];
  assign celloutsig_0_8z = ! _00_[6:2];
  assign celloutsig_0_9z = ! { celloutsig_0_6z[3:2], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_13z = ! { celloutsig_0_6z[2:0], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_19z = celloutsig_1_6z & ~(celloutsig_1_3z[0]);
  assign celloutsig_1_1z = in_data[180] & ~(in_data[98]);
  assign celloutsig_1_6z = celloutsig_1_1z & ~(in_data[120]);
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[74], celloutsig_0_0z };
  assign celloutsig_1_15z = { celloutsig_1_12z[2:0], celloutsig_1_0z } % { 1'h1, _01_[2:0] };
  assign celloutsig_1_18z = { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_11z } % { 1'h1, celloutsig_1_15z[2:1], celloutsig_1_16z };
  assign celloutsig_0_14z = { _00_, celloutsig_0_4z } % { 1'h1, in_data[88:86], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_18z = { in_data[66:64], celloutsig_0_13z, celloutsig_0_4z } % { 1'h1, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[181:168], celloutsig_1_1z } % { 1'h1, in_data[180:167] };
  assign celloutsig_1_11z = | { celloutsig_1_3z[10:2], celloutsig_1_0z, celloutsig_1_8z, _01_, _02_, celloutsig_1_5z };
  assign celloutsig_1_12z = { _01_[3], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_1z } << { celloutsig_1_2z[7:5], celloutsig_1_8z };
  assign { out_data[131:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
