

================================================================
== Vitis HLS Report for 'clusterOp_Pipeline_VITIS_LOOP_67_5'
================================================================
* Date:           Mon Mar 27 20:49:13 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.361 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_5  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_4"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %outStream_V_dest_V, i5 %outStream_V_id_V, i1 %outStream_V_last_V, i2 %outStream_V_user_V, i4 %outStream_V_strb_V, i4 %outStream_V_keep_V, i32 %outStream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_id_V_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tmp_id_V"   --->   Operation 8 'read' 'tmp_id_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cmp92_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp92"   --->   Operation 9 'read' 'cmp92_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub88_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub88"   --->   Operation 10 'read' 'sub88_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_mul_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %phi_mul"   --->   Operation 11 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%clusters_member_count_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %clusters_member_count_load"   --->   Operation 12 'read' 'clusters_member_count_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body73"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [cluster/cluster.cpp:69]   --->   Operation 15 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j_1" [cluster/cluster.cpp:69]   --->   Operation 16 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.47ns)   --->   "%icmp_ln67 = icmp_slt  i32 %j_cast, i32 %clusters_member_count_load_read" [cluster/cluster.cpp:67]   --->   Operation 18 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.52ns)   --->   "%add_ln67 = add i31 %j_1, i31 1" [cluster/cluster.cpp:67]   --->   Operation 19 'add' 'add_ln67' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.inc108.loopexit.exitStub, void %for.body73.split" [cluster/cluster.cpp:67]   --->   Operation 20 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i31 %j_1" [cluster/cluster.cpp:69]   --->   Operation 21 'trunc' 'trunc_ln69' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.10ns)   --->   "%add_ln69 = add i17 %phi_mul_read, i17 %trunc_ln69" [cluster/cluster.cpp:69]   --->   Operation 22 'add' 'add_ln69' <Predicate = (icmp_ln67)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i17 %add_ln69" [cluster/cluster.cpp:69]   --->   Operation 23 'zext' 'zext_ln69' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%clusters_members_addr = getelementptr i9 %clusters_members, i64 0, i64 %zext_ln69" [cluster/cluster.cpp:69]   --->   Operation 24 'getelementptr' 'clusters_members_addr' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%tmp_data_V = load i17 %clusters_members_addr" [cluster/cluster.cpp:69]   --->   Operation 25 'load' 'tmp_data_V' <Predicate = (icmp_ln67)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 129600> <RAM>
ST_1 : Operation 26 [1/1] (2.47ns)   --->   "%tmp_user_V = icmp_eq  i31 %j_1, i31 0" [cluster/cluster.cpp:72]   --->   Operation 26 'icmp' 'tmp_user_V' <Predicate = (icmp_ln67)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.47ns)   --->   "%icmp_ln74 = icmp_eq  i32 %j_cast, i32 %sub88_read" [cluster/cluster.cpp:74]   --->   Operation 27 'icmp' 'icmp_ln74' <Predicate = (icmp_ln67)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.97ns)   --->   "%tmp_last_V = and i1 %icmp_ln74, i1 %cmp92_read" [cluster/cluster.cpp:74]   --->   Operation 28 'and' 'tmp_last_V' <Predicate = (icmp_ln67)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln67 = store i31 %add_ln67, i31 %j" [cluster/cluster.cpp:67]   --->   Operation 29 'store' 'store_ln67' <Predicate = (icmp_ln67)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [cluster/cluster.cpp:67]   --->   Operation 30 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%tmp_data_V = load i17 %clusters_members_addr" [cluster/cluster.cpp:69]   --->   Operation 31 'load' 'tmp_data_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 129600> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i9 %tmp_data_V" [cluster/cluster.cpp:68]   --->   Operation 32 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i1 %tmp_user_V"   --->   Operation 33 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i32 %zext_ln68, i4 15, i4 15, i2 %zext_ln214, i1 %tmp_last_V, i5 %tmp_id_V_read, i6 0"   --->   Operation 34 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.body73" [cluster/cluster.cpp:67]   --->   Operation 35 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clusters_member_count_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phi_mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clusters_members]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sub88]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp92]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_id_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                               (alloca             ) [ 010]
specaxissidechannel_ln0         (specaxissidechannel) [ 000]
specinterface_ln0               (specinterface      ) [ 000]
tmp_id_V_read                   (read               ) [ 011]
cmp92_read                      (read               ) [ 000]
sub88_read                      (read               ) [ 000]
phi_mul_read                    (read               ) [ 000]
clusters_member_count_load_read (read               ) [ 000]
store_ln0                       (store              ) [ 000]
br_ln0                          (br                 ) [ 000]
j_1                             (load               ) [ 000]
j_cast                          (zext               ) [ 000]
specpipeline_ln0                (specpipeline       ) [ 000]
icmp_ln67                       (icmp               ) [ 010]
add_ln67                        (add                ) [ 000]
br_ln67                         (br                 ) [ 000]
trunc_ln69                      (trunc              ) [ 000]
add_ln69                        (add                ) [ 000]
zext_ln69                       (zext               ) [ 000]
clusters_members_addr           (getelementptr      ) [ 011]
tmp_user_V                      (icmp               ) [ 011]
icmp_ln74                       (icmp               ) [ 000]
tmp_last_V                      (and                ) [ 011]
store_ln67                      (store              ) [ 000]
specloopname_ln67               (specloopname       ) [ 000]
tmp_data_V                      (load               ) [ 000]
zext_ln68                       (zext               ) [ 000]
zext_ln214                      (zext               ) [ 000]
write_ln258                     (write              ) [ 000]
br_ln67                         (br                 ) [ 000]
ret_ln0                         (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clusters_member_count_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clusters_member_count_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="phi_mul">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_mul"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="clusters_members">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clusters_members"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub88">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub88"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp92">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp92"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="j_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_id_V_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="5" slack="0"/>
<pin id="79" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_id_V_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="cmp92_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp92_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sub88_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub88_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="phi_mul_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="17" slack="0"/>
<pin id="96" dir="0" index="1" bw="17" slack="0"/>
<pin id="97" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_mul_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="clusters_member_count_load_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="clusters_member_count_load_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln258_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="0" index="3" bw="4" slack="0"/>
<pin id="111" dir="0" index="4" bw="2" slack="0"/>
<pin id="112" dir="0" index="5" bw="1" slack="0"/>
<pin id="113" dir="0" index="6" bw="5" slack="0"/>
<pin id="114" dir="0" index="7" bw="6" slack="0"/>
<pin id="115" dir="0" index="8" bw="9" slack="0"/>
<pin id="116" dir="0" index="9" bw="1" slack="0"/>
<pin id="117" dir="0" index="10" bw="1" slack="0"/>
<pin id="118" dir="0" index="11" bw="1" slack="0"/>
<pin id="119" dir="0" index="12" bw="1" slack="1"/>
<pin id="120" dir="0" index="13" bw="5" slack="1"/>
<pin id="121" dir="0" index="14" bw="1" slack="0"/>
<pin id="122" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="clusters_members_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="17" slack="0"/>
<pin id="138" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clusters_members_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="17" slack="0"/>
<pin id="143" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="31" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_1_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="31" slack="0"/>
<pin id="154" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="j_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="31" slack="0"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln67_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="31" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln67_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="31" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln69_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="31" slack="0"/>
<pin id="173" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln69_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="17" slack="0"/>
<pin id="177" dir="0" index="1" bw="17" slack="0"/>
<pin id="178" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln69_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="17" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_user_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln74_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="31" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_last_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln67_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="0"/>
<pin id="206" dir="0" index="1" bw="31" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln68_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln214_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="j_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="31" slack="0"/>
<pin id="220" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_id_V_read_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="1"/>
<pin id="227" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_read "/>
</bind>
</comp>

<comp id="233" class="1005" name="clusters_members_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="17" slack="1"/>
<pin id="235" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="clusters_members_addr "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_user_V_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_last_V_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="44" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="123"><net_src comp="66" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="106" pin=4"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="106" pin=5"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="106" pin=6"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="106" pin=7"/></net>

<net id="131"><net_src comp="68" pin="0"/><net_sink comp="106" pin=9"/></net>

<net id="132"><net_src comp="68" pin="0"/><net_sink comp="106" pin=10"/></net>

<net id="133"><net_src comp="70" pin="0"/><net_sink comp="106" pin=14"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="60" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="52" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="100" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="152" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="58" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="152" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="94" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="190"><net_src comp="152" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="155" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="88" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="82" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="165" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="141" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="106" pin=8"/></net>

<net id="217"><net_src comp="214" pin="1"/><net_sink comp="106" pin=11"/></net>

<net id="221"><net_src comp="72" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="228"><net_src comp="76" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="106" pin=13"/></net>

<net id="236"><net_src comp="134" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="241"><net_src comp="186" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="246"><net_src comp="198" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="106" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {2 }
	Port: outStream_V_keep_V | {2 }
	Port: outStream_V_strb_V | {2 }
	Port: outStream_V_user_V | {2 }
	Port: outStream_V_last_V | {2 }
	Port: outStream_V_id_V | {2 }
	Port: outStream_V_dest_V | {2 }
 - Input state : 
	Port: clusterOp_Pipeline_VITIS_LOOP_67_5 : clusters_member_count_load | {1 }
	Port: clusterOp_Pipeline_VITIS_LOOP_67_5 : phi_mul | {1 }
	Port: clusterOp_Pipeline_VITIS_LOOP_67_5 : clusters_members | {1 2 }
	Port: clusterOp_Pipeline_VITIS_LOOP_67_5 : sub88 | {1 }
	Port: clusterOp_Pipeline_VITIS_LOOP_67_5 : cmp92 | {1 }
	Port: clusterOp_Pipeline_VITIS_LOOP_67_5 : tmp_id_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		j_cast : 2
		icmp_ln67 : 3
		add_ln67 : 2
		br_ln67 : 4
		trunc_ln69 : 2
		add_ln69 : 3
		zext_ln69 : 4
		clusters_members_addr : 5
		tmp_data_V : 6
		tmp_user_V : 2
		icmp_ln74 : 3
		tmp_last_V : 4
		store_ln67 : 3
	State 2
		zext_ln68 : 1
		write_ln258 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|    add   |               add_ln67_fu_165               |    0    |    38   |
|          |               add_ln69_fu_175               |    0    |    24   |
|----------|---------------------------------------------|---------|---------|
|          |               icmp_ln67_fu_159              |    0    |    18   |
|   icmp   |              tmp_user_V_fu_186              |    0    |    17   |
|          |               icmp_ln74_fu_192              |    0    |    18   |
|----------|---------------------------------------------|---------|---------|
|    and   |              tmp_last_V_fu_198              |    0    |    2    |
|----------|---------------------------------------------|---------|---------|
|          |           tmp_id_V_read_read_fu_76          |    0    |    0    |
|          |            cmp92_read_read_fu_82            |    0    |    0    |
|   read   |            sub88_read_read_fu_88            |    0    |    0    |
|          |           phi_mul_read_read_fu_94           |    0    |    0    |
|          | clusters_member_count_load_read_read_fu_100 |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   write  |           write_ln258_write_fu_106          |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |                j_cast_fu_155                |    0    |    0    |
|   zext   |               zext_ln69_fu_181              |    0    |    0    |
|          |               zext_ln68_fu_209              |    0    |    0    |
|          |              zext_ln214_fu_214              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   trunc  |              trunc_ln69_fu_171              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |   117   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|clusters_members_addr_reg_233|   17   |
|          j_reg_218          |   31   |
|    tmp_id_V_read_reg_225    |    5   |
|      tmp_last_V_reg_243     |    1   |
|      tmp_user_V_reg_238     |    1   |
+-----------------------------+--------+
|            Total            |   55   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_141 |  p0  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   34   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   117  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   55   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   55   |   126  |
+-----------+--------+--------+--------+
