============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:46:07 am
  Module:                 UART_RX
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Pin                   Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock CLK)                 launch                                     0 R 
U0_edge_bit_counter
  edge_count_reg[1]/CK                                 100    +0       0 R 
  edge_count_reg[1]/QN      DFFRX1LVT          4  1.4   30  +227     227 F 
  g1347__6131/B                                               +0     227   
  g1347__6131/Y             MX2XLLVT           1  0.4   21   +85     312 F 
  g1335__6260/A0                                              +0     312   
  g1335__6260/Y             OAI21X1LVT         1  0.4   42   +44     356 R 
  g1331__6417/C0                                              +0     356   
  g1331__6417/Y             OAI221X1LVT        1  0.2   88   +92     448 F 
  g1330/A                                                     +0     448   
  g1330/Y                   INVXLLVT           1  0.4   28   +56     504 R 
  g1327__2346/B0                                              +0     504   
  g1327__2346/Y             OAI211X1LVT        1  0.4   80   +84     588 F 
  g1326__2883/C0                                              +0     588   
  g1326__2883/Y             AOI221X1LVT        1  0.4   72   +82     670 R 
  g1323__6161/C0                                              +0     670   
  g1323__6161/Y             OAI221X1LVT        1  0.4  100  +111     781 F 
  g1322__4733/C0                                              +0     781   
  g1322__4733/Y             AOI221X1LVT        2  0.6   83   +96     876 R 
  g1319__5115/B                                               +0     876   
  g1319__5115/Y             NAND2X1LVT         4  1.4   74   +82     958 F 
  g1318/A                                                     +0     958   
  g1318/Y                   INVX1LVT           2  0.6   23   +45    1003 R 
  g1310__2802/A0N                                             +0    1003   
  g1310__2802/Y             OAI2BB1X1LVT       2  0.8   39   +87    1090 R 
  g1301__5526/A                                               +0    1090   
  g1301__5526/Y             NAND2X1LVT         1  0.4   36   +47    1137 F 
  g1298__8428/B0                                              +0    1137   
  g1298__8428/Y             OAI31X1LVT         1  0.2   56   +26    1163 R 
  bit_count_reg[2]/D   <<<  DFFRX1LVT                         +0    1163   
  bit_count_reg[2]/CK       setup                      100   +68    1231 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                10000 R 
                            uncertainty                      -10    9990 R 
---------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8759ps 
Start-point  : U0_edge_bit_counter/edge_count_reg[1]/CK
End-point    : U0_edge_bit_counter/bit_count_reg[2]/D

