<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: Floating Point Unit (FPU)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__CMSIS__FPU.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a>  </div>
  <div class="headertitle">
<div class="title">Floating Point Unit (FPU)<div class="ingroups"><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group__CMSIS__ITM.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group__CMSIS__DWT.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group__CMSIS__TPI.html">Trace Port Interface (TPI)</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Type definitions for the Floating Point Unit (FPU)  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for Floating Point Unit (FPU):</div>
<div class="dyncontent">
<div class="center"><img src="group__CMSIS__FPU.png" border="0" usemap="#agroup____CMSIS____FPU" alt=""/></div>
<map name="group____CMSIS____FPU" id="group____CMSIS____FPU">
<area shape="rect" href="group__CMSIS__TPI.html" title="Type definitions for the Trace Port Interface (TPI)" alt="" coords="5,5,140,45"/>
<area shape="rect" title="Type definitions for the Floating Point Unit (FPU)" alt="" coords="188,5,317,45"/>
<area shape="rect" href="group__CMSIS__CoreDebug.html" title="Type definitions for the Core Debug Registers." alt="" coords="365,5,515,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__CMSIS__CoreDebug"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CoreDebug.html">Core Debug Registers (CoreDebug)</a></td></tr>
<tr class="memdesc:group__CMSIS__CoreDebug"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type definitions for the Core Debug Registers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFPU__Type.html">FPU_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure type to access the Floating Point Unit (FPU).  <a href="structFPU__Type.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4228a923ddf665f868e56b4b9e9bff7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</a>&#160;&#160;&#160;31U</td></tr>
<tr class="separator:ga4228a923ddf665f868e56b4b9e9bff7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309886ff6bbd25cb13c061c6683c6c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga309886ff6bbd25cb13c061c6683c6c0c">FPU_FPCCR_ASPEN_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</a>)</td></tr>
<tr class="separator:ga309886ff6bbd25cb13c061c6683c6c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d70e051fe759ad8fed83bf5b5aebc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</a>&#160;&#160;&#160;30U</td></tr>
<tr class="separator:gac7d70e051fe759ad8fed83bf5b5aebc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4ab19de45df6522dd882bc116f938e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaf4ab19de45df6522dd882bc116f938e9">FPU_FPCCR_LSPEN_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</a>)</td></tr>
<tr class="separator:gaf4ab19de45df6522dd882bc116f938e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a4effc79209d821ded517c2be326ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</a>&#160;&#160;&#160;8U</td></tr>
<tr class="separator:gae0a4effc79209d821ded517c2be326ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42067729a887081cf56b8fe1029be7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga42067729a887081cf56b8fe1029be7a1">FPU_FPCCR_MONRDY_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</a>)</td></tr>
<tr class="separator:ga42067729a887081cf56b8fe1029be7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d633920f92c3ce4133d769701619b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</a>&#160;&#160;&#160;6U</td></tr>
<tr class="separator:ga6d633920f92c3ce4133d769701619b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad349eb1323d8399d54a04c0bfd520cb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gad349eb1323d8399d54a04c0bfd520cb2">FPU_FPCCR_BFRDY_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</a>)</td></tr>
<tr class="separator:gad349eb1323d8399d54a04c0bfd520cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccdb481211629f9440431439231187f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</a>&#160;&#160;&#160;5U</td></tr>
<tr class="separator:gaccdb481211629f9440431439231187f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadedfaec9fdd07261573e823a4dcfb5c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gadedfaec9fdd07261573e823a4dcfb5c4">FPU_FPCCR_MMRDY_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</a>)</td></tr>
<tr class="separator:gadedfaec9fdd07261573e823a4dcfb5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12733991487acc2da41ca300fe36fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</a>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:gab12733991487acc2da41ca300fe36fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4beaa279abff34828344bd594fff8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaf4beaa279abff34828344bd594fff8a1">FPU_FPCCR_HFRDY_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</a>)</td></tr>
<tr class="separator:gaf4beaa279abff34828344bd594fff8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0937d64c42374200af44b22e5b49fd26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</a>&#160;&#160;&#160;3U</td></tr>
<tr class="separator:ga0937d64c42374200af44b22e5b49fd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d18cd88336d63d4b1810383aa8da700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga8d18cd88336d63d4b1810383aa8da700">FPU_FPCCR_THREAD_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</a>)</td></tr>
<tr class="separator:ga8d18cd88336d63d4b1810383aa8da700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea663104375ce6be15470e3db294c92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:gaea663104375ce6be15470e3db294c92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb70427eeaa7344196219cf5a8620a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga2eb70427eeaa7344196219cf5a8620a4">FPU_FPCCR_USER_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</a>)</td></tr>
<tr class="separator:ga2eb70427eeaa7344196219cf5a8620a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803bf3f6d15b04deaad0801bee5b35ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga803bf3f6d15b04deaad0801bee5b35ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e7c2fa52ba65c3b535dfa33f2586eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga86e7c2fa52ba65c3b535dfa33f2586eb">FPU_FPCCR_LSPACT_Msk</a>&#160;&#160;&#160;(1UL /*&lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</a>*/)</td></tr>
<tr class="separator:ga86e7c2fa52ba65c3b535dfa33f2586eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45377b7e45be8517ddbcf2028b80ae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</a>&#160;&#160;&#160;3U</td></tr>
<tr class="separator:gaf45377b7e45be8517ddbcf2028b80ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517d89370c81325c5387b9c3085ac554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga517d89370c81325c5387b9c3085ac554">FPU_FPCAR_ADDRESS_Msk</a>&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</a>)</td></tr>
<tr class="separator:ga517d89370c81325c5387b9c3085ac554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga138f54bc002629ab3e4de814c58abb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</a>&#160;&#160;&#160;26U</td></tr>
<tr class="separator:ga138f54bc002629ab3e4de814c58abb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2789cebebda5fda8c4e9d87e24f32be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gab2789cebebda5fda8c4e9d87e24f32be">FPU_FPDSCR_AHP_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</a>)</td></tr>
<tr class="separator:gab2789cebebda5fda8c4e9d87e24f32be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41776b80fa450ef2ea6d3fee89aa35f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</a>&#160;&#160;&#160;25U</td></tr>
<tr class="separator:ga41776b80fa450ef2ea6d3fee89aa35f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c2d4a297ca2ceffe174703a4ad17f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga40c2d4a297ca2ceffe174703a4ad17f6">FPU_FPDSCR_DN_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</a>)</td></tr>
<tr class="separator:ga40c2d4a297ca2ceffe174703a4ad17f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c2fc96e312ba47b902d5f80d9b8575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</a>&#160;&#160;&#160;24U</td></tr>
<tr class="separator:gab3c2fc96e312ba47b902d5f80d9b8575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7d901442d4af97c6d22939cffc8ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaae7d901442d4af97c6d22939cffc8ad9">FPU_FPDSCR_FZ_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</a>)</td></tr>
<tr class="separator:gaae7d901442d4af97c6d22939cffc8ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aeedf36be8f170dd3e276028e8e29ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</a>&#160;&#160;&#160;22U</td></tr>
<tr class="separator:ga7aeedf36be8f170dd3e276028e8e29ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449beb50211f8e97df6b2640c82c4741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga449beb50211f8e97df6b2640c82c4741">FPU_FPDSCR_RMode_Msk</a>&#160;&#160;&#160;(3UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</a>)</td></tr>
<tr class="separator:ga449beb50211f8e97df6b2640c82c4741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebcc9076f08013f0ea814540df03e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</a>&#160;&#160;&#160;28U</td></tr>
<tr class="separator:ga1ebcc9076f08013f0ea814540df03e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6dc9339ac72227d5d54360bb9fbef1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gae6dc9339ac72227d5d54360bb9fbef1b">FPU_MVFR0_FP_rounding_modes_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</a>)</td></tr>
<tr class="separator:gae6dc9339ac72227d5d54360bb9fbef1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf83a918536ebf10889cee71a0404c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</a>&#160;&#160;&#160;24U</td></tr>
<tr class="separator:gabbf83a918536ebf10889cee71a0404c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf261a72023fdfc64f32c6b21d55c5b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gabf261a72023fdfc64f32c6b21d55c5b9">FPU_MVFR0_Short_vectors_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</a>)</td></tr>
<tr class="separator:gabf261a72023fdfc64f32c6b21d55c5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga176c85453ba03257bf263adec05f7344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</a>&#160;&#160;&#160;20U</td></tr>
<tr class="separator:ga176c85453ba03257bf263adec05f7344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ec0bfec1640bdaf9dff027f275b446d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga3ec0bfec1640bdaf9dff027f275b446d">FPU_MVFR0_Square_root_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</a>)</td></tr>
<tr class="separator:ga3ec0bfec1640bdaf9dff027f275b446d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga167be203091e6cc7d00ad40ca48c4396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</a>&#160;&#160;&#160;16U</td></tr>
<tr class="separator:ga167be203091e6cc7d00ad40ca48c4396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb7370768c6cdf06f8a15c86c6102ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaeb7370768c6cdf06f8a15c86c6102ed2">FPU_MVFR0_Divide_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</a>)</td></tr>
<tr class="separator:gaeb7370768c6cdf06f8a15c86c6102ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c0715c41c4470f8bb0b6dcd34707f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</a>&#160;&#160;&#160;12U</td></tr>
<tr class="separator:ga5c0715c41c4470f8bb0b6dcd34707f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29bbddd679e821e050699fda23e6c85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga29bbddd679e821e050699fda23e6c85e">FPU_MVFR0_FP_excep_trapping_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</a>)</td></tr>
<tr class="separator:ga29bbddd679e821e050699fda23e6c85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461e26147be0c39402a78cb6249e8f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</a>&#160;&#160;&#160;8U</td></tr>
<tr class="separator:ga461e26147be0c39402a78cb6249e8f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f2c8c6c759ffe70f548a165602ea901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</a>)</td></tr>
<tr class="separator:ga3f2c8c6c759ffe70f548a165602ea901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4e9fe31992b1495c7a158747d42571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</a>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:ga1b4e9fe31992b1495c7a158747d42571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95008f205c9d25e4ffebdbdc50d5ae44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</a>)</td></tr>
<tr class="separator:ga95008f205c9d25e4ffebdbdc50d5ae44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1de44af3e3162c8c176a57564611618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gaa1de44af3e3162c8c176a57564611618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118f13f9562805356e92b5ad52573021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga118f13f9562805356e92b5ad52573021">FPU_MVFR0_A_SIMD_registers_Msk</a>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</a>*/)</td></tr>
<tr class="separator:ga118f13f9562805356e92b5ad52573021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c53771f02f4c73122a7b40796549cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</a>&#160;&#160;&#160;28U</td></tr>
<tr class="separator:ga68c53771f02f4c73122a7b40796549cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5129ab18948ff573a1ab29f0be47bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gaf5129ab18948ff573a1ab29f0be47bc2">FPU_MVFR1_FP_fused_MAC_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</a>)</td></tr>
<tr class="separator:gaf5129ab18948ff573a1ab29f0be47bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ceac0abcbdc8670633056bec005bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</a>&#160;&#160;&#160;24U</td></tr>
<tr class="separator:ga02ceac0abcbdc8670633056bec005bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe29dd327ed3b723b3f01759568e116d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gafe29dd327ed3b723b3f01759568e116d">FPU_MVFR1_FP_HPFP_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</a>)</td></tr>
<tr class="separator:gafe29dd327ed3b723b3f01759568e116d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34d7ce42e50e2f1ea3e654fd3ba690a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</a>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:gae34d7ce42e50e2f1ea3e654fd3ba690a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6af7c4632dba5a417307d456fe9b8a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gad6af7c4632dba5a417307d456fe9b8a7">FPU_MVFR1_D_NaN_mode_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</a>)</td></tr>
<tr class="separator:gad6af7c4632dba5a417307d456fe9b8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7faa5bfa85036f8511793234cbbc2409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga7faa5bfa85036f8511793234cbbc2409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac566bde39a7afcceffbb21d830c269c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPU.html#gac566bde39a7afcceffbb21d830c269c1">FPU_MVFR1_FtZ_mode_Msk</a>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</a>*/)</td></tr>
<tr class="separator:gac566bde39a7afcceffbb21d830c269c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga517d89370c81325c5387b9c3085ac554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga517d89370c81325c5387b9c3085ac554">&#9670;&nbsp;</a></span>FPU_FPCAR_ADDRESS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCAR_ADDRESS_Msk&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCAR: ADDRESS bit Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01359">1359</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaf45377b7e45be8517ddbcf2028b80ae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf45377b7e45be8517ddbcf2028b80ae7">&#9670;&nbsp;</a></span>FPU_FPCAR_ADDRESS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCAR_ADDRESS_Pos&#160;&#160;&#160;3U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCAR: ADDRESS bit Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01358">1358</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga309886ff6bbd25cb13c061c6683c6c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga309886ff6bbd25cb13c061c6683c6c0c">&#9670;&nbsp;</a></span>FPU_FPCCR_ASPEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_ASPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: ASPEN bit Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01331">1331</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga4228a923ddf665f868e56b4b9e9bff7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4228a923ddf665f868e56b4b9e9bff7b">&#9670;&nbsp;</a></span>FPU_FPCCR_ASPEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_ASPEN_Pos&#160;&#160;&#160;31U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: ASPEN bit Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01330">1330</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gad349eb1323d8399d54a04c0bfd520cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad349eb1323d8399d54a04c0bfd520cb2">&#9670;&nbsp;</a></span>FPU_FPCCR_BFRDY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_BFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: BFRDY bit Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01340">1340</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga6d633920f92c3ce4133d769701619b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d633920f92c3ce4133d769701619b17">&#9670;&nbsp;</a></span>FPU_FPCCR_BFRDY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_BFRDY_Pos&#160;&#160;&#160;6U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: BFRDY Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01339">1339</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaf4beaa279abff34828344bd594fff8a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4beaa279abff34828344bd594fff8a1">&#9670;&nbsp;</a></span>FPU_FPCCR_HFRDY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_HFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: HFRDY bit Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01346">1346</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gab12733991487acc2da41ca300fe36fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab12733991487acc2da41ca300fe36fb6">&#9670;&nbsp;</a></span>FPU_FPCCR_HFRDY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_HFRDY_Pos&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: HFRDY Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01345">1345</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga86e7c2fa52ba65c3b535dfa33f2586eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e7c2fa52ba65c3b535dfa33f2586eb">&#9670;&nbsp;</a></span>FPU_FPCCR_LSPACT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_LSPACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</a>*/)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: Lazy state preservation active bit Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01355">1355</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga803bf3f6d15b04deaad0801bee5b35ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga803bf3f6d15b04deaad0801bee5b35ed">&#9670;&nbsp;</a></span>FPU_FPCCR_LSPACT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_LSPACT_Pos&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: Lazy state preservation active bit Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01354">1354</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaf4ab19de45df6522dd882bc116f938e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4ab19de45df6522dd882bc116f938e9">&#9670;&nbsp;</a></span>FPU_FPCCR_LSPEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_LSPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: LSPEN bit Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01334">1334</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gac7d70e051fe759ad8fed83bf5b5aebc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7d70e051fe759ad8fed83bf5b5aebc1">&#9670;&nbsp;</a></span>FPU_FPCCR_LSPEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_LSPEN_Pos&#160;&#160;&#160;30U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: LSPEN Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01333">1333</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gadedfaec9fdd07261573e823a4dcfb5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadedfaec9fdd07261573e823a4dcfb5c4">&#9670;&nbsp;</a></span>FPU_FPCCR_MMRDY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_MMRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: MMRDY bit Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01343">1343</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaccdb481211629f9440431439231187f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccdb481211629f9440431439231187f1">&#9670;&nbsp;</a></span>FPU_FPCCR_MMRDY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_MMRDY_Pos&#160;&#160;&#160;5U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: MMRDY Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01342">1342</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga42067729a887081cf56b8fe1029be7a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42067729a887081cf56b8fe1029be7a1">&#9670;&nbsp;</a></span>FPU_FPCCR_MONRDY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_MONRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: MONRDY bit Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01337">1337</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gae0a4effc79209d821ded517c2be326ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0a4effc79209d821ded517c2be326ba">&#9670;&nbsp;</a></span>FPU_FPCCR_MONRDY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_MONRDY_Pos&#160;&#160;&#160;8U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: MONRDY Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01336">1336</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga8d18cd88336d63d4b1810383aa8da700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d18cd88336d63d4b1810383aa8da700">&#9670;&nbsp;</a></span>FPU_FPCCR_THREAD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_THREAD_Msk&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: processor mode active bit Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01349">1349</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga0937d64c42374200af44b22e5b49fd26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0937d64c42374200af44b22e5b49fd26">&#9670;&nbsp;</a></span>FPU_FPCCR_THREAD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_THREAD_Pos&#160;&#160;&#160;3U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: processor mode bit Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01348">1348</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga2eb70427eeaa7344196219cf5a8620a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eb70427eeaa7344196219cf5a8620a4">&#9670;&nbsp;</a></span>FPU_FPCCR_USER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_USER_Msk&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: privilege level bit Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01352">1352</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaea663104375ce6be15470e3db294c92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea663104375ce6be15470e3db294c92d">&#9670;&nbsp;</a></span>FPU_FPCCR_USER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPCCR_USER_Pos&#160;&#160;&#160;1U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPCCR: privilege level bit Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01351">1351</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gab2789cebebda5fda8c4e9d87e24f32be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2789cebebda5fda8c4e9d87e24f32be">&#9670;&nbsp;</a></span>FPU_FPDSCR_AHP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPDSCR_AHP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPDSCR: AHP bit Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01363">1363</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga138f54bc002629ab3e4de814c58abb29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga138f54bc002629ab3e4de814c58abb29">&#9670;&nbsp;</a></span>FPU_FPDSCR_AHP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPDSCR_AHP_Pos&#160;&#160;&#160;26U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPDSCR: AHP bit Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01362">1362</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga40c2d4a297ca2ceffe174703a4ad17f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40c2d4a297ca2ceffe174703a4ad17f6">&#9670;&nbsp;</a></span>FPU_FPDSCR_DN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPDSCR_DN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPDSCR: DN bit Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01366">1366</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga41776b80fa450ef2ea6d3fee89aa35f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41776b80fa450ef2ea6d3fee89aa35f2">&#9670;&nbsp;</a></span>FPU_FPDSCR_DN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPDSCR_DN_Pos&#160;&#160;&#160;25U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPDSCR: DN bit Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01365">1365</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaae7d901442d4af97c6d22939cffc8ad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae7d901442d4af97c6d22939cffc8ad9">&#9670;&nbsp;</a></span>FPU_FPDSCR_FZ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPDSCR_FZ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPDSCR: FZ bit Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01369">1369</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gab3c2fc96e312ba47b902d5f80d9b8575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c2fc96e312ba47b902d5f80d9b8575">&#9670;&nbsp;</a></span>FPU_FPDSCR_FZ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPDSCR_FZ_Pos&#160;&#160;&#160;24U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPDSCR: FZ bit Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01368">1368</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga449beb50211f8e97df6b2640c82c4741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga449beb50211f8e97df6b2640c82c4741">&#9670;&nbsp;</a></span>FPU_FPDSCR_RMode_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPDSCR_RMode_Msk&#160;&#160;&#160;(3UL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPDSCR: RMode bit Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01372">1372</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga7aeedf36be8f170dd3e276028e8e29ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7aeedf36be8f170dd3e276028e8e29ed">&#9670;&nbsp;</a></span>FPU_FPDSCR_RMode_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_FPDSCR_RMode_Pos&#160;&#160;&#160;22U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FPDSCR: RMode bit Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01371">1371</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga118f13f9562805356e92b5ad52573021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga118f13f9562805356e92b5ad52573021">&#9670;&nbsp;</a></span>FPU_MVFR0_A_SIMD_registers_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR0_A_SIMD_registers_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</a>*/)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR0: A_SIMD registers bits Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01397">1397</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaa1de44af3e3162c8c176a57564611618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1de44af3e3162c8c176a57564611618">&#9670;&nbsp;</a></span>FPU_MVFR0_A_SIMD_registers_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR0_A_SIMD_registers_Pos&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR0: A_SIMD registers bits Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01396">1396</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaeb7370768c6cdf06f8a15c86c6102ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb7370768c6cdf06f8a15c86c6102ed2">&#9670;&nbsp;</a></span>FPU_MVFR0_Divide_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR0_Divide_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR0: Divide bits Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01385">1385</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga167be203091e6cc7d00ad40ca48c4396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga167be203091e6cc7d00ad40ca48c4396">&#9670;&nbsp;</a></span>FPU_MVFR0_Divide_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR0_Divide_Pos&#160;&#160;&#160;16U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR0: Divide bits Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01384">1384</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga3f2c8c6c759ffe70f548a165602ea901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f2c8c6c759ffe70f548a165602ea901">&#9670;&nbsp;</a></span>FPU_MVFR0_Double_precision_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR0_Double_precision_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR0: Double-precision bits Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01391">1391</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga461e26147be0c39402a78cb6249e8f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga461e26147be0c39402a78cb6249e8f84">&#9670;&nbsp;</a></span>FPU_MVFR0_Double_precision_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR0_Double_precision_Pos&#160;&#160;&#160;8U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR0: Double-precision bits Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01390">1390</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga29bbddd679e821e050699fda23e6c85e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29bbddd679e821e050699fda23e6c85e">&#9670;&nbsp;</a></span>FPU_MVFR0_FP_excep_trapping_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR0_FP_excep_trapping_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR0: FP exception trapping bits Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01388">1388</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga5c0715c41c4470f8bb0b6dcd34707f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c0715c41c4470f8bb0b6dcd34707f1c">&#9670;&nbsp;</a></span>FPU_MVFR0_FP_excep_trapping_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR0_FP_excep_trapping_Pos&#160;&#160;&#160;12U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR0: FP exception trapping bits Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01387">1387</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gae6dc9339ac72227d5d54360bb9fbef1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6dc9339ac72227d5d54360bb9fbef1b">&#9670;&nbsp;</a></span>FPU_MVFR0_FP_rounding_modes_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR0_FP_rounding_modes_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR0: FP rounding modes bits Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01376">1376</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga1ebcc9076f08013f0ea814540df03e82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ebcc9076f08013f0ea814540df03e82">&#9670;&nbsp;</a></span>FPU_MVFR0_FP_rounding_modes_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR0_FP_rounding_modes_Pos&#160;&#160;&#160;28U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR0: FP rounding modes bits Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01375">1375</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gabf261a72023fdfc64f32c6b21d55c5b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf261a72023fdfc64f32c6b21d55c5b9">&#9670;&nbsp;</a></span>FPU_MVFR0_Short_vectors_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR0_Short_vectors_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR0: Short vectors bits Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01379">1379</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gabbf83a918536ebf10889cee71a0404c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbf83a918536ebf10889cee71a0404c7">&#9670;&nbsp;</a></span>FPU_MVFR0_Short_vectors_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR0_Short_vectors_Pos&#160;&#160;&#160;24U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR0: Short vectors bits Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01378">1378</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga95008f205c9d25e4ffebdbdc50d5ae44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95008f205c9d25e4ffebdbdc50d5ae44">&#9670;&nbsp;</a></span>FPU_MVFR0_Single_precision_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR0_Single_precision_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR0: Single-precision bits Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01394">1394</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga1b4e9fe31992b1495c7a158747d42571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b4e9fe31992b1495c7a158747d42571">&#9670;&nbsp;</a></span>FPU_MVFR0_Single_precision_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR0_Single_precision_Pos&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR0: Single-precision bits Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01393">1393</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga3ec0bfec1640bdaf9dff027f275b446d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ec0bfec1640bdaf9dff027f275b446d">&#9670;&nbsp;</a></span>FPU_MVFR0_Square_root_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR0_Square_root_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR0: Square root bits Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01382">1382</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga176c85453ba03257bf263adec05f7344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga176c85453ba03257bf263adec05f7344">&#9670;&nbsp;</a></span>FPU_MVFR0_Square_root_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR0_Square_root_Pos&#160;&#160;&#160;20U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR0: Square root bits Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01381">1381</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gad6af7c4632dba5a417307d456fe9b8a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6af7c4632dba5a417307d456fe9b8a7">&#9670;&nbsp;</a></span>FPU_MVFR1_D_NaN_mode_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR1_D_NaN_mode_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR1: D_NaN mode bits Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01407">1407</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gae34d7ce42e50e2f1ea3e654fd3ba690a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae34d7ce42e50e2f1ea3e654fd3ba690a">&#9670;&nbsp;</a></span>FPU_MVFR1_D_NaN_mode_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR1_D_NaN_mode_Pos&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR1: D_NaN mode bits Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01406">1406</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gaf5129ab18948ff573a1ab29f0be47bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5129ab18948ff573a1ab29f0be47bc2">&#9670;&nbsp;</a></span>FPU_MVFR1_FP_fused_MAC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR1_FP_fused_MAC_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR1: FP fused MAC bits Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01401">1401</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga68c53771f02f4c73122a7b40796549cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c53771f02f4c73122a7b40796549cc">&#9670;&nbsp;</a></span>FPU_MVFR1_FP_fused_MAC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR1_FP_fused_MAC_Pos&#160;&#160;&#160;28U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR1: FP fused MAC bits Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01400">1400</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gafe29dd327ed3b723b3f01759568e116d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe29dd327ed3b723b3f01759568e116d">&#9670;&nbsp;</a></span>FPU_MVFR1_FP_HPFP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR1_FP_HPFP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR1: FP HPFP bits Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01404">1404</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga02ceac0abcbdc8670633056bec005bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02ceac0abcbdc8670633056bec005bfd">&#9670;&nbsp;</a></span>FPU_MVFR1_FP_HPFP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR1_FP_HPFP_Pos&#160;&#160;&#160;24U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR1: FP HPFP bits Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01403">1403</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="gac566bde39a7afcceffbb21d830c269c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac566bde39a7afcceffbb21d830c269c1">&#9670;&nbsp;</a></span>FPU_MVFR1_FtZ_mode_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR1_FtZ_mode_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <a class="el" href="group__CMSIS__FPU.html#ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</a>*/)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR1: FtZ mode bits Mask </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01410">1410</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ga7faa5bfa85036f8511793234cbbc2409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7faa5bfa85036f8511793234cbbc2409">&#9670;&nbsp;</a></span>FPU_MVFR1_FtZ_mode_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPU_MVFR1_FtZ_mode_Pos&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MVFR1: FtZ mode bits Position </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l01409">1409</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
