{
  "columns":
  ["", "Pipelined", "II", "Bottleneck", "Details"]
  , "children":
  [
    {
      "name":"Kernel: sqa"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
            , "line":11
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"sqa.B1"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                , "line":23
              }
            ]
            , [
              {
                "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                , "line":23
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"2X Partially unrolled sqa.B2"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                    , "line":25
                  }
                ]
                , [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                    , "line":25
                  }
                ]
                , [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                    , "line":26
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                          , "line":"26"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                          , "line":"26"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                , "line":30
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"sqa.B5"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                , "line":34
              }
            ]
            , [
              {
                "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                , "line":34
              }
            ]
            , [
              {
                "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                , "line":35
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                      , "line":"35"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                , "line":39
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"sqa.B7"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                , "line":43
              }
            ]
            , [
              {
                "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                , "line":43
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                    , "line":45
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                        , "line":48
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                    , "line":58
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"sqa.B8"
              , "data":
              ["Yes", "1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                    , "line":62
                  }
                ]
                , [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                    , "line":62
                  }
                ]
              ]
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"sqa.B10"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                , "line":88
              }
            ]
            , [
              {
                "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                , "line":88
              }
            ]
            , [
              {
                "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                , "line":90
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                      , "line":"91"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                      , "line":"91"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                      , "line":"91"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                      , "line":"91"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl"
                    , "line":90
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
  ]
}
