// Seed: 3706967720
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    output uwire id_2
);
  wire id_4;
  wire id_5;
  assign module_1.id_4 = 0;
endmodule
module module_0 (
    input wor id_0,
    input wire id_1,
    input wor id_2,
    output tri id_3,
    output logic id_4,
    input supply0 module_1,
    input tri0 id_6
);
  function id_8;
    input id_9;
    begin : LABEL_0$display
      ;
      id_4 <= id_8;
      id_9 <= 1;
    end
  endfunction
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input uwire id_0,
    input tri   id_1
);
  wire id_3;
endmodule
module module_3 (
    input wor id_0
);
  wire id_2, id_3;
  wire id_4 = id_4;
  module_2 modCall_1 (
      id_0,
      id_0
  );
  logic [7:0] id_5;
  wire id_6;
  assign id_5[1 : {1}] = 1'b0;
endmodule
