-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity calculate_pseudoimage is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    pointcloud_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    pointcloud_ce0 : OUT STD_LOGIC;
    pointcloud_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pseudoimage_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    pseudoimage_ce0 : OUT STD_LOGIC;
    pseudoimage_we0 : OUT STD_LOGIC;
    pseudoimage_d0 : OUT STD_LOGIC_VECTOR (2055 downto 0);
    pseudoimage_q0 : IN STD_LOGIC_VECTOR (2055 downto 0) );
end;


architecture behav of calculate_pseudoimage is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "calculate_pseudoimage_calculate_pseudoimage,hls_ip_2025_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcku025-ffva1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.139641,HLS_SYN_LAT=2002,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=80,HLS_SYN_LUT=48245,HLS_VERSION=2025_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_3E7 : STD_LOGIC_VECTOR (9 downto 0) := "1111100111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv2032_lc_1 : STD_LOGIC_VECTOR (2031 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv2040_lc_1 : STD_LOGIC_VECTOR (2039 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv2048_lc_1 : STD_LOGIC_VECTOR (2047 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111";
    constant ap_const_lv12_20 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_const_lv2056_lc_1 : STD_LOGIC_VECTOR (2055 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv2033_lc_2 : STD_LOGIC_VECTOR (2032 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_7F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011111110000";
    constant ap_const_lv32_807 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100000000111";
    constant ap_const_lv32_7F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011111110111";
    constant ap_const_lv2041_lc_3 : STD_LOGIC_VECTOR (2040 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_7F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011111111000";
    constant ap_const_lv32_7FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011111111111";
    constant ap_const_lv2049_lc_4 : STD_LOGIC_VECTOR (2048 downto 0) := "111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000";
    constant ap_const_lv32_800 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100000000000";
    constant ap_const_lv2056_lc_5 : STD_LOGIC_VECTOR (2055 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln19_reg_648 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_loop_exit_ready_delayed : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln19_fu_177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pointcloud_load_reg_652 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fu_188_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_reg_658 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fu_196_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_reg_663 : STD_LOGIC_VECTOR (7 downto 0);
    signal pseudoimage_addr_reg_668 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln19_fu_166_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln23_1_fu_224_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal i_fu_128 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal i_3_fu_171_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pointcloud_ce0_local : STD_LOGIC;
    signal pseudoimage_ce0_local : STD_LOGIC;
    signal pseudoimage_address0_local : STD_LOGIC_VECTOR (13 downto 0);
    signal pseudoimage_we0_local : STD_LOGIC;
    signal icmp_ln24_fu_243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_4_fu_627_p3 : STD_LOGIC_VECTOR (2055 downto 0);
    signal trunc_ln20_1_fu_192_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_fu_206_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln23_fu_214_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln23_fu_218_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_fu_233_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln25_fu_267_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln_fu_271_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln1_fu_283_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln25_1_fu_291_p1 : STD_LOGIC_VECTOR (2031 downto 0);
    signal shl_ln25_fu_295_p2 : STD_LOGIC_VECTOR (2031 downto 0);
    signal zext_ln25_3_fu_305_p1 : STD_LOGIC_VECTOR (2031 downto 0);
    signal or_ln25_1_fu_314_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln25_4_fu_322_p1 : STD_LOGIC_VECTOR (2039 downto 0);
    signal shl_ln25_2_fu_326_p2 : STD_LOGIC_VECTOR (2039 downto 0);
    signal zext_ln25_6_fu_336_p1 : STD_LOGIC_VECTOR (2039 downto 0);
    signal or_ln25_2_fu_345_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln25_9_fu_353_p1 : STD_LOGIC_VECTOR (2047 downto 0);
    signal shl_ln25_4_fu_357_p2 : STD_LOGIC_VECTOR (2047 downto 0);
    signal lshr_ln_fu_249_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln25_11_fu_367_p1 : STD_LOGIC_VECTOR (2047 downto 0);
    signal zext_ln25_fu_279_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln25_fu_377_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln25_7_fu_383_p1 : STD_LOGIC_VECTOR (2055 downto 0);
    signal lshr_ln25_1_fu_258_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln25_8_fu_393_p1 : STD_LOGIC_VECTOR (2055 downto 0);
    signal c_fu_229_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln25_2_fu_301_p1 : STD_LOGIC_VECTOR (2032 downto 0);
    signal xor_ln26_fu_409_p2 : STD_LOGIC_VECTOR (2032 downto 0);
    signal sext_ln26_fu_415_p1 : STD_LOGIC_VECTOR (2055 downto 0);
    signal trunc_ln26_1_fu_423_p1 : STD_LOGIC_VECTOR (2031 downto 0);
    signal trunc_ln26_fu_419_p1 : STD_LOGIC_VECTOR (2031 downto 0);
    signal and_ln26_4_fu_433_p2 : STD_LOGIC_VECTOR (2031 downto 0);
    signal shl_ln25_1_fu_308_p2 : STD_LOGIC_VECTOR (2031 downto 0);
    signal and_ln26_fu_427_p2 : STD_LOGIC_VECTOR (2055 downto 0);
    signal tmp_1_fu_445_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal or_ln26_5_fu_439_p2 : STD_LOGIC_VECTOR (2031 downto 0);
    signal zext_ln25_5_fu_332_p1 : STD_LOGIC_VECTOR (2040 downto 0);
    signal xor_ln26_1_fu_473_p2 : STD_LOGIC_VECTOR (2040 downto 0);
    signal tmp_2_fu_455_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln_fu_465_p3 : STD_LOGIC_VECTOR (2055 downto 0);
    signal sext_ln26_1_fu_479_p1 : STD_LOGIC_VECTOR (2055 downto 0);
    signal tmp_3_fu_487_p3 : STD_LOGIC_VECTOR (2039 downto 0);
    signal trunc_ln26_2_fu_483_p1 : STD_LOGIC_VECTOR (2039 downto 0);
    signal and_ln26_5_fu_501_p2 : STD_LOGIC_VECTOR (2039 downto 0);
    signal shl_ln25_3_fu_339_p2 : STD_LOGIC_VECTOR (2039 downto 0);
    signal and_ln26_1_fu_495_p2 : STD_LOGIC_VECTOR (2055 downto 0);
    signal tmp_4_fu_513_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln26_fu_507_p2 : STD_LOGIC_VECTOR (2039 downto 0);
    signal zext_ln25_10_fu_363_p1 : STD_LOGIC_VECTOR (2048 downto 0);
    signal xor_ln26_2_fu_541_p2 : STD_LOGIC_VECTOR (2048 downto 0);
    signal tmp_5_fu_523_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln26_1_fu_533_p3 : STD_LOGIC_VECTOR (2055 downto 0);
    signal sext_ln26_2_fu_547_p1 : STD_LOGIC_VECTOR (2055 downto 0);
    signal tmp_6_fu_555_p3 : STD_LOGIC_VECTOR (2047 downto 0);
    signal trunc_ln26_3_fu_551_p1 : STD_LOGIC_VECTOR (2047 downto 0);
    signal and_ln26_6_fu_569_p2 : STD_LOGIC_VECTOR (2047 downto 0);
    signal shl_ln25_5_fu_371_p2 : STD_LOGIC_VECTOR (2047 downto 0);
    signal and_ln26_2_fu_563_p2 : STD_LOGIC_VECTOR (2055 downto 0);
    signal tmp_7_fu_581_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln26_6_fu_575_p2 : STD_LOGIC_VECTOR (2047 downto 0);
    signal shl_ln25_6_fu_387_p2 : STD_LOGIC_VECTOR (2055 downto 0);
    signal or_ln26_2_fu_591_p3 : STD_LOGIC_VECTOR (2055 downto 0);
    signal xor_ln26_3_fu_599_p2 : STD_LOGIC_VECTOR (2055 downto 0);
    signal and_ln26_3_fu_605_p2 : STD_LOGIC_VECTOR (2055 downto 0);
    signal shl_ln25_7_fu_397_p2 : STD_LOGIC_VECTOR (2055 downto 0);
    signal or_ln26_3_fu_611_p2 : STD_LOGIC_VECTOR (2055 downto 0);
    signal tmp_s_fu_617_p4 : STD_LOGIC_VECTOR (2047 downto 0);
    signal add_ln26_fu_403_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_120 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component calculate_pseudoimage_flow_control_loop_delay_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_loop_exit_ready_delayed : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_delay_pipe_U : component calculate_pseudoimage_flow_control_loop_delay_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_const_logic_1,
        ap_loop_exit_ready_delayed => ap_loop_exit_ready_delayed);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0))) then 
                ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage1;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) or ((ap_loop_exit_ready = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    i_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_120)) then
                i_fu_128 <= i_3_fu_171_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln19_reg_648 <= icmp_ln19_fu_177_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                pointcloud_load_reg_652 <= pointcloud_q0;
                pseudoimage_addr_reg_668 <= zext_ln23_1_fu_224_p1(14 - 1 downto 0);
                x_reg_658 <= x_fu_188_p1;
                y_reg_663 <= pointcloud_q0(15 downto 8);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_idle_pp0, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter1_stage0, ap_idle_pp0_0to0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln23_fu_218_p2 <= std_logic_vector(unsigned(tmp_8_fu_206_p3) + unsigned(zext_ln23_fu_214_p1));
    add_ln25_fu_377_p2 <= std_logic_vector(unsigned(zext_ln25_fu_279_p1) + unsigned(ap_const_lv12_20));
    add_ln26_fu_403_p2 <= std_logic_vector(unsigned(c_fu_229_p1) + unsigned(ap_const_lv8_1));
    and_ln26_1_fu_495_p2 <= (sext_ln26_1_fu_479_p1 and or_ln_fu_465_p3);
    and_ln26_2_fu_563_p2 <= (sext_ln26_2_fu_547_p1 and or_ln26_1_fu_533_p3);
    and_ln26_3_fu_605_p2 <= (xor_ln26_3_fu_599_p2 and or_ln26_2_fu_591_p3);
    and_ln26_4_fu_433_p2 <= (trunc_ln26_fu_419_p1 and trunc_ln26_1_fu_423_p1);
    and_ln26_5_fu_501_p2 <= (trunc_ln26_2_fu_483_p1 and tmp_3_fu_487_p3);
    and_ln26_6_fu_569_p2 <= (trunc_ln26_3_fu_551_p1 and tmp_6_fu_555_p3);
    and_ln26_fu_427_p2 <= (sext_ln26_fu_415_p1 and pseudoimage_q0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_120_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_120 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln19_reg_648)
    begin
        if (((icmp_ln19_reg_648 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln19_reg_648, ap_block_pp0_stage0_subdone)
    begin
        if (((icmp_ln19_reg_648 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_loop_exit_ready_delayed_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_loop_exit_ready_delayed <= ap_const_logic_1;
        else 
            ap_loop_exit_ready_delayed <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, i_fu_128, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_128;
        end if; 
    end process;

    c_fu_229_p1 <= pseudoimage_q0(8 - 1 downto 0);
    i_3_fu_171_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv10_1));
    icmp_ln19_fu_177_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv10_3E7) else "0";
    icmp_ln24_fu_243_p2 <= "1" when (tmp_fu_233_p4 = ap_const_lv2_0) else "0";
    lshr_ln25_1_fu_258_p4 <= pointcloud_load_reg_652(31 downto 24);
    lshr_ln_fu_249_p4 <= pointcloud_load_reg_652(23 downto 16);
    or_ln1_fu_283_p3 <= (trunc_ln25_fu_267_p1 & ap_const_lv5_8);
    or_ln25_1_fu_314_p3 <= (trunc_ln25_fu_267_p1 & ap_const_lv5_10);
    or_ln25_2_fu_345_p3 <= (trunc_ln25_fu_267_p1 & ap_const_lv5_18);
    or_ln26_1_fu_533_p3 <= (tmp_4_fu_513_p4 & or_ln26_fu_507_p2);
    or_ln26_2_fu_591_p3 <= (tmp_7_fu_581_p4 & or_ln26_6_fu_575_p2);
    or_ln26_3_fu_611_p2 <= (shl_ln25_7_fu_397_p2 or and_ln26_3_fu_605_p2);
    or_ln26_4_fu_627_p3 <= (tmp_s_fu_617_p4 & add_ln26_fu_403_p2);
    or_ln26_5_fu_439_p2 <= (shl_ln25_1_fu_308_p2 or and_ln26_4_fu_433_p2);
    or_ln26_6_fu_575_p2 <= (shl_ln25_5_fu_371_p2 or and_ln26_6_fu_569_p2);
    or_ln26_fu_507_p2 <= (shl_ln25_3_fu_339_p2 or and_ln26_5_fu_501_p2);
    or_ln_fu_465_p3 <= (tmp_1_fu_445_p4 & or_ln26_5_fu_439_p2);
    pointcloud_address0 <= zext_ln19_fu_166_p1(10 - 1 downto 0);
    pointcloud_ce0 <= pointcloud_ce0_local;

    pointcloud_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pointcloud_ce0_local <= ap_const_logic_1;
        else 
            pointcloud_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pseudoimage_address0 <= pseudoimage_address0_local;

    pseudoimage_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, pseudoimage_addr_reg_668, ap_block_pp0_stage0, zext_ln23_1_fu_224_p1, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pseudoimage_address0_local <= pseudoimage_addr_reg_668;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pseudoimage_address0_local <= zext_ln23_1_fu_224_p1(14 - 1 downto 0);
        else 
            pseudoimage_address0_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    pseudoimage_ce0 <= pseudoimage_ce0_local;

    pseudoimage_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            pseudoimage_ce0_local <= ap_const_logic_1;
        else 
            pseudoimage_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pseudoimage_d0 <= or_ln26_4_fu_627_p3;
    pseudoimage_we0 <= pseudoimage_we0_local;

    pseudoimage_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln24_fu_243_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln24_fu_243_p2 = ap_const_lv1_1))) then 
            pseudoimage_we0_local <= ap_const_logic_1;
        else 
            pseudoimage_we0_local <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln26_1_fu_479_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln26_1_fu_473_p2),2056));

        sext_ln26_2_fu_547_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln26_2_fu_541_p2),2056));

        sext_ln26_fu_415_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln26_fu_409_p2),2056));

    shl_ln25_1_fu_308_p2 <= std_logic_vector(shift_left(unsigned(zext_ln25_3_fu_305_p1),to_integer(unsigned('0' & zext_ln25_1_fu_291_p1(31-1 downto 0)))));
    shl_ln25_2_fu_326_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv2040_lc_1),to_integer(unsigned('0' & zext_ln25_4_fu_322_p1(31-1 downto 0)))));
    shl_ln25_3_fu_339_p2 <= std_logic_vector(shift_left(unsigned(zext_ln25_6_fu_336_p1),to_integer(unsigned('0' & zext_ln25_4_fu_322_p1(31-1 downto 0)))));
    shl_ln25_4_fu_357_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv2048_lc_1),to_integer(unsigned('0' & zext_ln25_9_fu_353_p1(31-1 downto 0)))));
    shl_ln25_5_fu_371_p2 <= std_logic_vector(shift_left(unsigned(zext_ln25_11_fu_367_p1),to_integer(unsigned('0' & zext_ln25_9_fu_353_p1(31-1 downto 0)))));
    shl_ln25_6_fu_387_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv2056_lc_1),to_integer(unsigned('0' & zext_ln25_7_fu_383_p1(31-1 downto 0)))));
    shl_ln25_7_fu_397_p2 <= std_logic_vector(shift_left(unsigned(zext_ln25_8_fu_393_p1),to_integer(unsigned('0' & zext_ln25_7_fu_383_p1(31-1 downto 0)))));
    shl_ln25_fu_295_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv2032_lc_1),to_integer(unsigned('0' & zext_ln25_1_fu_291_p1(31-1 downto 0)))));
    shl_ln_fu_271_p3 <= (trunc_ln25_fu_267_p1 & ap_const_lv5_0);
    tmp_1_fu_445_p4 <= and_ln26_fu_427_p2(2055 downto 2032);
    tmp_2_fu_455_p4 <= and_ln26_fu_427_p2(2039 downto 2032);
    tmp_3_fu_487_p3 <= (tmp_2_fu_455_p4 & or_ln26_5_fu_439_p2);
    tmp_4_fu_513_p4 <= and_ln26_1_fu_495_p2(2055 downto 2040);
    tmp_5_fu_523_p4 <= and_ln26_1_fu_495_p2(2047 downto 2040);
    tmp_6_fu_555_p3 <= (tmp_5_fu_523_p4 & or_ln26_fu_507_p2);
    tmp_7_fu_581_p4 <= and_ln26_2_fu_563_p2(2055 downto 2048);
    tmp_8_fu_206_p3 <= (trunc_ln20_1_fu_192_p1 & ap_const_lv7_0);
    tmp_fu_233_p4 <= pseudoimage_q0(7 downto 6);
    tmp_s_fu_617_p4 <= or_ln26_3_fu_611_p2(2055 downto 8);
    trunc_ln20_1_fu_192_p1 <= pointcloud_q0(7 - 1 downto 0);
    trunc_ln25_fu_267_p1 <= pseudoimage_q0(6 - 1 downto 0);
    trunc_ln26_1_fu_423_p1 <= pseudoimage_q0(2032 - 1 downto 0);
    trunc_ln26_2_fu_483_p1 <= xor_ln26_1_fu_473_p2(2040 - 1 downto 0);
    trunc_ln26_3_fu_551_p1 <= xor_ln26_2_fu_541_p2(2048 - 1 downto 0);
    trunc_ln26_fu_419_p1 <= xor_ln26_fu_409_p2(2032 - 1 downto 0);
    x_fu_188_p1 <= pointcloud_q0(8 - 1 downto 0);
    xor_ln26_1_fu_473_p2 <= (zext_ln25_5_fu_332_p1 xor ap_const_lv2041_lc_3);
    xor_ln26_2_fu_541_p2 <= (zext_ln25_10_fu_363_p1 xor ap_const_lv2049_lc_4);
    xor_ln26_3_fu_599_p2 <= (shl_ln25_6_fu_387_p2 xor ap_const_lv2056_lc_5);
    xor_ln26_fu_409_p2 <= (zext_ln25_2_fu_301_p1 xor ap_const_lv2033_lc_2);
    y_fu_196_p4 <= pointcloud_q0(15 downto 8);
    zext_ln19_fu_166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_1),64));
    zext_ln23_1_fu_224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln23_fu_218_p2),64));
    zext_ln23_fu_214_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_fu_196_p4),14));
    zext_ln25_10_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln25_4_fu_357_p2),2049));
    zext_ln25_11_fu_367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_249_p4),2048));
    zext_ln25_1_fu_291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_283_p3),2032));
    zext_ln25_2_fu_301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln25_fu_295_p2),2033));
    zext_ln25_3_fu_305_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_reg_658),2032));
    zext_ln25_4_fu_322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln25_1_fu_314_p3),2040));
    zext_ln25_5_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln25_2_fu_326_p2),2041));
    zext_ln25_6_fu_336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_reg_663),2040));
    zext_ln25_7_fu_383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln25_fu_377_p2),2056));
    zext_ln25_8_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln25_1_fu_258_p4),2056));
    zext_ln25_9_fu_353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln25_2_fu_345_p3),2048));
    zext_ln25_fu_279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_271_p3),12));
end behav;
