{:input (genetic.representation/genetic-representation "../mediumcorpus/58179.4F311FB7.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_31, wire1_38, wire2_32, wire3_39, wire4_33, wire5_40, wire6_29, wire7_36, wire8_30, wire9_37);\n  wire \\:missing_edge ;\n  input wire0_31;\n  wire wire0_31;\n  wire wire10;\n  wire wire11;\n  wire wire12;\n  wire wire13_14_18_32;\n  wire wire13_15;\n  wire wire13_16_18_31;\n  wire wire14_15;\n  wire wire14_16_19_33;\n  wire wire15_17;\n  wire wire16_17;\n  wire wire17_27;\n  wire wire18_19;\n  wire wire19_28;\n  input wire1_38;\n  wire wire1_38;\n  wire wire20_21_25_39;\n  wire wire20_22;\n  wire wire20_23_25_38;\n  wire wire21_22;\n  wire wire21_23_26_40;\n  wire wire22_24;\n  wire wire23_24;\n  wire wire24_34;\n  wire wire25_26;\n  wire wire26_35;\n  wire wire27_29;\n  wire wire28_30;\n  input wire2_32;\n  wire wire2_32;\n  wire wire34_36;\n  wire wire35_37;\n  input wire3_39;\n  wire wire3_39;\n  input wire4_33;\n  wire wire4_33;\n  input wire5_40;\n  wire wire5_40;\n  output wire6_29;\n  wire wire6_29;\n  output wire7_36;\n  wire wire7_36;\n  output wire8_30;\n  wire wire8_30;\n  output wire9_37;\n  wire wire9_37;\n  assign wire13_15 = 4'h8 >> { wire13_14_18_32, wire13_16_18_31 };\n  assign wire22_24 = 4'he >> { wire21_22, wire20_22 };\n  assign wire23_24 = 4'h8 >> { wire20_23_25_38, wire21_23_26_40 };\n  assign wire24_34 = 4'he >> { wire23_24, wire22_24 };\n  assign wire25_26 = 4'h6 >> { wire20_21_25_39, wire20_23_25_38 };\n  assign wire26_35 = 4'h6 >> { wire21_23_26_40, wire25_26 };\n  assign wire14_15 = 4'h8 >> { wire14_16_19_33, wire13_14_18_32 };\n  assign wire15_17 = 4'he >> { wire14_15, wire13_15 };\n  assign wire16_17 = 4'h8 >> { wire13_16_18_31, wire14_16_19_33 };\n  assign wire17_27 = 4'he >> { wire16_17, wire15_17 };\n  assign wire18_19 = 4'h6 >> { wire13_14_18_32, wire13_16_18_31 };\n  assign wire19_28 = 4'h6 >> { wire14_16_19_33, wire18_19 };\n  assign wire20_22 = 4'h8 >> { wire20_21_25_39, wire20_23_25_38 };\n  assign wire21_22 = 4'h8 >> { wire21_23_26_40, wire20_21_25_39 };\n  assign wire10 = 1'h0;\n  assign wire11 = 1'h1;\n  assign wire12 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire21_23_26_40 = wire5_40;\n  assign wire20_21_25_39 = wire3_39;\n  assign wire20_23_25_38 = wire1_38;\n  assign wire9_37 = wire35_37;\n  assign wire7_36 = wire34_36;\n  assign wire35_37 = wire26_35;\n  assign wire34_36 = wire24_34;\n  assign wire14_16_19_33 = wire4_33;\n  assign wire13_14_18_32 = wire2_32;\n  assign wire13_16_18_31 = wire0_31;\n  assign wire8_30 = wire28_30;\n  assign wire6_29 = wire27_29;\n  assign wire28_30 = wire19_28;\n  assign wire27_29 = wire17_27;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:3.1-84.10\" *)\nmodule postsynth(wire0_31, wire1_38, wire2_32, wire3_39, wire4_33, wire5_40, wire6_29, wire7_36, wire8_30, wire9_37);\n  wire _00_;\n  wire _01_;\n  wire _02_;\n  wire _03_;\n  wire _04_;\n  wire _05_;\n  wire _06_;\n  wire _07_;\n  wire _08_;\n  wire _09_;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:5.9-5.17\" *)\n  input wire0_31;\n  wire wire0_31;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:7.8-7.14\" *)\n  wire wire10;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:8.8-8.14\" *)\n  wire wire11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:9.8-9.14\" *)\n  wire wire12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:10.8-10.23\" *)\n  wire wire13_14_18_32;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:12.8-12.23\" *)\n  wire wire13_16_18_31;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:14.8-14.23\" *)\n  wire wire14_16_19_33;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:17.8-17.17\" *)\n  wire wire17_27;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:19.8-19.17\" *)\n  wire wire19_28;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:20.9-20.17\" *)\n  input wire1_38;\n  wire wire1_38;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:22.8-22.23\" *)\n  wire wire20_21_25_39;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:24.8-24.23\" *)\n  wire wire20_23_25_38;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:26.8-26.23\" *)\n  wire wire21_23_26_40;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:29.8-29.17\" *)\n  wire wire24_34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:31.8-31.17\" *)\n  wire wire26_35;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:32.8-32.17\" *)\n  wire wire27_29;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:33.8-33.17\" *)\n  wire wire28_30;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:34.9-34.17\" *)\n  input wire2_32;\n  wire wire2_32;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:36.8-36.17\" *)\n  wire wire34_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:37.8-37.17\" *)\n  wire wire35_37;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:38.9-38.17\" *)\n  input wire3_39;\n  wire wire3_39;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:40.9-40.17\" *)\n  input wire4_33;\n  wire wire4_33;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:42.9-42.17\" *)\n  input wire5_40;\n  wire wire5_40;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:44.10-44.18\" *)\n  output wire6_29;\n  wire wire6_29;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:46.10-46.18\" *)\n  output wire7_36;\n  wire wire7_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:48.10-48.18\" *)\n  output wire8_30;\n  wire wire8_30;\n  (* src = \"/dev/shm/fuzzmount37B880B5/22A3BB95.v:50.10-50.18\" *)\n  output wire9_37;\n  wire wire9_37;\n  assign _00_ = wire1_38 & wire5_40;\n  assign _01_ = wire3_39 & wire5_40;\n  assign _02_ = wire3_39 & wire1_38;\n  assign _03_ = _02_ | _01_;\n  assign wire7_36 = _03_ | _00_;\n  assign _04_ = wire3_39 ^ wire1_38;\n  assign wire9_37 = _04_ ^ wire5_40;\n  assign _05_ = wire4_33 & wire0_31;\n  assign _06_ = wire4_33 & wire2_32;\n  assign _07_ = wire2_32 & wire0_31;\n  assign _08_ = _07_ | _06_;\n  assign wire6_29 = _08_ | _05_;\n  assign _09_ = wire2_32 ^ wire0_31;\n  assign wire8_30 = _09_ ^ wire4_33;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10 = 1'h0;\n  assign wire11 = 1'h1;\n  assign wire12 = 1'h0;\n  assign wire13_14_18_32 = wire2_32;\n  assign wire13_16_18_31 = wire0_31;\n  assign wire14_16_19_33 = wire4_33;\n  assign wire17_27 = wire6_29;\n  assign wire19_28 = wire8_30;\n  assign wire20_21_25_39 = wire3_39;\n  assign wire20_23_25_38 = wire1_38;\n  assign wire21_23_26_40 = wire5_40;\n  assign wire24_34 = wire7_36;\n  assign wire26_35 = wire9_37;\n  assign wire27_29 = wire6_29;\n  assign wire28_30 = wire8_30;\n  assign wire34_36 = wire7_36;\n  assign wire35_37 = wire9_37;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}