library IEEE; use IEEE.STD_LOGIC_1164.all;

entity decoder3_8_vhd is

port
(
a: in STD_LOGIC_VECTOR(2 downto 0);
y: out STD_LOGIC_VECTOR(7 downto 0)
);
end;

architecture synth of decoder3_8_vhd is

begin
--process (a) begin
process(all) begin -- VHDL 2008
	case a is
		when "000" => y <= "00000001";
		when "001" => y <= "00000010";
		when "010" => y <= "00000100";
		when "011" => y <= "00001000";
		when "100" => y <= "00010000";
		when "101" => y <= "00100000";
		when "110" => y <= "01000000";
		when "111" => y <= "10000000";
		when others => y <= "XXXXXXXX";
	end case;
end process;
end;