// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgG_dout,
        imgG_num_data_valid,
        imgG_fifo_cap,
        imgG_empty_n,
        imgG_read,
        imgRB_din,
        imgRB_num_data_valid,
        imgRB_fifo_cap,
        imgRB_full_n,
        imgRB_write,
        p_0_0_01072_222972316_lcssa2353_i,
        p_0_0_01073_222952314_lcssa2351_i,
        p_0_0_01074_222932312_lcssa2349_i,
        p_lcssa23112347_i,
        p_lcssa23102345_i,
        p_lcssa23092343_i,
        p_0_2_0_0_010402307_lcssa2341_i,
        p_0_1_0_0_010392305_lcssa2339_i,
        p_0_0_0_0_010382303_lcssa2337_i,
        p_0_2_0_0_01077_22250_lcssa2282_i,
        p_0_1_0_0_01076_22247_lcssa2280_i,
        p_0_0_0_0_01075_22244_lcssa2278_i,
        p_0_2_0_0_010772220_lcssa2270_i,
        p_0_1_0_0_010762217_lcssa2268_i,
        p_0_0_0_0_010752214_lcssa2266_i,
        add_ln585_i,
        out_y_i,
        x_phase_i,
        xor_i,
        lineBuffer_val_V_1_i_address0,
        lineBuffer_val_V_1_i_ce0,
        lineBuffer_val_V_1_i_we0,
        lineBuffer_val_V_1_i_d0,
        lineBuffer_val_V_1_i_address1,
        lineBuffer_val_V_1_i_ce1,
        lineBuffer_val_V_1_i_q1,
        lineBuffer_val_V_i_address0,
        lineBuffer_val_V_i_ce0,
        lineBuffer_val_V_i_we0,
        lineBuffer_val_V_i_d0,
        lineBuffer_val_V_i_address1,
        lineBuffer_val_V_i_ce1,
        lineBuffer_val_V_i_q1,
        trunc_ln,
        cmp202_i,
        cmp58_i,
        empty_49,
        red_i,
        empty,
        p_0_0_01072_222972317_i_out,
        p_0_0_01072_222972317_i_out_ap_vld,
        p_0_0_01073_222952315_i_out,
        p_0_0_01073_222952315_i_out_ap_vld,
        p_0_0_01074_222932313_i_out,
        p_0_0_01074_222932313_i_out_ap_vld,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld,
        p_0_2_0_0_010402308_i_out,
        p_0_2_0_0_010402308_i_out_ap_vld,
        p_0_1_0_0_010392306_i_out,
        p_0_1_0_0_010392306_i_out_ap_vld,
        p_0_0_0_0_010382304_i_out,
        p_0_0_0_0_010382304_i_out_ap_vld,
        p_0_2_0_0_01077_22249_i_out,
        p_0_2_0_0_01077_22249_i_out_ap_vld,
        p_0_1_0_0_01076_22246_i_out,
        p_0_1_0_0_01076_22246_i_out_ap_vld,
        p_0_0_0_0_01075_22243_i_out,
        p_0_0_0_0_01075_22243_i_out_ap_vld,
        p_0_2_0_0_010772219_i_out,
        p_0_2_0_0_010772219_i_out_ap_vld,
        p_0_1_0_0_010762216_i_out,
        p_0_1_0_0_010762216_i_out_ap_vld,
        p_0_0_0_0_010752213_i_out,
        p_0_0_0_0_010752213_i_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [29:0] imgG_dout;
input  [1:0] imgG_num_data_valid;
input  [1:0] imgG_fifo_cap;
input   imgG_empty_n;
output   imgG_read;
output  [29:0] imgRB_din;
input  [1:0] imgRB_num_data_valid;
input  [1:0] imgRB_fifo_cap;
input   imgRB_full_n;
output   imgRB_write;
input  [9:0] p_0_0_01072_222972316_lcssa2353_i;
input  [9:0] p_0_0_01073_222952314_lcssa2351_i;
input  [9:0] p_0_0_01074_222932312_lcssa2349_i;
input  [9:0] p_lcssa23112347_i;
input  [9:0] p_lcssa23102345_i;
input  [9:0] p_lcssa23092343_i;
input  [9:0] p_0_2_0_0_010402307_lcssa2341_i;
input  [9:0] p_0_1_0_0_010392305_lcssa2339_i;
input  [9:0] p_0_0_0_0_010382303_lcssa2337_i;
input  [9:0] p_0_2_0_0_01077_22250_lcssa2282_i;
input  [9:0] p_0_1_0_0_01076_22247_lcssa2280_i;
input  [9:0] p_0_0_0_0_01075_22244_lcssa2278_i;
input  [9:0] p_0_2_0_0_010772220_lcssa2270_i;
input  [9:0] p_0_1_0_0_010762217_lcssa2268_i;
input  [9:0] p_0_0_0_0_010752214_lcssa2266_i;
input  [10:0] add_ln585_i;
input  [11:0] out_y_i;
input  [0:0] x_phase_i;
input  [14:0] xor_i;
output  [10:0] lineBuffer_val_V_1_i_address0;
output   lineBuffer_val_V_1_i_ce0;
output   lineBuffer_val_V_1_i_we0;
output  [29:0] lineBuffer_val_V_1_i_d0;
output  [10:0] lineBuffer_val_V_1_i_address1;
output   lineBuffer_val_V_1_i_ce1;
input  [29:0] lineBuffer_val_V_1_i_q1;
output  [10:0] lineBuffer_val_V_i_address0;
output   lineBuffer_val_V_i_ce0;
output   lineBuffer_val_V_i_we0;
output  [29:0] lineBuffer_val_V_i_d0;
output  [10:0] lineBuffer_val_V_i_address1;
output   lineBuffer_val_V_i_ce1;
input  [29:0] lineBuffer_val_V_i_q1;
input  [10:0] trunc_ln;
input  [0:0] cmp202_i;
input  [0:0] cmp58_i;
input  [1:0] empty_49;
input   red_i;
input  [1:0] empty;
output  [9:0] p_0_0_01072_222972317_i_out;
output   p_0_0_01072_222972317_i_out_ap_vld;
output  [9:0] p_0_0_01073_222952315_i_out;
output   p_0_0_01073_222952315_i_out_ap_vld;
output  [9:0] p_0_0_01074_222932313_i_out;
output   p_0_0_01074_222932313_i_out_ap_vld;
output  [9:0] p_out;
output   p_out_ap_vld;
output  [9:0] p_out1;
output   p_out1_ap_vld;
output  [9:0] p_out2;
output   p_out2_ap_vld;
output  [9:0] p_0_2_0_0_010402308_i_out;
output   p_0_2_0_0_010402308_i_out_ap_vld;
output  [9:0] p_0_1_0_0_010392306_i_out;
output   p_0_1_0_0_010392306_i_out_ap_vld;
output  [9:0] p_0_0_0_0_010382304_i_out;
output   p_0_0_0_0_010382304_i_out_ap_vld;
output  [9:0] p_0_2_0_0_01077_22249_i_out;
output   p_0_2_0_0_01077_22249_i_out_ap_vld;
output  [9:0] p_0_1_0_0_01076_22246_i_out;
output   p_0_1_0_0_01076_22246_i_out_ap_vld;
output  [9:0] p_0_0_0_0_01075_22243_i_out;
output   p_0_0_0_0_01075_22243_i_out_ap_vld;
output  [9:0] p_0_2_0_0_010772219_i_out;
output   p_0_2_0_0_010772219_i_out_ap_vld;
output  [9:0] p_0_1_0_0_010762216_i_out;
output   p_0_1_0_0_010762216_i_out_ap_vld;
output  [9:0] p_0_0_0_0_010752213_i_out;
output   p_0_0_0_0_010752213_i_out_ap_vld;

reg ap_idle;
reg imgG_read;
reg imgRB_write;
reg lineBuffer_val_V_1_i_ce0;
reg lineBuffer_val_V_1_i_we0;
reg lineBuffer_val_V_1_i_ce1;
reg lineBuffer_val_V_i_ce0;
reg lineBuffer_val_V_i_we0;
reg lineBuffer_val_V_i_ce1;
reg p_0_0_01072_222972317_i_out_ap_vld;
reg p_0_0_01073_222952315_i_out_ap_vld;
reg p_0_0_01074_222932313_i_out_ap_vld;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;
reg p_0_2_0_0_010402308_i_out_ap_vld;
reg p_0_1_0_0_010392306_i_out_ap_vld;
reg p_0_0_0_0_010382304_i_out_ap_vld;
reg p_0_2_0_0_01077_22249_i_out_ap_vld;
reg p_0_1_0_0_01076_22246_i_out_ap_vld;
reg p_0_0_0_0_01075_22243_i_out_ap_vld;
reg p_0_2_0_0_010772219_i_out_ap_vld;
reg p_0_1_0_0_010762216_i_out_ap_vld;
reg p_0_0_0_0_010752213_i_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln588_reg_2196;
reg   [0:0] icmp_ln598_reg_2200;
wire   [0:0] cmp58_i_read_reg_2185;
reg    ap_predicate_op103_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg   [0:0] tmp_11_reg_2239;
reg   [0:0] tmp_11_reg_2239_pp0_iter5_reg;
reg    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln588_fu_885_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    imgG_blk_n;
wire    ap_block_pp0_stage0;
reg    imgRB_blk_n;
reg   [9:0] p_0_0_01073_22295_ph_i_reg_502;
reg   [9:0] pix_val_V_3_reg_566;
reg   [9:0] pix_val_V_3_reg_566_pp0_iter3_reg;
reg    ap_block_pp0_stage0_11001;
reg   [9:0] pix_val_V_3_reg_566_pp0_iter4_reg;
reg   [9:0] pix_val_V_3_reg_566_pp0_iter5_reg;
reg   [9:0] pix_val_V_4_reg_630;
reg   [9:0] pix_val_V_4_reg_630_pp0_iter4_reg;
reg   [9:0] pix_val_V_reg_640;
reg   [9:0] pix_val_V_reg_640_pp0_iter4_reg;
reg   [0:0] icmp_ln588_reg_2196_pp0_iter1_reg;
reg   [0:0] icmp_ln588_reg_2196_pp0_iter2_reg;
reg   [0:0] icmp_ln588_reg_2196_pp0_iter3_reg;
reg   [0:0] icmp_ln588_reg_2196_pp0_iter4_reg;
wire   [0:0] icmp_ln598_fu_913_p2;
reg   [0:0] icmp_ln598_reg_2200_pp0_iter1_reg;
reg   [10:0] lineBuffer_val_V_1_i_addr_reg_2204;
reg   [10:0] lineBuffer_val_V_1_i_addr_reg_2204_pp0_iter1_reg;
reg   [10:0] lineBuffer_val_V_i_addr_reg_2210;
wire   [0:0] cmp160_i_fu_919_p2;
reg   [0:0] cmp160_i_reg_2216;
reg   [0:0] cmp160_i_reg_2216_pp0_iter1_reg;
wire   [0:0] icmp_ln727_fu_941_p2;
reg   [0:0] icmp_ln727_reg_2235;
reg   [0:0] icmp_ln727_reg_2235_pp0_iter1_reg;
reg   [0:0] icmp_ln727_reg_2235_pp0_iter2_reg;
reg   [0:0] icmp_ln727_reg_2235_pp0_iter3_reg;
reg   [0:0] icmp_ln727_reg_2235_pp0_iter4_reg;
reg   [0:0] tmp_11_reg_2239_pp0_iter1_reg;
reg   [0:0] tmp_11_reg_2239_pp0_iter2_reg;
reg   [0:0] tmp_11_reg_2239_pp0_iter3_reg;
reg   [0:0] tmp_11_reg_2239_pp0_iter4_reg;
reg   [9:0] upright_val_V_1_load_reg_2243;
reg   [9:0] upright_val_V_1_load_reg_2243_pp0_iter2_reg;
reg   [9:0] upright_val_V_1_load_reg_2243_pp0_iter3_reg;
reg   [9:0] upright_val_V_1_load_reg_2243_pp0_iter4_reg;
reg   [9:0] downright_val_V_1_load_reg_2250;
reg   [9:0] downright_val_V_1_load_reg_2250_pp0_iter2_reg;
reg   [9:0] downright_val_V_1_load_reg_2250_pp0_iter3_reg;
reg   [9:0] downright_val_V_1_load_reg_2250_pp0_iter4_reg;
wire   [9:0] PixBufVal_val_V_6_fu_972_p1;
reg   [9:0] PixBufVal_val_V_6_reg_2257;
reg   [9:0] PixBufVal_val_V_7_reg_2265;
reg   [9:0] PixBufVal_val_V_8_reg_2272;
wire   [9:0] PixBufVal_val_V_3_fu_997_p1;
reg   [9:0] PixBufVal_val_V_3_reg_2280;
reg   [9:0] PixBufVal_val_V_4_reg_2287;
reg   [9:0] PixBufVal_val_V_5_reg_2293;
wire   [9:0] trunc_ln621_fu_1021_p1;
reg   [9:0] upright_val_V_load_reg_2310;
reg   [9:0] upright_val_V_load_reg_2310_pp0_iter3_reg;
reg   [9:0] upright_val_V_load_reg_2310_pp0_iter4_reg;
reg   [9:0] upright_val_V_2_load_reg_2315;
reg   [9:0] upright_val_V_2_load_reg_2315_pp0_iter3_reg;
reg   [9:0] upright_val_V_2_load_reg_2315_pp0_iter4_reg;
reg   [9:0] PixBufVal_val_V_load_reg_2320;
reg   [9:0] PixBufVal_val_V_load_reg_2320_pp0_iter3_reg;
reg   [9:0] PixBufVal_val_V_load_reg_2320_pp0_iter4_reg;
reg   [9:0] PixBufVal_val_V_1_load_reg_2326;
reg   [9:0] PixBufVal_val_V_1_load_reg_2326_pp0_iter3_reg;
reg   [9:0] PixBufVal_val_V_1_load_reg_2326_pp0_iter4_reg;
reg   [9:0] PixBufVal_val_V_2_load_reg_2331;
reg   [9:0] PixBufVal_val_V_2_load_reg_2331_pp0_iter3_reg;
reg   [9:0] PixBufVal_val_V_2_load_reg_2331_pp0_iter4_reg;
reg   [9:0] downright_val_V_load_reg_2337;
reg   [9:0] downright_val_V_load_reg_2337_pp0_iter3_reg;
reg   [9:0] downright_val_V_load_reg_2337_pp0_iter4_reg;
reg   [9:0] downright_val_V_2_load_reg_2342;
reg   [9:0] downright_val_V_2_load_reg_2342_pp0_iter3_reg;
reg   [9:0] downright_val_V_2_load_reg_2342_pp0_iter4_reg;
reg   [9:0] upright_val_V_3_load_reg_2347;
reg   [9:0] upright_val_V_3_load_reg_2347_pp0_iter3_reg;
reg   [9:0] upright_val_V_3_load_reg_2347_pp0_iter4_reg;
reg   [9:0] upright_val_V_4_load_reg_2353;
reg   [9:0] upright_val_V_4_load_reg_2353_pp0_iter3_reg;
reg   [9:0] upright_val_V_4_load_reg_2353_pp0_iter4_reg;
reg   [9:0] upright_val_V_5_load_reg_2358;
reg   [9:0] upright_val_V_5_load_reg_2358_pp0_iter3_reg;
reg   [9:0] upright_val_V_5_load_reg_2358_pp0_iter4_reg;
reg   [9:0] downright_val_V_3_load_reg_2364;
reg   [9:0] downright_val_V_3_load_reg_2364_pp0_iter3_reg;
reg   [9:0] downright_val_V_3_load_reg_2364_pp0_iter4_reg;
reg   [9:0] downright_val_V_4_load_reg_2370;
reg   [9:0] downright_val_V_4_load_reg_2370_pp0_iter3_reg;
reg   [9:0] downright_val_V_4_load_reg_2370_pp0_iter4_reg;
reg   [9:0] downright_val_V_5_load_reg_2375;
reg   [9:0] downright_val_V_5_load_reg_2375_pp0_iter3_reg;
reg   [9:0] downright_val_V_5_load_reg_2375_pp0_iter4_reg;
wire   [9:0] select_ln665_fu_1102_p3;
wire   [9:0] select_ln665_2_fu_1115_p3;
wire   [9:0] select_ln665_3_fu_1121_p3;
wire   [9:0] select_ln665_5_fu_1134_p3;
wire   [9:0] select_ln665_9_fu_1160_p3;
wire   [9:0] select_ln665_11_fu_1175_p3;
wire   [10:0] zext_ln1496_1_fu_1274_p1;
reg   [10:0] zext_ln1496_1_reg_2411;
wire   [9:0] agdiff_V_fu_1302_p3;
reg   [9:0] agdiff_V_reg_2416;
wire   [10:0] zext_ln1496_2_fu_1310_p1;
reg   [10:0] zext_ln1496_2_reg_2423;
wire   [9:0] agdiff_V_1_fu_1338_p3;
reg   [9:0] agdiff_V_1_reg_2428;
wire   [10:0] zext_ln1496_3_fu_1346_p1;
reg   [10:0] zext_ln1496_3_reg_2435;
wire   [9:0] agdiff_V_2_fu_1374_p3;
reg   [9:0] agdiff_V_2_reg_2440;
wire   [10:0] zext_ln1496_4_fu_1382_p1;
reg   [10:0] zext_ln1496_4_reg_2447;
wire   [9:0] agdiff_V_3_fu_1410_p3;
reg   [9:0] agdiff_V_3_reg_2452;
wire   [5:0] enable_V_7_fu_1564_p3;
reg   [5:0] enable_V_7_reg_2459;
wire   [10:0] ret_V_21_fu_1599_p2;
reg   [10:0] ret_V_21_reg_2463;
wire   [10:0] ret_V_22_fu_1619_p2;
reg   [10:0] ret_V_22_reg_2468;
wire   [10:0] ret_V_23_fu_1639_p2;
reg   [10:0] ret_V_23_reg_2473;
wire   [10:0] ret_V_25_fu_1659_p2;
reg   [10:0] ret_V_25_reg_2478;
wire   [12:0] ret_V_20_fu_1752_p2;
reg   [12:0] ret_V_20_reg_2483;
reg   [11:0] trunc_ln1513_1_i_reg_2489;
wire   [11:0] zext_ln718_fu_1774_p1;
wire   [11:0] zext_ln720_fu_1778_p1;
wire   [11:0] r_fu_1836_p3;
wire   [11:0] b_fu_1843_p3;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [9:0] ap_phi_mux_p_0_0_01073_22295_ph_i_phi_fu_505_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_p_0_0_01073_22295_ph_i_reg_502;
wire   [9:0] ap_phi_reg_pp0_iter0_p_0_0_01072_22297_ph_i_reg_512;
reg   [9:0] ap_phi_reg_pp0_iter1_p_0_0_01072_22297_ph_i_reg_512;
reg   [9:0] ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512;
wire   [9:0] ap_phi_reg_pp0_iter0_p_0_0_01074_22293_ph_i_reg_521;
reg   [9:0] ap_phi_reg_pp0_iter1_p_0_0_01074_22293_ph_i_reg_521;
reg   [9:0] ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521;
reg   [9:0] ap_phi_mux_downleft_val_V_1_phi_fu_533_p4;
wire   [9:0] select_ln665_10_fu_1167_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_530;
reg   [9:0] ap_phi_mux_p_0_2_0_0_01077_22250_i_phi_fu_542_p4;
wire   [9:0] select_ln665_12_fu_1182_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_2_0_0_01077_22250_i_reg_539;
reg   [9:0] ap_phi_mux_p_0_1_0_0_01076_22247_i_phi_fu_551_p4;
wire   [9:0] select_ln665_13_fu_1190_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_1_0_0_01076_22247_i_reg_548;
reg   [9:0] ap_phi_mux_p_0_0_0_0_01075_22244_i_phi_fu_560_p4;
wire   [9:0] select_ln665_14_fu_1197_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_0_0_01075_22244_i_reg_557;
reg   [9:0] ap_phi_mux_pix_val_V_3_phi_fu_569_p4;
wire   [9:0] select_ln665_1_fu_1108_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_pix_val_V_3_reg_566;
reg   [9:0] ap_phi_mux_upleft_val_V_1_phi_fu_579_p4;
wire   [9:0] select_ln665_4_fu_1127_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_576;
reg   [9:0] ap_phi_mux_p_0_2_0_0_010772220_i_phi_fu_588_p4;
wire   [9:0] select_ln665_6_fu_1140_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_2_0_0_010772220_i_reg_585;
reg   [9:0] ap_phi_mux_p_0_1_0_0_010762217_i_phi_fu_597_p4;
wire   [9:0] select_ln665_7_fu_1147_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_1_0_0_010762217_i_reg_594;
reg   [9:0] ap_phi_mux_p_0_0_0_0_010752214_i_phi_fu_606_p4;
wire   [9:0] select_ln665_8_fu_1153_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_0_0_010752214_i_reg_603;
wire   [9:0] ap_phi_reg_pp0_iter0_downleft_val_V_2_reg_612;
reg   [9:0] ap_phi_reg_pp0_iter1_downleft_val_V_2_reg_612;
reg   [9:0] ap_phi_reg_pp0_iter2_downleft_val_V_2_reg_612;
reg   [9:0] ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_612;
wire   [9:0] ap_phi_reg_pp0_iter0_downleft_val_V_reg_621;
reg   [9:0] ap_phi_reg_pp0_iter1_downleft_val_V_reg_621;
reg   [9:0] ap_phi_reg_pp0_iter2_downleft_val_V_reg_621;
reg   [9:0] ap_phi_reg_pp0_iter3_downleft_val_V_reg_621;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_4_reg_630;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_4_reg_630;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_val_V_4_reg_630;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_val_V_4_reg_630;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_val_V_reg_640;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_val_V_reg_640;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_val_V_reg_640;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_val_V_reg_640;
wire   [9:0] ap_phi_reg_pp0_iter0_upleft_val_V_2_reg_650;
reg   [9:0] ap_phi_reg_pp0_iter1_upleft_val_V_2_reg_650;
reg   [9:0] ap_phi_reg_pp0_iter2_upleft_val_V_2_reg_650;
reg   [9:0] ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_650;
wire   [9:0] ap_phi_reg_pp0_iter0_upleft_val_V_reg_659;
reg   [9:0] ap_phi_reg_pp0_iter1_upleft_val_V_reg_659;
reg   [9:0] ap_phi_reg_pp0_iter2_upleft_val_V_reg_659;
reg   [9:0] ap_phi_reg_pp0_iter3_upleft_val_V_reg_659;
reg   [0:0] ap_phi_mux_en_rgd_V_3_phi_fu_673_p14;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_668;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_V_3_reg_668;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_V_3_reg_668;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_V_3_reg_668;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_3_reg_668;
reg   [0:0] ap_phi_mux_en_rgd_V_2_phi_fu_701_p14;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_696;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_V_2_reg_696;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_V_2_reg_696;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_V_2_reg_696;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_2_reg_696;
reg   [0:0] ap_phi_mux_en_rgd_V_1_phi_fu_729_p14;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_724;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_V_1_reg_724;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_V_1_reg_724;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_V_1_reg_724;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_1_reg_724;
reg   [0:0] ap_phi_mux_en_rgd_V_phi_fu_757_p14;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_V_reg_752;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_V_reg_752;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_V_reg_752;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_V_reg_752;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_reg_752;
wire   [11:0] ap_phi_reg_pp0_iter0_r_1_reg_780;
reg   [11:0] ap_phi_reg_pp0_iter1_r_1_reg_780;
reg   [11:0] ap_phi_reg_pp0_iter2_r_1_reg_780;
reg   [11:0] ap_phi_reg_pp0_iter3_r_1_reg_780;
reg   [11:0] ap_phi_reg_pp0_iter4_r_1_reg_780;
reg   [11:0] ap_phi_reg_pp0_iter5_r_1_reg_780;
reg   [11:0] ap_phi_reg_pp0_iter6_r_1_reg_780;
wire   [11:0] ap_phi_reg_pp0_iter0_b_1_reg_789;
reg   [11:0] ap_phi_reg_pp0_iter1_b_1_reg_789;
reg   [11:0] ap_phi_reg_pp0_iter2_b_1_reg_789;
reg   [11:0] ap_phi_reg_pp0_iter3_b_1_reg_789;
reg   [11:0] ap_phi_reg_pp0_iter4_b_1_reg_789;
reg   [11:0] ap_phi_reg_pp0_iter5_b_1_reg_789;
reg   [11:0] ap_phi_reg_pp0_iter6_b_1_reg_789;
wire   [63:0] zext_ln588_1_fu_897_p1;
reg   [10:0] x_fu_240;
wire   [10:0] x_5_fu_891_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_z;
reg   [9:0] upright_val_V_fu_244;
reg   [9:0] upright_val_V_1_fu_248;
reg   [9:0] upright_val_V_2_fu_252;
reg   [9:0] PixBufVal_val_V_fu_256;
reg   [9:0] PixBufVal_val_V_1_fu_260;
reg   [9:0] PixBufVal_val_V_2_fu_264;
reg   [9:0] downright_val_V_fu_268;
reg   [9:0] downright_val_V_1_fu_272;
reg   [9:0] downright_val_V_2_fu_276;
reg   [9:0] upright_val_V_3_fu_280;
reg   [9:0] upright_val_V_4_fu_284;
reg   [9:0] upright_val_V_5_fu_288;
reg   [9:0] downright_val_V_3_fu_292;
reg   [9:0] downright_val_V_4_fu_296;
reg   [9:0] downright_val_V_5_fu_300;
reg    ap_block_pp0_stage0_01001;
wire   [11:0] zext_ln588_fu_881_p1;
wire   [0:0] trunc_ln596_fu_903_p1;
wire   [0:0] xor_ln727_fu_925_p2;
wire   [0:0] xor_ln727_1_fu_931_p2;
wire   [14:0] zext_ln727_fu_937_p1;
wire   [11:0] out_x_fu_907_p2;
wire   [11:0] or_ln788_fu_947_p2;
wire   [9:0] PixBufVal_val_V_11_fu_1205_p3;
wire   [9:0] PixBufVal_val_V_10_fu_1211_p3;
wire   [9:0] PixBufVal_val_V_9_fu_1217_p3;
wire   [10:0] zext_ln1496_fu_1270_p1;
wire   [10:0] ret_V_fu_1278_p2;
wire   [9:0] trunc_ln61_fu_1284_p1;
wire   [0:0] tmp_2_fu_1294_p3;
wire   [9:0] sub_ln61_fu_1288_p2;
wire   [10:0] ret_V_9_fu_1314_p2;
wire   [9:0] trunc_ln61_1_fu_1320_p1;
wire   [0:0] tmp_3_fu_1330_p3;
wire   [9:0] sub_ln61_1_fu_1324_p2;
wire   [10:0] ret_V_10_fu_1350_p2;
wire   [9:0] trunc_ln61_2_fu_1356_p1;
wire   [0:0] tmp_4_fu_1366_p3;
wire   [9:0] sub_ln61_2_fu_1360_p2;
wire   [10:0] ret_V_11_fu_1386_p2;
wire   [9:0] trunc_ln61_3_fu_1392_p1;
wire   [0:0] tmp_5_fu_1402_p3;
wire   [9:0] sub_ln61_3_fu_1396_p2;
wire   [0:0] enable_V_fu_1448_p2;
wire   [0:0] icmp_ln1027_fu_1456_p2;
wire   [1:0] or_ln_i_fu_1460_p3;
wire   [1:0] zext_ln724_fu_1452_p1;
wire   [1:0] enable_V_1_fu_1468_p3;
wire   [0:0] icmp_ln1027_2_fu_1480_p2;
wire   [2:0] enable_V_2_fu_1484_p3;
wire   [2:0] zext_ln724_1_fu_1476_p1;
wire   [2:0] enable_V_3_fu_1492_p3;
wire   [0:0] icmp_ln1027_3_fu_1504_p2;
wire   [3:0] or_ln858_2_i_fu_1508_p3;
wire   [3:0] zext_ln724_2_fu_1500_p1;
wire   [3:0] enable_V_4_fu_1516_p3;
wire   [0:0] icmp_ln1027_4_fu_1528_p2;
wire   [4:0] enable_V_5_fu_1532_p3;
wire   [4:0] zext_ln724_3_fu_1524_p1;
wire   [4:0] enable_V_6_fu_1540_p3;
wire   [0:0] icmp_ln1027_5_fu_1552_p2;
wire   [5:0] or_ln858_4_i_fu_1556_p3;
wire   [5:0] zext_ln724_4_fu_1548_p1;
wire   [9:0] tmp_2_i_fu_1584_p5;
wire   [10:0] zext_ln1496_5_fu_1595_p1;
wire   [9:0] tmp_3_i_fu_1604_p5;
wire   [10:0] zext_ln1496_6_fu_1615_p1;
wire   [9:0] tmp_4_i_fu_1624_p5;
wire   [10:0] zext_ln1496_7_fu_1635_p1;
wire   [9:0] tmp_5_i_fu_1644_p5;
wire   [10:0] zext_ln1496_8_fu_1655_p1;
wire   [10:0] select_ln1494_fu_1664_p3;
wire   [10:0] ret_V_13_fu_1672_p2;
wire   [10:0] select_ln1494_1_fu_1681_p3;
wire   [10:0] ret_V_15_fu_1689_p2;
wire  signed [11:0] sext_ln1494_1_fu_1694_p1;
wire  signed [11:0] sext_ln1494_fu_1677_p1;
wire   [10:0] select_ln1494_2_fu_1704_p3;
wire   [11:0] lhs_V_3_fu_1698_p2;
wire   [10:0] ret_V_24_fu_1712_p2;
wire   [10:0] select_ln1494_3_fu_1725_p3;
wire   [10:0] ret_V_26_fu_1733_p2;
wire  signed [11:0] sext_ln1495_1_fu_1721_p1;
wire  signed [11:0] sext_ln1495_2_fu_1738_p1;
wire   [11:0] add_ln1495_fu_1742_p2;
wire  signed [12:0] sext_ln1495_3_fu_1748_p1;
wire  signed [12:0] sext_ln1495_fu_1717_p1;
wire   [12:0] sub_ln1513_fu_1758_p2;
wire   [9:0] CH_fu_1782_p5;
wire   [0:0] tmp_6_fu_1797_p3;
wire   [11:0] sub_ln1513_1_fu_1804_p2;
wire   [11:0] trunc_ln1513_2_i_fu_1809_p4;
wire   [11:0] zext_ln1496_9_fu_1826_p1;
wire   [11:0] select_ln1513_fu_1818_p3;
wire   [0:0] r_fu_1836_p0;
wire   [11:0] zext_ln743_fu_1793_p1;
wire   [11:0] CV_fu_1830_p2;
wire   [0:0] b_fu_1843_p0;
wire   [1:0] tmp_8_fu_1858_p4;
wire   [0:0] tmp_7_fu_1850_p3;
wire   [0:0] xor_ln214_fu_1878_p2;
wire   [0:0] icmp_ln782_fu_1868_p2;
wire   [0:0] or_ln214_fu_1892_p2;
wire   [9:0] select_ln214_fu_1884_p3;
wire   [9:0] trunc_ln214_fu_1874_p1;
wire   [1:0] tmp_10_fu_1914_p4;
wire   [0:0] tmp_9_fu_1906_p3;
wire   [0:0] xor_ln214_1_fu_1934_p2;
wire   [0:0] icmp_ln784_fu_1924_p2;
wire   [0:0] or_ln214_1_fu_1948_p2;
wire   [9:0] select_ln214_2_fu_1940_p3;
wire   [9:0] trunc_ln214_1_fu_1930_p1;
wire   [9:0] select_ln214_3_fu_1954_p3;
wire   [9:0] select_ln214_1_fu_1898_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op81_load_state1;
reg    ap_enable_operation_81;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op94_load_state2;
reg    ap_enable_operation_94;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op107_store_state2;
reg    ap_enable_operation_107;
reg    ap_predicate_op82_load_state1;
reg    ap_enable_operation_82;
reg    ap_predicate_op98_load_state2;
reg    ap_enable_operation_98;
reg    ap_predicate_op150_store_state3;
reg    ap_enable_operation_150;
reg    ap_enable_state3_pp0_iter2_stage0;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1622;
reg    ap_condition_61;
reg    ap_condition_547;
reg    ap_condition_365;
reg    ap_condition_1633;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_done_reg = 1'b0;
end

design_1_v_demosaic_0_0_mux_32_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_32_10_1_1_U131(
    .din0(ap_phi_reg_pp0_iter3_upleft_val_V_reg_659),
    .din1(10'd0),
    .din2(ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_650),
    .din3(empty_49),
    .dout(tmp_2_i_fu_1584_p5)
);

design_1_v_demosaic_0_0_mux_32_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_32_10_1_1_U132(
    .din0(ap_phi_reg_pp0_iter3_downleft_val_V_reg_621),
    .din1(10'd0),
    .din2(ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_612),
    .din3(empty_49),
    .dout(tmp_3_i_fu_1604_p5)
);

design_1_v_demosaic_0_0_mux_32_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_32_10_1_1_U133(
    .din0(upright_val_V_fu_244),
    .din1(10'd0),
    .din2(upright_val_V_2_fu_252),
    .din3(empty_49),
    .dout(tmp_4_i_fu_1624_p5)
);

design_1_v_demosaic_0_0_mux_32_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_32_10_1_1_U134(
    .din0(downright_val_V_fu_268),
    .din1(10'd0),
    .din2(downright_val_V_2_fu_276),
    .din3(empty_49),
    .dout(tmp_5_i_fu_1644_p5)
);

design_1_v_demosaic_0_0_mux_32_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_32_10_1_1_U135(
    .din0(pix_val_V_reg_640_pp0_iter4_reg),
    .din1(10'd0),
    .din2(pix_val_V_4_reg_630_pp0_iter4_reg),
    .din3(empty),
    .dout(CH_fu_1782_p5)
);

design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            PixBufVal_val_V_1_fu_260 <= p_lcssa23102345_i;
        end else if ((1'b1 == ap_condition_1622)) begin
            PixBufVal_val_V_1_fu_260 <= PixBufVal_val_V_7_reg_2265;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            PixBufVal_val_V_2_fu_264 <= p_lcssa23112347_i;
        end else if ((1'b1 == ap_condition_1622)) begin
            PixBufVal_val_V_2_fu_264 <= PixBufVal_val_V_8_reg_2272;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            PixBufVal_val_V_fu_256 <= p_lcssa23092343_i;
        end else if ((1'b1 == ap_condition_1622)) begin
            PixBufVal_val_V_fu_256 <= PixBufVal_val_V_6_reg_2257;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_365)) begin
        if ((1'b1 == ap_condition_547)) begin
            ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512 <= {{lineBuffer_val_V_i_q1[29:20]}};
        end else if ((1'b1 == ap_condition_61)) begin
            ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512 <= {{imgG_dout[29:20]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512 <= ap_phi_reg_pp0_iter1_p_0_0_01072_22297_ph_i_reg_512;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_365)) begin
        if ((1'b1 == ap_condition_547)) begin
            ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521 <= PixBufVal_val_V_6_fu_972_p1;
        end else if ((1'b1 == ap_condition_61)) begin
            ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521 <= trunc_ln621_fu_1021_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521 <= ap_phi_reg_pp0_iter1_p_0_0_01074_22293_ph_i_reg_521;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd0) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_612 <= downright_val_V_5_fu_300;
        end else if (((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_612 <= select_ln665_9_fu_1160_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_612 <= ap_phi_reg_pp0_iter2_downleft_val_V_2_reg_612;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd0) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_reg_621 <= downright_val_V_3_fu_292;
        end else if (((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_reg_621 <= select_ln665_11_fu_1175_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_reg_621 <= ap_phi_reg_pp0_iter2_downleft_val_V_reg_621;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd0) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_val_V_4_reg_630 <= PixBufVal_val_V_2_fu_264;
        end else if (((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_val_V_4_reg_630 <= select_ln665_2_fu_1115_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pix_val_V_4_reg_630 <= ap_phi_reg_pp0_iter2_pix_val_V_4_reg_630;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd0) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_val_V_reg_640 <= PixBufVal_val_V_fu_256;
        end else if (((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_val_V_reg_640 <= select_ln665_fu_1102_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pix_val_V_reg_640 <= ap_phi_reg_pp0_iter2_pix_val_V_reg_640;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd0) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_650 <= upright_val_V_5_fu_288;
        end else if (((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_650 <= select_ln665_3_fu_1121_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_650 <= ap_phi_reg_pp0_iter2_upleft_val_V_2_reg_650;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd0) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_reg_659 <= upright_val_V_3_fu_280;
        end else if (((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_reg_659 <= select_ln665_5_fu_1134_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_reg_659 <= ap_phi_reg_pp0_iter2_upleft_val_V_reg_659;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd62) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd63) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd31) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd30) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd56) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd60) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd52) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd48) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd24) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd26) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd10) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd8) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_724 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd53) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd55) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd39) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd37) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd11) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd15) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd7) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd3) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd32) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd33) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd1) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd0) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_724 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_724 <= ap_phi_reg_pp0_iter3_en_rgd_V_1_reg_724;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd62) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd63) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd31) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd30) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd11) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd15) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd7) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd3) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd24) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd26) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd10) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd8) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_696 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd53) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd55) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd39) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd37) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd56) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd60) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd52) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd48) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd32) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd33) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd1) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd0) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_696 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_696 <= ap_phi_reg_pp0_iter3_en_rgd_V_2_reg_696;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd62) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd63) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd31) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd30) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd53) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd55) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd39) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd37) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd56) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd60) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd52) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd48) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_668 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd11) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd15) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd7) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd3) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd24) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd26) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd10) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd8) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd32) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd33) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd1) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd0) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_668 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_668 <= ap_phi_reg_pp0_iter3_en_rgd_V_3_reg_668;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd62) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd63) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd31) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd30) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd53) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd55) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd39) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd37) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd11) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd15) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd7) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd3) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_reg_752 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd56) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd60) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd52) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd48) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd24) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd26) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd10) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd8) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (((((enable_V_7_fu_1564_p3 == 6'd32) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)) | ((enable_V_7_fu_1564_p3 == 6'd33) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd1) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) | ((enable_V_7_fu_1564_p3 == 6'd0) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_reg_752 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_en_rgd_V_reg_752 <= ap_phi_reg_pp0_iter3_en_rgd_V_reg_752;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if (((icmp_ln727_reg_2235_pp0_iter4_reg == 1'd0) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_b_1_reg_789 <= zext_ln720_fu_1778_p1;
        end else if (((icmp_ln727_reg_2235_pp0_iter4_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_b_1_reg_789 <= b_fu_1843_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_b_1_reg_789 <= ap_phi_reg_pp0_iter5_b_1_reg_789;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if (((icmp_ln727_reg_2235_pp0_iter4_reg == 1'd0) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_r_1_reg_780 <= zext_ln718_fu_1774_p1;
        end else if (((icmp_ln727_reg_2235_pp0_iter4_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_r_1_reg_780 <= r_fu_1836_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_r_1_reg_780 <= ap_phi_reg_pp0_iter5_r_1_reg_780;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            downright_val_V_1_fu_272 <= p_0_0_01073_222952314_lcssa2351_i;
        end else if ((1'b1 == ap_condition_1633)) begin
            downright_val_V_1_fu_272 <= ap_phi_mux_p_0_0_01073_22295_ph_i_phi_fu_505_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            downright_val_V_2_fu_276 <= p_0_0_01072_222972316_lcssa2353_i;
        end else if ((1'b1 == ap_condition_1622)) begin
            downright_val_V_2_fu_276 <= ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            downright_val_V_3_fu_292 <= p_0_0_0_0_01075_22244_lcssa2278_i;
        end else if (((icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            downright_val_V_3_fu_292 <= ap_phi_mux_p_0_0_0_0_01075_22244_i_phi_fu_560_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            downright_val_V_4_fu_296 <= p_0_1_0_0_01076_22247_lcssa2280_i;
        end else if (((icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            downright_val_V_4_fu_296 <= ap_phi_mux_p_0_1_0_0_01076_22247_i_phi_fu_551_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            downright_val_V_5_fu_300 <= p_0_2_0_0_01077_22250_lcssa2282_i;
        end else if (((icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            downright_val_V_5_fu_300 <= ap_phi_mux_p_0_2_0_0_01077_22250_i_phi_fu_542_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            downright_val_V_fu_268 <= p_0_0_01074_222932312_lcssa2349_i;
        end else if ((1'b1 == ap_condition_1622)) begin
            downright_val_V_fu_268 <= ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_365)) begin
        if ((1'b1 == ap_condition_547)) begin
            p_0_0_01073_22295_ph_i_reg_502 <= {{lineBuffer_val_V_i_q1[19:10]}};
        end else if ((1'b1 == ap_condition_61)) begin
            p_0_0_01073_22295_ph_i_reg_502 <= {{imgG_dout[19:10]}};
        end else if (~(icmp_ln588_reg_2196 == 1'd1)) begin
            p_0_0_01073_22295_ph_i_reg_502 <= ap_phi_reg_pp0_iter1_p_0_0_01073_22295_ph_i_reg_502;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd0) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0))) begin
            pix_val_V_3_reg_566 <= PixBufVal_val_V_1_fu_260;
        end else if (((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0))) begin
            pix_val_V_3_reg_566 <= select_ln665_1_fu_1108_p3;
        end else if (~(icmp_ln588_reg_2196_pp0_iter1_reg == 1'd1)) begin
            pix_val_V_3_reg_566 <= ap_phi_reg_pp0_iter2_pix_val_V_3_reg_566;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            upright_val_V_1_fu_248 <= p_0_1_0_0_010392305_lcssa2339_i;
        end else if ((1'b1 == ap_condition_1633)) begin
            upright_val_V_1_fu_248 <= {{lineBuffer_val_V_1_i_q1[19:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            upright_val_V_2_fu_252 <= p_0_2_0_0_010402307_lcssa2341_i;
        end else if ((1'b1 == ap_condition_1622)) begin
            upright_val_V_2_fu_252 <= PixBufVal_val_V_5_reg_2293;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            upright_val_V_3_fu_280 <= p_0_0_0_0_010752214_lcssa2266_i;
        end else if (((icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            upright_val_V_3_fu_280 <= ap_phi_mux_p_0_0_0_0_010752214_i_phi_fu_606_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            upright_val_V_4_fu_284 <= p_0_1_0_0_010762217_lcssa2268_i;
        end else if (((icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            upright_val_V_4_fu_284 <= ap_phi_mux_p_0_1_0_0_010762217_i_phi_fu_597_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            upright_val_V_5_fu_288 <= p_0_2_0_0_010772220_lcssa2270_i;
        end else if (((icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            upright_val_V_5_fu_288 <= ap_phi_mux_p_0_2_0_0_010772220_i_phi_fu_588_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            upright_val_V_fu_244 <= p_0_0_0_0_010382303_lcssa2337_i;
        end else if ((1'b1 == ap_condition_1622)) begin
            upright_val_V_fu_244 <= PixBufVal_val_V_3_reg_2280;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln588_fu_885_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            x_fu_240 <= x_5_fu_891_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_240 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        PixBufVal_val_V_1_load_reg_2326 <= PixBufVal_val_V_1_fu_260;
        PixBufVal_val_V_2_load_reg_2331 <= PixBufVal_val_V_2_fu_264;
        PixBufVal_val_V_load_reg_2320 <= PixBufVal_val_V_fu_256;
        ap_phi_reg_pp0_iter3_b_1_reg_789 <= ap_phi_reg_pp0_iter2_b_1_reg_789;
        ap_phi_reg_pp0_iter3_en_rgd_V_1_reg_724 <= ap_phi_reg_pp0_iter2_en_rgd_V_1_reg_724;
        ap_phi_reg_pp0_iter3_en_rgd_V_2_reg_696 <= ap_phi_reg_pp0_iter2_en_rgd_V_2_reg_696;
        ap_phi_reg_pp0_iter3_en_rgd_V_3_reg_668 <= ap_phi_reg_pp0_iter2_en_rgd_V_3_reg_668;
        ap_phi_reg_pp0_iter3_en_rgd_V_reg_752 <= ap_phi_reg_pp0_iter2_en_rgd_V_reg_752;
        ap_phi_reg_pp0_iter3_r_1_reg_780 <= ap_phi_reg_pp0_iter2_r_1_reg_780;
        downright_val_V_2_load_reg_2342 <= downright_val_V_2_fu_276;
        downright_val_V_3_load_reg_2364 <= downright_val_V_3_fu_292;
        downright_val_V_4_load_reg_2370 <= downright_val_V_4_fu_296;
        downright_val_V_5_load_reg_2375 <= downright_val_V_5_fu_300;
        downright_val_V_load_reg_2337 <= downright_val_V_fu_268;
        upright_val_V_2_load_reg_2315 <= upright_val_V_2_fu_252;
        upright_val_V_3_load_reg_2347 <= upright_val_V_3_fu_280;
        upright_val_V_4_load_reg_2353 <= upright_val_V_4_fu_284;
        upright_val_V_5_load_reg_2358 <= upright_val_V_5_fu_288;
        upright_val_V_load_reg_2310 <= upright_val_V_fu_244;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        PixBufVal_val_V_1_load_reg_2326_pp0_iter3_reg <= PixBufVal_val_V_1_load_reg_2326;
        PixBufVal_val_V_1_load_reg_2326_pp0_iter4_reg <= PixBufVal_val_V_1_load_reg_2326_pp0_iter3_reg;
        PixBufVal_val_V_2_load_reg_2331_pp0_iter3_reg <= PixBufVal_val_V_2_load_reg_2331;
        PixBufVal_val_V_2_load_reg_2331_pp0_iter4_reg <= PixBufVal_val_V_2_load_reg_2331_pp0_iter3_reg;
        PixBufVal_val_V_load_reg_2320_pp0_iter3_reg <= PixBufVal_val_V_load_reg_2320;
        PixBufVal_val_V_load_reg_2320_pp0_iter4_reg <= PixBufVal_val_V_load_reg_2320_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        downright_val_V_1_load_reg_2250_pp0_iter2_reg <= downright_val_V_1_load_reg_2250;
        downright_val_V_1_load_reg_2250_pp0_iter3_reg <= downright_val_V_1_load_reg_2250_pp0_iter2_reg;
        downright_val_V_1_load_reg_2250_pp0_iter4_reg <= downright_val_V_1_load_reg_2250_pp0_iter3_reg;
        downright_val_V_2_load_reg_2342_pp0_iter3_reg <= downright_val_V_2_load_reg_2342;
        downright_val_V_2_load_reg_2342_pp0_iter4_reg <= downright_val_V_2_load_reg_2342_pp0_iter3_reg;
        downright_val_V_3_load_reg_2364_pp0_iter3_reg <= downright_val_V_3_load_reg_2364;
        downright_val_V_3_load_reg_2364_pp0_iter4_reg <= downright_val_V_3_load_reg_2364_pp0_iter3_reg;
        downright_val_V_4_load_reg_2370_pp0_iter3_reg <= downright_val_V_4_load_reg_2370;
        downright_val_V_4_load_reg_2370_pp0_iter4_reg <= downright_val_V_4_load_reg_2370_pp0_iter3_reg;
        downright_val_V_5_load_reg_2375_pp0_iter3_reg <= downright_val_V_5_load_reg_2375;
        downright_val_V_5_load_reg_2375_pp0_iter4_reg <= downright_val_V_5_load_reg_2375_pp0_iter3_reg;
        downright_val_V_load_reg_2337_pp0_iter3_reg <= downright_val_V_load_reg_2337;
        downright_val_V_load_reg_2337_pp0_iter4_reg <= downright_val_V_load_reg_2337_pp0_iter3_reg;
        icmp_ln588_reg_2196_pp0_iter2_reg <= icmp_ln588_reg_2196_pp0_iter1_reg;
        icmp_ln588_reg_2196_pp0_iter3_reg <= icmp_ln588_reg_2196_pp0_iter2_reg;
        icmp_ln588_reg_2196_pp0_iter4_reg <= icmp_ln588_reg_2196_pp0_iter3_reg;
        icmp_ln727_reg_2235_pp0_iter2_reg <= icmp_ln727_reg_2235_pp0_iter1_reg;
        icmp_ln727_reg_2235_pp0_iter3_reg <= icmp_ln727_reg_2235_pp0_iter2_reg;
        icmp_ln727_reg_2235_pp0_iter4_reg <= icmp_ln727_reg_2235_pp0_iter3_reg;
        pix_val_V_3_reg_566_pp0_iter3_reg <= pix_val_V_3_reg_566;
        pix_val_V_3_reg_566_pp0_iter4_reg <= pix_val_V_3_reg_566_pp0_iter3_reg;
        pix_val_V_3_reg_566_pp0_iter5_reg <= pix_val_V_3_reg_566_pp0_iter4_reg;
        pix_val_V_4_reg_630_pp0_iter4_reg <= pix_val_V_4_reg_630;
        pix_val_V_reg_640_pp0_iter4_reg <= pix_val_V_reg_640;
        tmp_11_reg_2239_pp0_iter2_reg <= tmp_11_reg_2239_pp0_iter1_reg;
        tmp_11_reg_2239_pp0_iter3_reg <= tmp_11_reg_2239_pp0_iter2_reg;
        tmp_11_reg_2239_pp0_iter4_reg <= tmp_11_reg_2239_pp0_iter3_reg;
        tmp_11_reg_2239_pp0_iter5_reg <= tmp_11_reg_2239_pp0_iter4_reg;
        upright_val_V_1_load_reg_2243_pp0_iter2_reg <= upright_val_V_1_load_reg_2243;
        upright_val_V_1_load_reg_2243_pp0_iter3_reg <= upright_val_V_1_load_reg_2243_pp0_iter2_reg;
        upright_val_V_1_load_reg_2243_pp0_iter4_reg <= upright_val_V_1_load_reg_2243_pp0_iter3_reg;
        upright_val_V_2_load_reg_2315_pp0_iter3_reg <= upright_val_V_2_load_reg_2315;
        upright_val_V_2_load_reg_2315_pp0_iter4_reg <= upright_val_V_2_load_reg_2315_pp0_iter3_reg;
        upright_val_V_3_load_reg_2347_pp0_iter3_reg <= upright_val_V_3_load_reg_2347;
        upright_val_V_3_load_reg_2347_pp0_iter4_reg <= upright_val_V_3_load_reg_2347_pp0_iter3_reg;
        upright_val_V_4_load_reg_2353_pp0_iter3_reg <= upright_val_V_4_load_reg_2353;
        upright_val_V_4_load_reg_2353_pp0_iter4_reg <= upright_val_V_4_load_reg_2353_pp0_iter3_reg;
        upright_val_V_5_load_reg_2358_pp0_iter3_reg <= upright_val_V_5_load_reg_2358;
        upright_val_V_5_load_reg_2358_pp0_iter4_reg <= upright_val_V_5_load_reg_2358_pp0_iter3_reg;
        upright_val_V_load_reg_2310_pp0_iter3_reg <= upright_val_V_load_reg_2310;
        upright_val_V_load_reg_2310_pp0_iter4_reg <= upright_val_V_load_reg_2310_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln598_reg_2200 == 1'd1) & (icmp_ln588_reg_2196 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        PixBufVal_val_V_3_reg_2280 <= PixBufVal_val_V_3_fu_997_p1;
        PixBufVal_val_V_4_reg_2287 <= {{lineBuffer_val_V_1_i_q1[19:10]}};
        PixBufVal_val_V_5_reg_2293 <= {{lineBuffer_val_V_1_i_q1[29:20]}};
        PixBufVal_val_V_6_reg_2257 <= PixBufVal_val_V_6_fu_972_p1;
        PixBufVal_val_V_7_reg_2265 <= {{lineBuffer_val_V_i_q1[19:10]}};
        PixBufVal_val_V_8_reg_2272 <= {{lineBuffer_val_V_i_q1[29:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln727_reg_2235_pp0_iter1_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0))) begin
        agdiff_V_1_reg_2428 <= agdiff_V_1_fu_1338_p3;
        agdiff_V_2_reg_2440 <= agdiff_V_2_fu_1374_p3;
        agdiff_V_3_reg_2452 <= agdiff_V_3_fu_1410_p3;
        agdiff_V_reg_2416 <= agdiff_V_fu_1302_p3;
        zext_ln1496_1_reg_2411[9 : 0] <= zext_ln1496_1_fu_1274_p1[9 : 0];
        zext_ln1496_2_reg_2423[9 : 0] <= zext_ln1496_2_fu_1310_p1[9 : 0];
        zext_ln1496_3_reg_2435[9 : 0] <= zext_ln1496_3_fu_1346_p1[9 : 0];
        zext_ln1496_4_reg_2447[9 : 0] <= zext_ln1496_4_fu_1382_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp160_i_reg_2216_pp0_iter1_reg <= cmp160_i_reg_2216;
        icmp_ln588_reg_2196 <= icmp_ln588_fu_885_p2;
        icmp_ln588_reg_2196_pp0_iter1_reg <= icmp_ln588_reg_2196;
        icmp_ln598_reg_2200_pp0_iter1_reg <= icmp_ln598_reg_2200;
        icmp_ln727_reg_2235_pp0_iter1_reg <= icmp_ln727_reg_2235;
        lineBuffer_val_V_1_i_addr_reg_2204_pp0_iter1_reg <= lineBuffer_val_V_1_i_addr_reg_2204;
        tmp_11_reg_2239_pp0_iter1_reg <= tmp_11_reg_2239;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_b_1_reg_789 <= ap_phi_reg_pp0_iter0_b_1_reg_789;
        ap_phi_reg_pp0_iter1_downleft_val_V_2_reg_612 <= ap_phi_reg_pp0_iter0_downleft_val_V_2_reg_612;
        ap_phi_reg_pp0_iter1_downleft_val_V_reg_621 <= ap_phi_reg_pp0_iter0_downleft_val_V_reg_621;
        ap_phi_reg_pp0_iter1_en_rgd_V_1_reg_724 <= ap_phi_reg_pp0_iter0_en_rgd_V_1_reg_724;
        ap_phi_reg_pp0_iter1_en_rgd_V_2_reg_696 <= ap_phi_reg_pp0_iter0_en_rgd_V_2_reg_696;
        ap_phi_reg_pp0_iter1_en_rgd_V_3_reg_668 <= ap_phi_reg_pp0_iter0_en_rgd_V_3_reg_668;
        ap_phi_reg_pp0_iter1_en_rgd_V_reg_752 <= ap_phi_reg_pp0_iter0_en_rgd_V_reg_752;
        ap_phi_reg_pp0_iter1_p_0_0_01072_22297_ph_i_reg_512 <= ap_phi_reg_pp0_iter0_p_0_0_01072_22297_ph_i_reg_512;
        ap_phi_reg_pp0_iter1_p_0_0_01074_22293_ph_i_reg_521 <= ap_phi_reg_pp0_iter0_p_0_0_01074_22293_ph_i_reg_521;
        ap_phi_reg_pp0_iter1_pix_val_V_4_reg_630 <= ap_phi_reg_pp0_iter0_pix_val_V_4_reg_630;
        ap_phi_reg_pp0_iter1_pix_val_V_reg_640 <= ap_phi_reg_pp0_iter0_pix_val_V_reg_640;
        ap_phi_reg_pp0_iter1_r_1_reg_780 <= ap_phi_reg_pp0_iter0_r_1_reg_780;
        ap_phi_reg_pp0_iter1_upleft_val_V_2_reg_650 <= ap_phi_reg_pp0_iter0_upleft_val_V_2_reg_650;
        ap_phi_reg_pp0_iter1_upleft_val_V_reg_659 <= ap_phi_reg_pp0_iter0_upleft_val_V_reg_659;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_b_1_reg_789 <= ap_phi_reg_pp0_iter1_b_1_reg_789;
        ap_phi_reg_pp0_iter2_downleft_val_V_2_reg_612 <= ap_phi_reg_pp0_iter1_downleft_val_V_2_reg_612;
        ap_phi_reg_pp0_iter2_downleft_val_V_reg_621 <= ap_phi_reg_pp0_iter1_downleft_val_V_reg_621;
        ap_phi_reg_pp0_iter2_en_rgd_V_1_reg_724 <= ap_phi_reg_pp0_iter1_en_rgd_V_1_reg_724;
        ap_phi_reg_pp0_iter2_en_rgd_V_2_reg_696 <= ap_phi_reg_pp0_iter1_en_rgd_V_2_reg_696;
        ap_phi_reg_pp0_iter2_en_rgd_V_3_reg_668 <= ap_phi_reg_pp0_iter1_en_rgd_V_3_reg_668;
        ap_phi_reg_pp0_iter2_en_rgd_V_reg_752 <= ap_phi_reg_pp0_iter1_en_rgd_V_reg_752;
        ap_phi_reg_pp0_iter2_pix_val_V_4_reg_630 <= ap_phi_reg_pp0_iter1_pix_val_V_4_reg_630;
        ap_phi_reg_pp0_iter2_pix_val_V_reg_640 <= ap_phi_reg_pp0_iter1_pix_val_V_reg_640;
        ap_phi_reg_pp0_iter2_r_1_reg_780 <= ap_phi_reg_pp0_iter1_r_1_reg_780;
        ap_phi_reg_pp0_iter2_upleft_val_V_2_reg_650 <= ap_phi_reg_pp0_iter1_upleft_val_V_2_reg_650;
        ap_phi_reg_pp0_iter2_upleft_val_V_reg_659 <= ap_phi_reg_pp0_iter1_upleft_val_V_reg_659;
        downright_val_V_1_load_reg_2250 <= downright_val_V_1_fu_272;
        upright_val_V_1_load_reg_2243 <= upright_val_V_1_fu_248;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_b_1_reg_789 <= ap_phi_reg_pp0_iter3_b_1_reg_789;
        ap_phi_reg_pp0_iter4_r_1_reg_780 <= ap_phi_reg_pp0_iter3_r_1_reg_780;
        pix_val_V_4_reg_630 <= ap_phi_reg_pp0_iter3_pix_val_V_4_reg_630;
        pix_val_V_reg_640 <= ap_phi_reg_pp0_iter3_pix_val_V_reg_640;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_b_1_reg_789 <= ap_phi_reg_pp0_iter4_b_1_reg_789;
        ap_phi_reg_pp0_iter5_r_1_reg_780 <= ap_phi_reg_pp0_iter4_r_1_reg_780;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln588_fu_885_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln598_fu_913_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp160_i_reg_2216 <= cmp160_i_fu_919_p2;
        lineBuffer_val_V_i_addr_reg_2210 <= zext_ln588_1_fu_897_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln727_reg_2235_pp0_iter2_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter2_reg == 1'd0))) begin
        enable_V_7_reg_2459 <= enable_V_7_fu_1564_p3;
        ret_V_21_reg_2463 <= ret_V_21_fu_1599_p2;
        ret_V_22_reg_2468 <= ret_V_22_fu_1619_p2;
        ret_V_23_reg_2473 <= ret_V_23_fu_1639_p2;
        ret_V_25_reg_2478 <= ret_V_25_fu_1659_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln588_fu_885_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln598_reg_2200 <= icmp_ln598_fu_913_p2;
        icmp_ln727_reg_2235 <= icmp_ln727_fu_941_p2;
        lineBuffer_val_V_1_i_addr_reg_2204 <= zext_ln588_1_fu_897_p1;
        tmp_11_reg_2239 <= or_ln788_fu_947_p2[32'd11];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln727_reg_2235_pp0_iter3_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter3_reg == 1'd0))) begin
        ret_V_20_reg_2483 <= ret_V_20_fu_1752_p2;
        trunc_ln1513_1_i_reg_2489 <= {{sub_ln1513_fu_1758_p2[12:1]}};
    end
end

always @ (*) begin
    if (((icmp_ln588_fu_885_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_downleft_val_V_1_phi_fu_533_p4 = downright_val_V_4_fu_296;
        end else if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_downleft_val_V_1_phi_fu_533_p4 = select_ln665_10_fu_1167_p3;
        end else begin
            ap_phi_mux_downleft_val_V_1_phi_fu_533_p4 = ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_530;
        end
    end else begin
        ap_phi_mux_downleft_val_V_1_phi_fu_533_p4 = ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_530;
    end
end

always @ (*) begin
    if ((~(enable_V_7_reg_2459 == 6'd33) & ~(enable_V_7_reg_2459 == 6'd32) & ~(enable_V_7_reg_2459 == 6'd1) & ~(enable_V_7_reg_2459 == 6'd0) & ~(enable_V_7_reg_2459 == 6'd26) & ~(enable_V_7_reg_2459 == 6'd24) & ~(enable_V_7_reg_2459 == 6'd10) & ~(enable_V_7_reg_2459 == 6'd8) & ~(enable_V_7_reg_2459 == 6'd60) & ~(enable_V_7_reg_2459 == 6'd56) & ~(enable_V_7_reg_2459 == 6'd52) & ~(enable_V_7_reg_2459 == 6'd48) & ~(enable_V_7_reg_2459 == 6'd15) & ~(enable_V_7_reg_2459 == 6'd11) & ~(enable_V_7_reg_2459 == 6'd7) & ~(enable_V_7_reg_2459 == 6'd3) & ~(enable_V_7_reg_2459 == 6'd55) & ~(enable_V_7_reg_2459 == 6'd53) & ~(enable_V_7_reg_2459 == 6'd39) & ~(enable_V_7_reg_2459 == 6'd37) & ~(enable_V_7_reg_2459 == 6'd63) & ~(enable_V_7_reg_2459 == 6'd62) & ~(enable_V_7_reg_2459 == 6'd31) & ~(enable_V_7_reg_2459 == 6'd30) & (icmp_ln727_reg_2235_pp0_iter3_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter3_reg == 1'd0))) begin
        ap_phi_mux_en_rgd_V_1_phi_fu_729_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_1_phi_fu_729_p14 = ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_724;
    end
end

always @ (*) begin
    if ((~(enable_V_7_reg_2459 == 6'd33) & ~(enable_V_7_reg_2459 == 6'd32) & ~(enable_V_7_reg_2459 == 6'd1) & ~(enable_V_7_reg_2459 == 6'd0) & ~(enable_V_7_reg_2459 == 6'd26) & ~(enable_V_7_reg_2459 == 6'd24) & ~(enable_V_7_reg_2459 == 6'd10) & ~(enable_V_7_reg_2459 == 6'd8) & ~(enable_V_7_reg_2459 == 6'd60) & ~(enable_V_7_reg_2459 == 6'd56) & ~(enable_V_7_reg_2459 == 6'd52) & ~(enable_V_7_reg_2459 == 6'd48) & ~(enable_V_7_reg_2459 == 6'd15) & ~(enable_V_7_reg_2459 == 6'd11) & ~(enable_V_7_reg_2459 == 6'd7) & ~(enable_V_7_reg_2459 == 6'd3) & ~(enable_V_7_reg_2459 == 6'd55) & ~(enable_V_7_reg_2459 == 6'd53) & ~(enable_V_7_reg_2459 == 6'd39) & ~(enable_V_7_reg_2459 == 6'd37) & ~(enable_V_7_reg_2459 == 6'd63) & ~(enable_V_7_reg_2459 == 6'd62) & ~(enable_V_7_reg_2459 == 6'd31) & ~(enable_V_7_reg_2459 == 6'd30) & (icmp_ln727_reg_2235_pp0_iter3_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter3_reg == 1'd0))) begin
        ap_phi_mux_en_rgd_V_2_phi_fu_701_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_2_phi_fu_701_p14 = ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_696;
    end
end

always @ (*) begin
    if ((~(enable_V_7_reg_2459 == 6'd33) & ~(enable_V_7_reg_2459 == 6'd32) & ~(enable_V_7_reg_2459 == 6'd1) & ~(enable_V_7_reg_2459 == 6'd0) & ~(enable_V_7_reg_2459 == 6'd26) & ~(enable_V_7_reg_2459 == 6'd24) & ~(enable_V_7_reg_2459 == 6'd10) & ~(enable_V_7_reg_2459 == 6'd8) & ~(enable_V_7_reg_2459 == 6'd60) & ~(enable_V_7_reg_2459 == 6'd56) & ~(enable_V_7_reg_2459 == 6'd52) & ~(enable_V_7_reg_2459 == 6'd48) & ~(enable_V_7_reg_2459 == 6'd15) & ~(enable_V_7_reg_2459 == 6'd11) & ~(enable_V_7_reg_2459 == 6'd7) & ~(enable_V_7_reg_2459 == 6'd3) & ~(enable_V_7_reg_2459 == 6'd55) & ~(enable_V_7_reg_2459 == 6'd53) & ~(enable_V_7_reg_2459 == 6'd39) & ~(enable_V_7_reg_2459 == 6'd37) & ~(enable_V_7_reg_2459 == 6'd63) & ~(enable_V_7_reg_2459 == 6'd62) & ~(enable_V_7_reg_2459 == 6'd31) & ~(enable_V_7_reg_2459 == 6'd30) & (icmp_ln727_reg_2235_pp0_iter3_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter3_reg == 1'd0))) begin
        ap_phi_mux_en_rgd_V_3_phi_fu_673_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_3_phi_fu_673_p14 = ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_668;
    end
end

always @ (*) begin
    if ((~(enable_V_7_reg_2459 == 6'd33) & ~(enable_V_7_reg_2459 == 6'd32) & ~(enable_V_7_reg_2459 == 6'd1) & ~(enable_V_7_reg_2459 == 6'd0) & ~(enable_V_7_reg_2459 == 6'd26) & ~(enable_V_7_reg_2459 == 6'd24) & ~(enable_V_7_reg_2459 == 6'd10) & ~(enable_V_7_reg_2459 == 6'd8) & ~(enable_V_7_reg_2459 == 6'd60) & ~(enable_V_7_reg_2459 == 6'd56) & ~(enable_V_7_reg_2459 == 6'd52) & ~(enable_V_7_reg_2459 == 6'd48) & ~(enable_V_7_reg_2459 == 6'd15) & ~(enable_V_7_reg_2459 == 6'd11) & ~(enable_V_7_reg_2459 == 6'd7) & ~(enable_V_7_reg_2459 == 6'd3) & ~(enable_V_7_reg_2459 == 6'd55) & ~(enable_V_7_reg_2459 == 6'd53) & ~(enable_V_7_reg_2459 == 6'd39) & ~(enable_V_7_reg_2459 == 6'd37) & ~(enable_V_7_reg_2459 == 6'd63) & ~(enable_V_7_reg_2459 == 6'd62) & ~(enable_V_7_reg_2459 == 6'd31) & ~(enable_V_7_reg_2459 == 6'd30) & (icmp_ln727_reg_2235_pp0_iter3_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter3_reg == 1'd0))) begin
        ap_phi_mux_en_rgd_V_phi_fu_757_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_phi_fu_757_p14 = ap_phi_reg_pp0_iter4_en_rgd_V_reg_752;
    end
end

always @ (*) begin
    if (((icmp_ln598_reg_2200 == 1'd1) & (icmp_ln588_reg_2196 == 1'd0))) begin
        if ((cmp58_i_read_reg_2185 == 1'd0)) begin
            ap_phi_mux_p_0_0_01073_22295_ph_i_phi_fu_505_p4 = {{lineBuffer_val_V_i_q1[19:10]}};
        end else if ((cmp58_i == 1'd1)) begin
            ap_phi_mux_p_0_0_01073_22295_ph_i_phi_fu_505_p4 = {{imgG_dout[19:10]}};
        end else begin
            ap_phi_mux_p_0_0_01073_22295_ph_i_phi_fu_505_p4 = ap_phi_reg_pp0_iter1_p_0_0_01073_22295_ph_i_reg_502;
        end
    end else begin
        ap_phi_mux_p_0_0_01073_22295_ph_i_phi_fu_505_p4 = ap_phi_reg_pp0_iter1_p_0_0_01073_22295_ph_i_reg_502;
    end
end

always @ (*) begin
    if ((icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_0_0_010752214_i_phi_fu_606_p4 = upright_val_V_fu_244;
        end else if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_0_0_010752214_i_phi_fu_606_p4 = select_ln665_8_fu_1153_p3;
        end else begin
            ap_phi_mux_p_0_0_0_0_010752214_i_phi_fu_606_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_0_010752214_i_reg_603;
        end
    end else begin
        ap_phi_mux_p_0_0_0_0_010752214_i_phi_fu_606_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_0_010752214_i_reg_603;
    end
end

always @ (*) begin
    if ((icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_0_0_01075_22244_i_phi_fu_560_p4 = downright_val_V_fu_268;
        end else if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_0_0_01075_22244_i_phi_fu_560_p4 = select_ln665_14_fu_1197_p3;
        end else begin
            ap_phi_mux_p_0_0_0_0_01075_22244_i_phi_fu_560_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_0_01075_22244_i_reg_557;
        end
    end else begin
        ap_phi_mux_p_0_0_0_0_01075_22244_i_phi_fu_560_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_0_01075_22244_i_reg_557;
    end
end

always @ (*) begin
    if ((icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_1_0_0_010762217_i_phi_fu_597_p4 = upright_val_V_1_load_reg_2243;
        end else if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_1_0_0_010762217_i_phi_fu_597_p4 = select_ln665_7_fu_1147_p3;
        end else begin
            ap_phi_mux_p_0_1_0_0_010762217_i_phi_fu_597_p4 = ap_phi_reg_pp0_iter2_p_0_1_0_0_010762217_i_reg_594;
        end
    end else begin
        ap_phi_mux_p_0_1_0_0_010762217_i_phi_fu_597_p4 = ap_phi_reg_pp0_iter2_p_0_1_0_0_010762217_i_reg_594;
    end
end

always @ (*) begin
    if ((icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_1_0_0_01076_22247_i_phi_fu_551_p4 = downright_val_V_1_load_reg_2250;
        end else if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_1_0_0_01076_22247_i_phi_fu_551_p4 = select_ln665_13_fu_1190_p3;
        end else begin
            ap_phi_mux_p_0_1_0_0_01076_22247_i_phi_fu_551_p4 = ap_phi_reg_pp0_iter2_p_0_1_0_0_01076_22247_i_reg_548;
        end
    end else begin
        ap_phi_mux_p_0_1_0_0_01076_22247_i_phi_fu_551_p4 = ap_phi_reg_pp0_iter2_p_0_1_0_0_01076_22247_i_reg_548;
    end
end

always @ (*) begin
    if ((icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_2_0_0_010772220_i_phi_fu_588_p4 = upright_val_V_2_fu_252;
        end else if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_2_0_0_010772220_i_phi_fu_588_p4 = select_ln665_6_fu_1140_p3;
        end else begin
            ap_phi_mux_p_0_2_0_0_010772220_i_phi_fu_588_p4 = ap_phi_reg_pp0_iter2_p_0_2_0_0_010772220_i_reg_585;
        end
    end else begin
        ap_phi_mux_p_0_2_0_0_010772220_i_phi_fu_588_p4 = ap_phi_reg_pp0_iter2_p_0_2_0_0_010772220_i_reg_585;
    end
end

always @ (*) begin
    if ((icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_2_0_0_01077_22250_i_phi_fu_542_p4 = downright_val_V_2_fu_276;
        end else if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_2_0_0_01077_22250_i_phi_fu_542_p4 = select_ln665_12_fu_1182_p3;
        end else begin
            ap_phi_mux_p_0_2_0_0_01077_22250_i_phi_fu_542_p4 = ap_phi_reg_pp0_iter2_p_0_2_0_0_01077_22250_i_reg_539;
        end
    end else begin
        ap_phi_mux_p_0_2_0_0_01077_22250_i_phi_fu_542_p4 = ap_phi_reg_pp0_iter2_p_0_2_0_0_01077_22250_i_reg_539;
    end
end

always @ (*) begin
    if ((icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pix_val_V_3_phi_fu_569_p4 = PixBufVal_val_V_1_fu_260;
        end else if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pix_val_V_3_phi_fu_569_p4 = select_ln665_1_fu_1108_p3;
        end else begin
            ap_phi_mux_pix_val_V_3_phi_fu_569_p4 = ap_phi_reg_pp0_iter2_pix_val_V_3_reg_566;
        end
    end else begin
        ap_phi_mux_pix_val_V_3_phi_fu_569_p4 = ap_phi_reg_pp0_iter2_pix_val_V_3_reg_566;
    end
end

always @ (*) begin
    if ((icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_upleft_val_V_1_phi_fu_579_p4 = upright_val_V_4_fu_284;
        end else if ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_upleft_val_V_1_phi_fu_579_p4 = select_ln665_4_fu_1127_p3;
        end else begin
            ap_phi_mux_upleft_val_V_1_phi_fu_579_p4 = ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_576;
        end
    end else begin
        ap_phi_mux_upleft_val_V_1_phi_fu_579_p4 = ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_576;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_z = 11'd0;
    end else begin
        ap_sig_allocacmp_z = x_fu_240;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op103_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgG_blk_n = imgG_empty_n;
    end else begin
        imgG_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op103_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgG_read = 1'b1;
    end else begin
        imgG_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_11_reg_2239_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        imgRB_blk_n = imgRB_full_n;
    end else begin
        imgRB_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_11_reg_2239_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        imgRB_write = 1'b1;
    end else begin
        imgRB_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_val_V_1_i_ce0 = 1'b1;
    end else begin
        lineBuffer_val_V_1_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_1_i_ce1 = 1'b1;
    end else begin
        lineBuffer_val_V_1_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_val_V_1_i_we0 = 1'b1;
    end else begin
        lineBuffer_val_V_1_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_i_ce0 = 1'b1;
    end else begin
        lineBuffer_val_V_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_i_ce1 = 1'b1;
    end else begin
        lineBuffer_val_V_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp58_i == 1'd1) & (icmp_ln598_reg_2200 == 1'd1) & (icmp_ln588_reg_2196 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_i_we0 = 1'b1;
    end else begin
        lineBuffer_val_V_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd1))) begin
        p_0_0_01072_222972317_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_01072_222972317_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd1))) begin
        p_0_0_01073_222952315_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_01073_222952315_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd1))) begin
        p_0_0_01074_222932313_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_01074_222932313_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd1))) begin
        p_0_0_0_0_010382304_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_010382304_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd1))) begin
        p_0_0_0_0_010752213_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_010752213_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd1))) begin
        p_0_0_0_0_01075_22243_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_01075_22243_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd1))) begin
        p_0_1_0_0_010392306_i_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_010392306_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd1))) begin
        p_0_1_0_0_010762216_i_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_010762216_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd1))) begin
        p_0_1_0_0_01076_22246_i_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_01076_22246_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd1))) begin
        p_0_2_0_0_010402308_i_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_010402308_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd1))) begin
        p_0_2_0_0_010772219_i_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_010772219_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd1))) begin
        p_0_2_0_0_01077_22249_i_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_01077_22249_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd1))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd1))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln588_reg_2196_pp0_iter4_reg == 1'd1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign CV_fu_1830_p2 = (zext_ln1496_9_fu_1826_p1 - select_ln1513_fu_1818_p3);

assign PixBufVal_val_V_10_fu_1211_p3 = ((cmp202_i[0:0] == 1'b1) ? PixBufVal_val_V_7_reg_2265 : p_0_0_01073_22295_ph_i_reg_502);

assign PixBufVal_val_V_11_fu_1205_p3 = ((cmp202_i[0:0] == 1'b1) ? PixBufVal_val_V_8_reg_2272 : ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512);

assign PixBufVal_val_V_3_fu_997_p1 = lineBuffer_val_V_1_i_q1[9:0];

assign PixBufVal_val_V_6_fu_972_p1 = lineBuffer_val_V_i_q1[9:0];

assign PixBufVal_val_V_9_fu_1217_p3 = ((cmp202_i[0:0] == 1'b1) ? PixBufVal_val_V_6_reg_2257 : ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521);

assign add_ln1495_fu_1742_p2 = ($signed(sext_ln1495_1_fu_1721_p1) + $signed(sext_ln1495_2_fu_1738_p1));

assign agdiff_V_1_fu_1338_p3 = ((tmp_3_fu_1330_p3[0:0] == 1'b1) ? sub_ln61_1_fu_1324_p2 : trunc_ln61_1_fu_1320_p1);

assign agdiff_V_2_fu_1374_p3 = ((tmp_4_fu_1366_p3[0:0] == 1'b1) ? sub_ln61_2_fu_1360_p2 : trunc_ln61_2_fu_1356_p1);

assign agdiff_V_3_fu_1410_p3 = ((tmp_5_fu_1402_p3[0:0] == 1'b1) ? sub_ln61_3_fu_1396_p2 : trunc_ln61_3_fu_1392_p1);

assign agdiff_V_fu_1302_p3 = ((tmp_2_fu_1294_p3[0:0] == 1'b1) ? sub_ln61_fu_1288_p2 : trunc_ln61_fu_1284_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((tmp_11_reg_2239_pp0_iter5_reg == 1'd0) & (imgRB_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_predicate_op103_read_state2 == 1'b1) & (imgG_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_11_reg_2239_pp0_iter5_reg == 1'd0) & (imgRB_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_predicate_op103_read_state2 == 1'b1) & (imgG_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_11_reg_2239_pp0_iter5_reg == 1'd0) & (imgRB_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_predicate_op103_read_state2 == 1'b1) & (imgG_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op103_read_state2 == 1'b1) & (imgG_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6 = ((tmp_11_reg_2239_pp0_iter5_reg == 1'd0) & (imgRB_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_1622 = ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1633 = ((icmp_ln598_reg_2200 == 1'd1) & (icmp_ln588_reg_2196 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_365 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_547 = ((cmp58_i_read_reg_2185 == 1'd0) & (icmp_ln598_reg_2200 == 1'd1) & (icmp_ln588_reg_2196 == 1'd0));
end

always @ (*) begin
    ap_condition_61 = ((cmp58_i == 1'd1) & (icmp_ln598_reg_2200 == 1'd1) & (icmp_ln588_reg_2196 == 1'd0));
end

always @ (*) begin
    ap_enable_operation_107 = (ap_predicate_op107_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_150 = (ap_predicate_op150_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_81 = (ap_predicate_op81_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_82 = (ap_predicate_op82_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_94 = (ap_predicate_op94_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_98 = (ap_predicate_op98_load_state2 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_b_1_reg_789 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_val_V_2_reg_612 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_val_V_reg_621 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_V_1_reg_724 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_V_2_reg_696 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_V_3_reg_668 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_V_reg_752 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_01072_22297_ph_i_reg_512 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_01074_22293_ph_i_reg_521 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_4_reg_630 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_reg_640 = 'bx;

assign ap_phi_reg_pp0_iter0_r_1_reg_780 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_val_V_2_reg_650 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_val_V_reg_659 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0_0_01073_22295_ph_i_reg_502 = 'bx;

assign ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_530 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_0_010752214_i_reg_603 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_0_01075_22244_i_reg_557 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_1_0_0_010762217_i_reg_594 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_1_0_0_01076_22247_i_reg_548 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_2_0_0_010772220_i_reg_585 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_2_0_0_01077_22250_i_reg_539 = 'bx;

assign ap_phi_reg_pp0_iter2_pix_val_V_3_reg_566 = 'bx;

assign ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_576 = 'bx;

always @ (*) begin
    ap_predicate_op103_read_state2 = ((cmp58_i == 1'd1) & (icmp_ln598_reg_2200 == 1'd1) & (icmp_ln588_reg_2196 == 1'd0));
end

always @ (*) begin
    ap_predicate_op107_store_state2 = ((cmp58_i == 1'd1) & (icmp_ln598_reg_2200 == 1'd1) & (icmp_ln588_reg_2196 == 1'd0));
end

always @ (*) begin
    ap_predicate_op150_store_state3 = ((icmp_ln598_reg_2200_pp0_iter1_reg == 1'd1) & (icmp_ln588_reg_2196_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op81_load_state1 = ((icmp_ln588_fu_885_p2 == 1'd0) & (icmp_ln598_fu_913_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op82_load_state1 = ((icmp_ln588_fu_885_p2 == 1'd0) & (icmp_ln598_fu_913_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op94_load_state2 = ((icmp_ln598_reg_2200 == 1'd1) & (icmp_ln588_reg_2196 == 1'd0));
end

always @ (*) begin
    ap_predicate_op98_load_state2 = ((icmp_ln598_reg_2200 == 1'd1) & (icmp_ln588_reg_2196 == 1'd0));
end

assign b_fu_1843_p0 = red_i;

assign b_fu_1843_p3 = ((b_fu_1843_p0[0:0] == 1'b1) ? CV_fu_1830_p2 : zext_ln743_fu_1793_p1);

assign cmp160_i_fu_919_p2 = ((ap_sig_allocacmp_z == 11'd0) ? 1'b1 : 1'b0);

assign cmp58_i_read_reg_2185 = cmp58_i;

assign enable_V_1_fu_1468_p3 = ((icmp_ln1027_fu_1456_p2[0:0] == 1'b1) ? or_ln_i_fu_1460_p3 : zext_ln724_fu_1452_p1);

assign enable_V_2_fu_1484_p3 = {{1'd1}, {enable_V_1_fu_1468_p3}};

assign enable_V_3_fu_1492_p3 = ((icmp_ln1027_2_fu_1480_p2[0:0] == 1'b1) ? enable_V_2_fu_1484_p3 : zext_ln724_1_fu_1476_p1);

assign enable_V_4_fu_1516_p3 = ((icmp_ln1027_3_fu_1504_p2[0:0] == 1'b1) ? or_ln858_2_i_fu_1508_p3 : zext_ln724_2_fu_1500_p1);

assign enable_V_5_fu_1532_p3 = {{1'd1}, {enable_V_4_fu_1516_p3}};

assign enable_V_6_fu_1540_p3 = ((icmp_ln1027_4_fu_1528_p2[0:0] == 1'b1) ? enable_V_5_fu_1532_p3 : zext_ln724_3_fu_1524_p1);

assign enable_V_7_fu_1564_p3 = ((icmp_ln1027_5_fu_1552_p2[0:0] == 1'b1) ? or_ln858_4_i_fu_1556_p3 : zext_ln724_4_fu_1548_p1);

assign enable_V_fu_1448_p2 = ((agdiff_V_reg_2416 < agdiff_V_1_reg_2428) ? 1'b1 : 1'b0);

assign icmp_ln1027_2_fu_1480_p2 = ((agdiff_V_reg_2416 < agdiff_V_3_reg_2452) ? 1'b1 : 1'b0);

assign icmp_ln1027_3_fu_1504_p2 = ((agdiff_V_1_reg_2428 < agdiff_V_2_reg_2440) ? 1'b1 : 1'b0);

assign icmp_ln1027_4_fu_1528_p2 = ((agdiff_V_1_reg_2428 < agdiff_V_3_reg_2452) ? 1'b1 : 1'b0);

assign icmp_ln1027_5_fu_1552_p2 = ((agdiff_V_2_reg_2440 < agdiff_V_3_reg_2452) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_1456_p2 = ((agdiff_V_reg_2416 < agdiff_V_2_reg_2440) ? 1'b1 : 1'b0);

assign icmp_ln588_fu_885_p2 = ((ap_sig_allocacmp_z == add_ln585_i) ? 1'b1 : 1'b0);

assign icmp_ln598_fu_913_p2 = ((ap_sig_allocacmp_z < trunc_ln) ? 1'b1 : 1'b0);

assign icmp_ln727_fu_941_p2 = ((xor_i == zext_ln727_fu_937_p1) ? 1'b1 : 1'b0);

assign icmp_ln782_fu_1868_p2 = ((tmp_8_fu_1858_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln784_fu_1924_p2 = ((tmp_10_fu_1914_p4 == 2'd1) ? 1'b1 : 1'b0);

assign imgRB_din = {{{select_ln214_3_fu_1954_p3}, {pix_val_V_3_reg_566_pp0_iter5_reg}}, {select_ln214_1_fu_1898_p3}};

assign lhs_V_3_fu_1698_p2 = ($signed(sext_ln1494_1_fu_1694_p1) + $signed(sext_ln1494_fu_1677_p1));

assign lineBuffer_val_V_1_i_address0 = lineBuffer_val_V_1_i_addr_reg_2204_pp0_iter1_reg;

assign lineBuffer_val_V_1_i_address1 = zext_ln588_1_fu_897_p1;

assign lineBuffer_val_V_1_i_d0 = {{{PixBufVal_val_V_11_fu_1205_p3}, {PixBufVal_val_V_10_fu_1211_p3}}, {PixBufVal_val_V_9_fu_1217_p3}};

assign lineBuffer_val_V_i_address0 = lineBuffer_val_V_i_addr_reg_2210;

assign lineBuffer_val_V_i_address1 = zext_ln588_1_fu_897_p1;

assign lineBuffer_val_V_i_d0 = imgG_dout;

assign or_ln214_1_fu_1948_p2 = (tmp_9_fu_1906_p3 | icmp_ln784_fu_1924_p2);

assign or_ln214_fu_1892_p2 = (tmp_7_fu_1850_p3 | icmp_ln782_fu_1868_p2);

assign or_ln788_fu_947_p2 = (out_y_i | out_x_fu_907_p2);

assign or_ln858_2_i_fu_1508_p3 = {{1'd1}, {enable_V_3_fu_1492_p3}};

assign or_ln858_4_i_fu_1556_p3 = {{1'd1}, {enable_V_6_fu_1540_p3}};

assign or_ln_i_fu_1460_p3 = {{1'd1}, {enable_V_fu_1448_p2}};

assign out_x_fu_907_p2 = ($signed(zext_ln588_fu_881_p1) + $signed(12'd4095));

assign p_0_0_01072_222972317_i_out = downright_val_V_2_load_reg_2342_pp0_iter4_reg;

assign p_0_0_01073_222952315_i_out = downright_val_V_1_load_reg_2250_pp0_iter4_reg;

assign p_0_0_01074_222932313_i_out = downright_val_V_load_reg_2337_pp0_iter4_reg;

assign p_0_0_0_0_010382304_i_out = upright_val_V_load_reg_2310_pp0_iter4_reg;

assign p_0_0_0_0_010752213_i_out = upright_val_V_3_load_reg_2347_pp0_iter4_reg;

assign p_0_0_0_0_01075_22243_i_out = downright_val_V_3_load_reg_2364_pp0_iter4_reg;

assign p_0_1_0_0_010392306_i_out = upright_val_V_1_load_reg_2243_pp0_iter4_reg;

assign p_0_1_0_0_010762216_i_out = upright_val_V_4_load_reg_2353_pp0_iter4_reg;

assign p_0_1_0_0_01076_22246_i_out = downright_val_V_4_load_reg_2370_pp0_iter4_reg;

assign p_0_2_0_0_010402308_i_out = upright_val_V_2_load_reg_2315_pp0_iter4_reg;

assign p_0_2_0_0_010772219_i_out = upright_val_V_5_load_reg_2358_pp0_iter4_reg;

assign p_0_2_0_0_01077_22249_i_out = downright_val_V_5_load_reg_2375_pp0_iter4_reg;

assign p_out = PixBufVal_val_V_2_load_reg_2331_pp0_iter4_reg;

assign p_out1 = PixBufVal_val_V_1_load_reg_2326_pp0_iter4_reg;

assign p_out2 = PixBufVal_val_V_load_reg_2320_pp0_iter4_reg;

assign r_fu_1836_p0 = red_i;

assign r_fu_1836_p3 = ((r_fu_1836_p0[0:0] == 1'b1) ? zext_ln743_fu_1793_p1 : CV_fu_1830_p2);

assign ret_V_10_fu_1350_p2 = (zext_ln1496_fu_1270_p1 - zext_ln1496_3_fu_1346_p1);

assign ret_V_11_fu_1386_p2 = (zext_ln1496_fu_1270_p1 - zext_ln1496_4_fu_1382_p1);

assign ret_V_13_fu_1672_p2 = (select_ln1494_fu_1664_p3 & ret_V_21_reg_2463);

assign ret_V_15_fu_1689_p2 = (select_ln1494_1_fu_1681_p3 & ret_V_22_reg_2468);

assign ret_V_20_fu_1752_p2 = ($signed(sext_ln1495_3_fu_1748_p1) + $signed(sext_ln1495_fu_1717_p1));

assign ret_V_21_fu_1599_p2 = (zext_ln1496_1_reg_2411 - zext_ln1496_5_fu_1595_p1);

assign ret_V_22_fu_1619_p2 = (zext_ln1496_2_reg_2423 - zext_ln1496_6_fu_1615_p1);

assign ret_V_23_fu_1639_p2 = (zext_ln1496_3_reg_2435 - zext_ln1496_7_fu_1635_p1);

assign ret_V_24_fu_1712_p2 = (select_ln1494_2_fu_1704_p3 & ret_V_23_reg_2473);

assign ret_V_25_fu_1659_p2 = (zext_ln1496_4_reg_2447 - zext_ln1496_8_fu_1655_p1);

assign ret_V_26_fu_1733_p2 = (select_ln1494_3_fu_1725_p3 & ret_V_25_reg_2478);

assign ret_V_9_fu_1314_p2 = (zext_ln1496_fu_1270_p1 - zext_ln1496_2_fu_1310_p1);

assign ret_V_fu_1278_p2 = (zext_ln1496_fu_1270_p1 - zext_ln1496_1_fu_1274_p1);

assign select_ln1494_1_fu_1681_p3 = ((ap_phi_mux_en_rgd_V_1_phi_fu_729_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln1494_2_fu_1704_p3 = ((ap_phi_mux_en_rgd_V_2_phi_fu_701_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln1494_3_fu_1725_p3 = ((ap_phi_mux_en_rgd_V_3_phi_fu_673_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln1494_fu_1664_p3 = ((ap_phi_mux_en_rgd_V_phi_fu_757_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln1513_fu_1818_p3 = ((tmp_6_fu_1797_p3[0:0] == 1'b1) ? sub_ln1513_1_fu_1804_p2 : trunc_ln1513_2_i_fu_1809_p4);

assign select_ln214_1_fu_1898_p3 = ((or_ln214_fu_1892_p2[0:0] == 1'b1) ? select_ln214_fu_1884_p3 : trunc_ln214_fu_1874_p1);

assign select_ln214_2_fu_1940_p3 = ((xor_ln214_1_fu_1934_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln214_3_fu_1954_p3 = ((or_ln214_1_fu_1948_p2[0:0] == 1'b1) ? select_ln214_2_fu_1940_p3 : trunc_ln214_1_fu_1930_p1);

assign select_ln214_fu_1884_p3 = ((xor_ln214_fu_1878_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln665_10_fu_1167_p3 = ((cmp160_i_reg_2216_pp0_iter1_reg[0:0] == 1'b1) ? p_0_0_01073_22295_ph_i_reg_502 : downright_val_V_4_fu_296);

assign select_ln665_11_fu_1175_p3 = ((cmp160_i_reg_2216_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521 : downright_val_V_3_fu_292);

assign select_ln665_12_fu_1182_p3 = ((cmp160_i_reg_2216_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512 : downright_val_V_2_fu_276);

assign select_ln665_13_fu_1190_p3 = ((cmp160_i_reg_2216_pp0_iter1_reg[0:0] == 1'b1) ? p_0_0_01073_22295_ph_i_reg_502 : downright_val_V_1_load_reg_2250);

assign select_ln665_14_fu_1197_p3 = ((cmp160_i_reg_2216_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521 : downright_val_V_fu_268);

assign select_ln665_1_fu_1108_p3 = ((cmp160_i_reg_2216_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_7_reg_2265 : PixBufVal_val_V_1_fu_260);

assign select_ln665_2_fu_1115_p3 = ((cmp160_i_reg_2216_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_8_reg_2272 : PixBufVal_val_V_2_fu_264);

assign select_ln665_3_fu_1121_p3 = ((cmp160_i_reg_2216_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_5_reg_2293 : upright_val_V_5_fu_288);

assign select_ln665_4_fu_1127_p3 = ((cmp160_i_reg_2216_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_4_reg_2287 : upright_val_V_4_fu_284);

assign select_ln665_5_fu_1134_p3 = ((cmp160_i_reg_2216_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_3_reg_2280 : upright_val_V_3_fu_280);

assign select_ln665_6_fu_1140_p3 = ((cmp160_i_reg_2216_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_5_reg_2293 : upright_val_V_2_fu_252);

assign select_ln665_7_fu_1147_p3 = ((cmp160_i_reg_2216_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_4_reg_2287 : upright_val_V_1_load_reg_2243);

assign select_ln665_8_fu_1153_p3 = ((cmp160_i_reg_2216_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_3_reg_2280 : upright_val_V_fu_244);

assign select_ln665_9_fu_1160_p3 = ((cmp160_i_reg_2216_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512 : downright_val_V_5_fu_300);

assign select_ln665_fu_1102_p3 = ((cmp160_i_reg_2216_pp0_iter1_reg[0:0] == 1'b1) ? PixBufVal_val_V_6_reg_2257 : PixBufVal_val_V_fu_256);

assign sext_ln1494_1_fu_1694_p1 = $signed(ret_V_15_fu_1689_p2);

assign sext_ln1494_fu_1677_p1 = $signed(ret_V_13_fu_1672_p2);

assign sext_ln1495_1_fu_1721_p1 = $signed(ret_V_24_fu_1712_p2);

assign sext_ln1495_2_fu_1738_p1 = $signed(ret_V_26_fu_1733_p2);

assign sext_ln1495_3_fu_1748_p1 = $signed(add_ln1495_fu_1742_p2);

assign sext_ln1495_fu_1717_p1 = $signed(lhs_V_3_fu_1698_p2);

assign sub_ln1513_1_fu_1804_p2 = (12'd0 - trunc_ln1513_1_i_reg_2489);

assign sub_ln1513_fu_1758_p2 = (13'd0 - ret_V_20_fu_1752_p2);

assign sub_ln61_1_fu_1324_p2 = (10'd0 - trunc_ln61_1_fu_1320_p1);

assign sub_ln61_2_fu_1360_p2 = (10'd0 - trunc_ln61_2_fu_1356_p1);

assign sub_ln61_3_fu_1396_p2 = (10'd0 - trunc_ln61_3_fu_1392_p1);

assign sub_ln61_fu_1288_p2 = (10'd0 - trunc_ln61_fu_1284_p1);

assign tmp_10_fu_1914_p4 = {{ap_phi_reg_pp0_iter6_b_1_reg_789[11:10]}};

assign tmp_2_fu_1294_p3 = ret_V_fu_1278_p2[32'd10];

assign tmp_3_fu_1330_p3 = ret_V_9_fu_1314_p2[32'd10];

assign tmp_4_fu_1366_p3 = ret_V_10_fu_1350_p2[32'd10];

assign tmp_5_fu_1402_p3 = ret_V_11_fu_1386_p2[32'd10];

assign tmp_6_fu_1797_p3 = ret_V_20_reg_2483[32'd12];

assign tmp_7_fu_1850_p3 = ap_phi_reg_pp0_iter6_r_1_reg_780[32'd11];

assign tmp_8_fu_1858_p4 = {{ap_phi_reg_pp0_iter6_r_1_reg_780[11:10]}};

assign tmp_9_fu_1906_p3 = ap_phi_reg_pp0_iter6_b_1_reg_789[32'd11];

assign trunc_ln1513_2_i_fu_1809_p4 = {{ret_V_20_reg_2483[12:1]}};

assign trunc_ln214_1_fu_1930_p1 = ap_phi_reg_pp0_iter6_b_1_reg_789[9:0];

assign trunc_ln214_fu_1874_p1 = ap_phi_reg_pp0_iter6_r_1_reg_780[9:0];

assign trunc_ln596_fu_903_p1 = ap_sig_allocacmp_z[0:0];

assign trunc_ln61_1_fu_1320_p1 = ret_V_9_fu_1314_p2[9:0];

assign trunc_ln61_2_fu_1356_p1 = ret_V_10_fu_1350_p2[9:0];

assign trunc_ln61_3_fu_1392_p1 = ret_V_11_fu_1386_p2[9:0];

assign trunc_ln61_fu_1284_p1 = ret_V_fu_1278_p2[9:0];

assign trunc_ln621_fu_1021_p1 = imgG_dout[9:0];

assign x_5_fu_891_p2 = (ap_sig_allocacmp_z + 11'd1);

assign xor_ln214_1_fu_1934_p2 = (tmp_9_fu_1906_p3 ^ 1'd1);

assign xor_ln214_fu_1878_p2 = (tmp_7_fu_1850_p3 ^ 1'd1);

assign xor_ln727_1_fu_931_p2 = (xor_ln727_fu_925_p2 ^ 1'd1);

assign xor_ln727_fu_925_p2 = (x_phase_i ^ trunc_ln596_fu_903_p1);

assign zext_ln1496_1_fu_1274_p1 = ap_phi_mux_upleft_val_V_1_phi_fu_579_p4;

assign zext_ln1496_2_fu_1310_p1 = ap_phi_mux_downleft_val_V_1_phi_fu_533_p4;

assign zext_ln1496_3_fu_1346_p1 = upright_val_V_1_fu_248;

assign zext_ln1496_4_fu_1382_p1 = downright_val_V_1_fu_272;

assign zext_ln1496_5_fu_1595_p1 = tmp_2_i_fu_1584_p5;

assign zext_ln1496_6_fu_1615_p1 = tmp_3_i_fu_1604_p5;

assign zext_ln1496_7_fu_1635_p1 = tmp_4_i_fu_1624_p5;

assign zext_ln1496_8_fu_1655_p1 = tmp_5_i_fu_1644_p5;

assign zext_ln1496_9_fu_1826_p1 = pix_val_V_3_reg_566_pp0_iter4_reg;

assign zext_ln1496_fu_1270_p1 = ap_phi_mux_pix_val_V_3_phi_fu_569_p4;

assign zext_ln588_1_fu_897_p1 = x_5_fu_891_p2;

assign zext_ln588_fu_881_p1 = ap_sig_allocacmp_z;

assign zext_ln718_fu_1774_p1 = pix_val_V_reg_640_pp0_iter4_reg;

assign zext_ln720_fu_1778_p1 = pix_val_V_4_reg_630_pp0_iter4_reg;

assign zext_ln724_1_fu_1476_p1 = enable_V_1_fu_1468_p3;

assign zext_ln724_2_fu_1500_p1 = enable_V_3_fu_1492_p3;

assign zext_ln724_3_fu_1524_p1 = enable_V_4_fu_1516_p3;

assign zext_ln724_4_fu_1548_p1 = enable_V_6_fu_1540_p3;

assign zext_ln724_fu_1452_p1 = enable_V_fu_1448_p2;

assign zext_ln727_fu_937_p1 = xor_ln727_1_fu_931_p2;

assign zext_ln743_fu_1793_p1 = CH_fu_1782_p5;

always @ (posedge ap_clk) begin
    zext_ln1496_1_reg_2411[10] <= 1'b0;
    zext_ln1496_2_reg_2423[10] <= 1'b0;
    zext_ln1496_3_reg_2435[10] <= 1'b0;
    zext_ln1496_4_reg_2447[10] <= 1'b0;
end

endmodule //design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2
