$date
	Thu Aug 25 15:42:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module struct_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & k1 $end
$var wire 1 ' k2 $end
$var wire 1 ( m1 $end
$var wire 1 ) m2 $end
$var wire 1 * t1 $end
$var wire 1 + t2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1#
#20
1+
1(
1)
1$
0#
#30
1!
1*
0(
0)
1%
0$
#40
0!
0*
0+
0%
1"
#50
1+
1(
1)
1&
1'
1#
#60
0&
0'
1$
0#
#70
1!
1*
0(
0)
1%
0$
#80
0!
0*
1(
1)
1$
0"
#90
1!
1*
0(
0)
0$
1#
#100
0!
0*
1(
1)
0%
1$
#110
1&
1'
1"
#120
1%
0$
#130
0&
0'
1$
0#
#140
1#
0"
#150
