-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/dermeisterbun/Documents/FPGA/Verilog/processor/test_fulladder_8bit_isim_beh.exe" -prj "C:/Users/dermeisterbun/Documents/FPGA/Verilog/processor/test_fulladder_8bit_beh.prj" "work.test_fulladder_8bit" "work.glbl" 
