set a(0-4700) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-48 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-6696 {}}} SUCCS {{66 0 0 0-4703 {}} {258 0 0 0-4666 {}} {256 0 0 0-6696 {}}} CYCLES {}}
set a(0-4701) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-49 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-6693 {}}} SUCCS {{66 0 0 0-4703 {}} {130 0 0 0-4666 {}} {256 0 0 0-6693 {}}} CYCLES {}}
set a(0-4702) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-50 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-4666 {}}} CYCLES {}}
set a(0-4703) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-51 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-4701 {}} {66 0 0 0-4700 {}}} SUCCS {{66 0 0 0-6687 {}} {66 0 0 0-6690 {}} {66 0 0 0-6693 {}} {66 0 0 0-6696 {}} {66 0 0 0-6699 {}}} CYCLES {}}
set a(0-4704) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-52 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-4705 {}} {130 0 0 0-4666 {}}} CYCLES {}}
set a(0-4705) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-53 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-4704 {}}} SUCCS {{131 0 0 0-4706 {}} {130 0 0 0-4666 {}} {130 0 0 0-6683 {}} {130 0 0 0-6684 {}} {146 0 0 0-6685 {}}} CYCLES {}}
set a(0-4706) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-54 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-4705 {}} {772 0 0 0-4666 {}}} SUCCS {{259 0 0 0-4666 {}}} CYCLES {}}
set a(0-4707) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4666 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-55 LOC {0 1.0 1 0.9667467999999999 1 0.9667467999999999 1 0.9667467999999999 1 0.9667467999999999} PREDS {{774 0 0 0-6682 {}}} SUCCS {{259 0 0 0-4708 {}} {130 0 0 0-4667 {}} {256 0 0 0-6682 {}}} CYCLES {}}
set a(0-4708) {AREA_SCORE 12.93 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_shift_l(1,0,4,15) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-4666 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-56 LOC {1 0.0 1 0.9667467999999999 1 0.9667467999999999 1 0.9999998801282051 1 0.9999998801282051} PREDS {{259 0 0 0-4707 {}}} SUCCS {{258 0 0 0-4667 {}}} CYCLES {}}
set a(0-4709) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(14:5)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4666 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-57 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-4667 {}}} SUCCS {{258 0 0 0-4667 {}}} CYCLES {}}
set a(0-4710) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4666 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-58 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-4667 {}}} SUCCS {{259 0 0 0-4667 {}}} CYCLES {}}
set a(0-4711) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-59 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-6674 {}}} SUCCS {{259 0 0 0-4712 {}} {256 0 0 0-6674 {}}} CYCLES {}}
set a(0-4712) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-60 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-4711 {}}} SUCCS {{128 0 0 0-4724 {}} {64 0 0 0-4668 {}}} CYCLES {}}
set a(0-4713) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-61 LOC {0 1.0 1 0.18496805 1 0.18496805 1 0.18496805 1 0.18496805} PREDS {} SUCCS {{259 0 0 0-4714 {}} {130 0 0 0-4668 {}}} CYCLES {}}
set a(0-4714) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-62 LOC {0 1.0 1 0.18496805 1 0.18496805 1 0.18496805} PREDS {{259 0 0 0-4713 {}}} SUCCS {{259 0 0 0-4715 {}} {130 0 0 0-4668 {}}} CYCLES {}}
set a(0-4715) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.25 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-63 LOC {1 0.0 1 0.18496805 1 0.18496805 1 0.216217925 1 0.216217925} PREDS {{259 0 0 0-4714 {}}} SUCCS {{259 0 0 0-4716 {}} {130 0 0 0-4668 {}} {258 0 0 0-4782 {}} {258 0 0 0-4840 {}} {258 0 0 0-4963 {}} {258 0 0 0-5208 {}} {258 0 0 0-5697 {}}} CYCLES {}}
set a(0-4716) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-64 LOC {1 0.03125 1 0.21621805 1 0.21621805 1 0.24947113012820513 1 0.24947113012820513} PREDS {{259 0 0 0-4715 {}}} SUCCS {{258 0 0 0-4719 {}} {130 0 0 0-4668 {}}} CYCLES {}}
set a(0-4717) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-65 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-4718 {}} {130 0 0 0-4668 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-4718) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-66 LOC {0 1.0 1 0.0 1 0.0 1 0.24947124999999998} PREDS {{259 0 0 0-4717 {}}} SUCCS {{259 0 0 0-4719 {}} {130 0 0 0-4668 {}}} CYCLES {}}
set a(0-4719) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-67 LOC {1 0.0645032 1 0.24947124999999998 1 0.24947124999999998 1 0.6501121491127013 1 0.6501121491127013} PREDS {{259 0 0 0-4718 {}} {258 0 0 0-4716 {}}} SUCCS {{259 0 0 0-4720 {}} {258 0 0 0-4722 {}} {130 0 0 0-4668 {}}} CYCLES {}}
set a(0-4720) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-68 LOC {1 0.46514419999999995 1 0.65011225 1 0.65011225 1 0.65011225} PREDS {{259 0 0 0-4719 {}}} SUCCS {{259 0 1.564 0-4721 {}} {130 0 0 0-4668 {}}} CYCLES {}}
set a(0-4721) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-69 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.564 0-4720 {}}} SUCCS {{258 0 0 0-4668 {}}} CYCLES {}}
set a(0-4722) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-70 LOC {1 0.46514419999999995 1 0.65011225 1 0.65011225 1 0.65011225} PREDS {{258 0 0 0-4719 {}}} SUCCS {{259 0 1.564 0-4723 {}} {130 0 0 0-4668 {}}} CYCLES {}}
set a(0-4723) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-71 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.564 0-4722 {}}} SUCCS {{258 0 0 0-4668 {}}} CYCLES {}}
set a(0-4724) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-72 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-4712 {}} {772 0 0 0-4668 {}}} SUCCS {{259 0 0 0-4668 {}}} CYCLES {}}
set a(0-4725) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-73 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5064263999999999} PREDS {{774 0 0 0-4771 {}}} SUCCS {{259 0 0 0-4726 {}} {130 0 0 0-4770 {}} {256 0 0 0-4771 {}}} CYCLES {}}
set a(0-4726) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(13-5) TYPE READSLICE PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-74 LOC {0 1.0 1 0.0 1 0.0 5 0.5064263999999999} PREDS {{259 0 0 0-4725 {}}} SUCCS {{258 0 0 0-4729 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4727) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-75 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5064263999999999} PREDS {} SUCCS {{259 0 0 0-4728 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4728) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#1 TYPE READSLICE PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-76 LOC {0 1.0 1 0.0 1 0.0 5 0.5064263999999999} PREDS {{259 0 0 0-4727 {}}} SUCCS {{259 0 0 0-4729 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4729) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {0.76 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-77 LOC {1 0.0 1 0.5064263999999999 1 0.5064263999999999 1 0.6012339673076923 5 0.6012339673076923} PREDS {{259 0 0 0-4728 {}} {258 0 0 0-4726 {}}} SUCCS {{258 0 0 0-4732 {}} {258 0 0 0-4755 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4730) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-78 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.60123405} PREDS {{774 0 0 0-4771 {}}} SUCCS {{259 0 0 0-4731 {}} {130 0 0 0-4770 {}} {256 0 0 0-4771 {}}} CYCLES {}}
set a(0-4731) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(4-0)#1 TYPE READSLICE PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-79 LOC {0 1.0 1 0.0 1 0.0 5 0.60123405} PREDS {{259 0 0 0-4730 {}}} SUCCS {{259 0 0 0-4732 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4732) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-80 LOC {1 0.09480765 1 0.60123405 1 0.60123405 5 0.60123405} PREDS {{259 0 0 0-4731 {}} {258 0 0 0-4729 {}}} SUCCS {{259 0 1.955 0-4733 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4733) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-81 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-4732 {}} {774 0 1.955 0-4763 {}} {774 0 1.955 0-4756 {}}} SUCCS {{258 0 0 0-4748 {}} {256 0 0 0-4756 {}} {258 0 0 0-4758 {}} {256 0 0 0-4763 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4734) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-82 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-4771 {}}} SUCCS {{259 0 0 0-4735 {}} {130 0 0 0-4770 {}} {256 0 0 0-4771 {}}} CYCLES {}}
set a(0-4735) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(13-0)#5 TYPE READSLICE PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-83 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-4734 {}}} SUCCS {{258 0 0 0-4740 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4736) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-84 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-4737 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4737) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#2 TYPE READSLICE PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-85 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-4736 {}}} SUCCS {{259 0 0 0-4738 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4738) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-86 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-4737 {}}} SUCCS {{258 0 0 0-4740 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4739) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-87 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-4740 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4740) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-88 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-4739 {}} {258 0 0 0-4738 {}} {258 0 0 0-4735 {}}} SUCCS {{259 0 1.955 0-4741 {}} {258 0 1.955 0-4763 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4741) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-89 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-4740 {}} {774 0 1.955 0-4763 {}} {774 0 1.955 0-4756 {}}} SUCCS {{259 0 0 0-4742 {}} {256 0 0 0-4756 {}} {256 0 0 0-4763 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4742) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-90 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-4741 {}} {128 0 0 0-4746 {}}} SUCCS {{258 0 0 0-4746 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4743) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-91 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-4746 {}}} SUCCS {{258 0 0 0-4746 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4744) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-92 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-4746 {}}} SUCCS {{258 0 0 0-4746 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4745) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-93 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-4746 {}}} SUCCS {{259 0 0 0-4746 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4746) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-94 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-4745 {}} {258 0 0 0-4744 {}} {258 0 0 0-4743 {}} {258 0 0 0-4742 {}}} SUCCS {{128 0 0 0-4742 {}} {128 0 0 0-4743 {}} {128 0 0 0-4744 {}} {128 0 0 0-4745 {}} {259 0 0 0-4747 {}}} CYCLES {}}
set a(0-4747) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-95 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-4746 {}}} SUCCS {{259 0 0 0-4748 {}} {258 0 0 0-4757 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4748) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-96 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-4747 {}} {258 0 0 0-4733 {}}} SUCCS {{259 0 0 0-4749 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4749) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-97 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-4748 {}} {128 0 0 0-4751 {}}} SUCCS {{258 0 0 0-4751 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4750) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-98 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-4751 {}}} SUCCS {{259 0 0 0-4751 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4751) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-99 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-4750 {}} {258 0 0 0-4749 {}}} SUCCS {{128 0 0 0-4749 {}} {128 0 0 0-4750 {}} {259 0 0 0-4752 {}}} CYCLES {}}
set a(0-4752) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-100 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-4751 {}}} SUCCS {{258 0 1.955 0-4756 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4753) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-101 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.60123405} PREDS {{774 0 0 0-4771 {}}} SUCCS {{259 0 0 0-4754 {}} {130 0 0 0-4770 {}} {256 0 0 0-4771 {}}} CYCLES {}}
set a(0-4754) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(4-0) TYPE READSLICE PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-102 LOC {0 1.0 1 0.0 1 0.0 7 0.60123405} PREDS {{259 0 0 0-4753 {}}} SUCCS {{259 0 0 0-4755 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4755) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-103 LOC {1 0.09480765 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-4754 {}} {258 0 0 0-4729 {}}} SUCCS {{259 0 1.955 0-4756 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4756) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-104 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-4756 {}} {259 0 1.955 0-4755 {}} {258 0 1.955 0-4752 {}} {256 0 0 0-4741 {}} {256 0 0 0-4733 {}} {774 0 0 0-4763 {}}} SUCCS {{774 0 1.955 0-4733 {}} {774 0 1.955 0-4741 {}} {774 0 0 0-4756 {}} {258 0 0 0-4763 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4757) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-105 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-4747 {}}} SUCCS {{259 0 0 0-4758 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4758) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-106 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-4757 {}} {258 0 0 0-4733 {}}} SUCCS {{259 0 0 0-4759 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4759) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-107 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-4758 {}} {128 0 0 0-4761 {}}} SUCCS {{258 0 0 0-4761 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4760) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-108 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-4761 {}}} SUCCS {{259 0 0 0-4761 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4761) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-109 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-4760 {}} {258 0 0 0-4759 {}}} SUCCS {{128 0 0 0-4759 {}} {128 0 0 0-4760 {}} {259 0 0 0-4762 {}}} CYCLES {}}
set a(0-4762) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-110 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-4761 {}}} SUCCS {{259 0 1.955 0-4763 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4763) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-111 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-4763 {}} {259 0 1.955 0-4762 {}} {258 0 0 0-4756 {}} {256 0 0 0-4741 {}} {258 0 1.955 0-4740 {}} {256 0 0 0-4733 {}}} SUCCS {{774 0 1.955 0-4733 {}} {774 0 1.955 0-4741 {}} {774 0 0 0-4756 {}} {774 0 0 0-4763 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4764) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-112 LOC {0 1.0 1 0.7911539 1 0.7911539 1 0.7911539 9 0.7911539} PREDS {{774 0 0 0-4771 {}}} SUCCS {{259 0 0 0-4765 {}} {130 0 0 0-4770 {}} {256 0 0 0-4771 {}}} CYCLES {}}
set a(0-4765) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.87 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-113 LOC {1 0.0 1 0.7911539 1 0.7911539 1 0.8997835826923076 9 0.8997835826923076} PREDS {{259 0 0 0-4764 {}}} SUCCS {{259 0 0 0-4766 {}} {130 0 0 0-4770 {}} {258 0 0 0-4771 {}}} CYCLES {}}
set a(0-4766) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(31-14) TYPE READSLICE PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-114 LOC {1 0.1086298 1 0.8997837 1 0.8997837 9 0.8997837} PREDS {{259 0 0 0-4765 {}}} SUCCS {{259 0 0 0-4767 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4767) {AREA_SCORE 18.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(18,0,1,1,19) QUANTITY 1 NAME COMP_LOOP-1:VEC_LOOP:acc TYPE ACCU DELAY {0.80 ns} PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-115 LOC {1 0.1086298 1 0.8997837 1 0.8997837 1 0.9999999211538461 9 0.9999999211538461} PREDS {{259 0 0 0-4766 {}}} SUCCS {{259 0 0 0-4768 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4768) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(18) TYPE READSLICE PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-116 LOC {1 0.20884609999999998 1 1.0 1 1.0 9 1.0} PREDS {{259 0 0 0-4767 {}}} SUCCS {{259 0 0 0-4769 {}} {130 0 0 0-4770 {}}} CYCLES {}}
set a(0-4769) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:not TYPE NOT PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-117 LOC {1 0.20884609999999998 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4768 {}}} SUCCS {{259 0 0 0-4770 {}}} CYCLES {}}
set a(0-4770) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4668 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-118 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4769 {}} {130 0 0 0-4768 {}} {130 0 0 0-4767 {}} {130 0 0 0-4766 {}} {130 0 0 0-4765 {}} {130 0 0 0-4764 {}} {130 0 0 0-4763 {}} {130 0 0 0-4762 {}} {130 0 0 0-4760 {}} {130 0 0 0-4759 {}} {130 0 0 0-4758 {}} {130 0 0 0-4757 {}} {130 0 0 0-4756 {}} {130 0 0 0-4755 {}} {130 0 0 0-4754 {}} {130 0 0 0-4753 {}} {130 0 0 0-4752 {}} {130 0 0 0-4750 {}} {130 0 0 0-4749 {}} {130 0 0 0-4748 {}} {130 0 0 0-4747 {}} {130 0 0 0-4745 {}} {130 0 0 0-4744 {}} {130 0 0 0-4743 {}} {130 0 0 0-4742 {}} {130 0 0 0-4741 {}} {130 0 0 0-4740 {}} {130 0 0 0-4739 {}} {130 0 0 0-4738 {}} {130 0 0 0-4737 {}} {130 0 0 0-4736 {}} {130 0 0 0-4735 {}} {130 0 0 0-4734 {}} {130 0 0 0-4733 {}} {130 0 0 0-4732 {}} {130 0 0 0-4731 {}} {130 0 0 0-4730 {}} {130 0 0 0-4729 {}} {130 0 0 0-4728 {}} {130 0 0 0-4727 {}} {130 0 0 0-4726 {}} {130 0 0 0-4725 {}}} SUCCS {{129 0 0 0-4771 {}}} CYCLES {}}
set a(0-4771) {AREA_SCORE {} NAME asn(VEC_LOOP:j#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4668 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-4771 {}} {129 0 0 0-4770 {}} {258 0 0 0-4765 {}} {256 0 0 0-4764 {}} {256 0 0 0-4753 {}} {256 0 0 0-4734 {}} {256 0 0 0-4730 {}} {256 0 0 0-4725 {}}} SUCCS {{774 0 0 0-4725 {}} {774 0 0 0-4730 {}} {774 0 0 0-4734 {}} {774 0 0 0-4753 {}} {774 0 0 0-4764 {}} {772 0 0 0-4771 {}}} CYCLES {}}
set a(0-4668) {CHI {0-4725 0-4726 0-4727 0-4728 0-4729 0-4730 0-4731 0-4732 0-4733 0-4734 0-4735 0-4736 0-4737 0-4738 0-4739 0-4740 0-4741 0-4742 0-4743 0-4744 0-4745 0-4746 0-4747 0-4748 0-4749 0-4750 0-4751 0-4752 0-4753 0-4754 0-4755 0-4756 0-4757 0-4758 0-4759 0-4760 0-4761 0-4762 0-4763 0-4764 0-4765 0-4766 0-4767 0-4768 0-4769 0-4770 0-4771} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-119 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4724 {}} {258 0 0 0-4723 {}} {130 0 0 0-4722 {}} {258 0 0 0-4721 {}} {130 0 0 0-4720 {}} {130 0 0 0-4719 {}} {130 0 0 0-4718 {}} {130 0 0 0-4717 {}} {130 0 0 0-4716 {}} {130 0 0 0-4715 {}} {130 0 0 0-4714 {}} {130 0 0 0-4713 {}} {64 0 0 0-4712 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-4724 {}} {131 0 0 0-4772 {}} {130 0 0 0-4773 {}} {130 0 0 0-4774 {}} {130 0 0 0-4775 {}} {130 0 0 0-4776 {}} {130 0 0 0-4777 {}} {130 0 0 0-4778 {}} {130 0 0 0-4779 {}} {130 0 0 0-4780 {}} {130 0 0 0-4781 {}} {64 0 0 0-4669 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-4772) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-120 LOC {2 1.0 3 0.90158655 3 0.90158655 3 0.90158655} PREDS {{131 0 0 0-4668 {}}} SUCCS {{259 0 0 0-4773 {}} {130 0 0 0-4781 {}}} CYCLES {}}
set a(0-4773) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-121 LOC {2 1.0 3 0.90158655 3 0.90158655 3 0.90158655} PREDS {{259 0 0 0-4772 {}} {130 0 0 0-4668 {}}} SUCCS {{259 0 0 0-4774 {}} {130 0 0 0-4781 {}}} CYCLES {}}
set a(0-4774) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-122 LOC {2 1.0 3 0.90158655 3 0.90158655 3 0.90158655} PREDS {{259 0 0 0-4773 {}} {130 0 0 0-4668 {}}} SUCCS {{258 0 0 0-4778 {}} {130 0 0 0-4781 {}}} CYCLES {}}
set a(0-4775) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-123 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.90158655} PREDS {{130 0 0 0-4668 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-4776 {}} {130 0 0 0-4781 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-4776) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#4 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-124 LOC {2 1.0 3 0.0 3 0.0 3 0.90158655} PREDS {{259 0 0 0-4775 {}} {130 0 0 0-4668 {}}} SUCCS {{259 0 0 0-4777 {}} {130 0 0 0-4781 {}}} CYCLES {}}
set a(0-4777) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-125 LOC {2 1.0 3 0.90158655 3 0.90158655 3 0.90158655} PREDS {{259 0 0 0-4776 {}} {130 0 0 0-4668 {}}} SUCCS {{259 0 0 0-4778 {}} {130 0 0 0-4781 {}}} CYCLES {}}
set a(0-4778) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-126 LOC {3 0.0 3 0.90158655 3 0.90158655 3 0.9999998865384615 3 0.9999998865384615} PREDS {{259 0 0 0-4777 {}} {258 0 0 0-4774 {}} {130 0 0 0-4668 {}}} SUCCS {{259 0 0 0-4779 {}} {130 0 0 0-4781 {}}} CYCLES {}}
set a(0-4779) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-127 LOC {3 0.09841345 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-4778 {}} {130 0 0 0-4668 {}}} SUCCS {{259 0 0 0-4780 {}} {130 0 0 0-4781 {}}} CYCLES {}}
set a(0-4780) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-128 LOC {3 0.09841345 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-4779 {}} {130 0 0 0-4668 {}}} SUCCS {{259 0 0 0-4781 {}}} CYCLES {}}
set a(0-4781) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-129 LOC {3 0.09841345 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-4780 {}} {130 0 0 0-4779 {}} {130 0 0 0-4778 {}} {130 0 0 0-4777 {}} {130 0 0 0-4776 {}} {130 0 0 0-4775 {}} {130 0 0 0-4774 {}} {130 0 0 0-4773 {}} {130 0 0 0-4772 {}} {130 0 0 0-4668 {}}} SUCCS {{128 0 0 0-4789 {}} {64 0 0 0-4669 {}}} CYCLES {}}
set a(0-4782) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-130 LOC {1 0.03125 2 0.21621805 2 0.21621805 2 0.24947113012820513 2 0.24947113012820513} PREDS {{258 0 0 0-4715 {}}} SUCCS {{258 0 0 0-4786 {}} {130 0 0 0-4669 {}} {258 0 0 0-4909 {}} {258 0 0 0-5032 {}} {258 0 0 0-5154 {}} {258 0 0 0-5277 {}} {258 0 0 0-5399 {}} {258 0 0 0-5521 {}} {258 0 0 0-5643 {}} {258 0 0 0-5766 {}} {258 0 0 0-5888 {}} {258 0 0 0-6010 {}} {258 0 0 0-6132 {}} {258 0 0 0-6254 {}} {258 0 0 0-6376 {}} {258 0 0 0-6498 {}} {258 0 0 0-6619 {}}} CYCLES {}}
set a(0-4783) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-131 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-4784 {}} {130 0 0 0-4669 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-4784) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#5 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-132 LOC {0 1.0 2 0.0 2 0.0 2 0.24947124999999998} PREDS {{259 0 0 0-4783 {}}} SUCCS {{259 0 0 0-4785 {}} {130 0 0 0-4669 {}}} CYCLES {}}
set a(0-4785) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-133 LOC {0 1.0 2 0.24947124999999998 2 0.24947124999999998 2 0.24947124999999998} PREDS {{259 0 0 0-4784 {}}} SUCCS {{259 0 0 0-4786 {}} {130 0 0 0-4669 {}}} CYCLES {}}
set a(0-4786) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-134 LOC {1 0.0645032 2 0.24947124999999998 2 0.24947124999999998 2 0.6501121491127013 2 0.6501121491127013} PREDS {{259 0 0 0-4785 {}} {258 0 0 0-4782 {}}} SUCCS {{259 0 1.564 0-4787 {}} {258 0 1.564 0-4788 {}} {130 0 0 0-4669 {}}} CYCLES {}}
set a(0-4787) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-135 LOC {1 1.0 2 0.877 2 1.0 3 0.254999875 3 0.254999875} PREDS {{259 0 1.564 0-4786 {}}} SUCCS {{258 0 0 0-4669 {}}} CYCLES {}}
set a(0-4788) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-136 LOC {1 1.0 2 0.877 2 1.0 3 0.254999875 3 0.254999875} PREDS {{258 0 1.564 0-4786 {}}} SUCCS {{258 0 0 0-4669 {}}} CYCLES {}}
set a(0-4789) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#2(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-137 LOC {3 0.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-4781 {}} {772 0 0 0-4669 {}}} SUCCS {{259 0 0 0-4669 {}}} CYCLES {}}
set a(0-4790) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-138 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {{774 0 0 0-4829 {}}} SUCCS {{259 0 0 0-4791 {}} {130 0 0 0-4828 {}} {256 0 0 0-4829 {}}} CYCLES {}}
set a(0-4791) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(14:0))(13-0) TYPE READSLICE PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-139 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-4790 {}}} SUCCS {{258 0 0 0-4795 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4792) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-140 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {} SUCCS {{259 0 0 0-4793 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4793) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#6 TYPE READSLICE PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-141 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-4792 {}}} SUCCS {{259 0 0 0-4794 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4794) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-142 LOC {0 1.0 1 0.50342155 1 0.50342155 5 0.50342155} PREDS {{259 0 0 0-4793 {}}} SUCCS {{259 0 0 0-4795 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4795) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-143 LOC {1 0.0 1 0.50342155 1 0.50342155 1 0.601233925 5 0.601233925} PREDS {{259 0 0 0-4794 {}} {258 0 0 0-4791 {}}} SUCCS {{259 0 1.955 0-4796 {}} {258 0 1.955 0-4816 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4796) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-144 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-4795 {}} {774 0 1.955 0-4823 {}} {774 0 1.955 0-4816 {}}} SUCCS {{258 0 0 0-4811 {}} {256 0 0 0-4816 {}} {258 0 0 0-4818 {}} {256 0 0 0-4823 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4797) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-145 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-4829 {}}} SUCCS {{259 0 0 0-4798 {}} {130 0 0 0-4828 {}} {256 0 0 0-4829 {}}} CYCLES {}}
set a(0-4798) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(14:0))(13-0)#1 TYPE READSLICE PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-146 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-4797 {}}} SUCCS {{258 0 0 0-4803 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4799) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-147 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-4800 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4800) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#7 TYPE READSLICE PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-148 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-4799 {}}} SUCCS {{259 0 0 0-4801 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4801) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-149 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-4800 {}}} SUCCS {{258 0 0 0-4803 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4802) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-150 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-4803 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4803) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-151 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-4802 {}} {258 0 0 0-4801 {}} {258 0 0 0-4798 {}}} SUCCS {{259 0 1.955 0-4804 {}} {258 0 1.955 0-4823 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4804) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-152 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-4803 {}} {774 0 1.955 0-4823 {}} {774 0 1.955 0-4816 {}}} SUCCS {{259 0 0 0-4805 {}} {256 0 0 0-4816 {}} {256 0 0 0-4823 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4805) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-153 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-4804 {}} {128 0 0 0-4809 {}}} SUCCS {{258 0 0 0-4809 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4806) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-154 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-4809 {}}} SUCCS {{258 0 0 0-4809 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4807) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-155 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-4809 {}}} SUCCS {{258 0 0 0-4809 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4808) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-156 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-4809 {}}} SUCCS {{259 0 0 0-4809 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4809) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-157 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-4808 {}} {258 0 0 0-4807 {}} {258 0 0 0-4806 {}} {258 0 0 0-4805 {}}} SUCCS {{128 0 0 0-4805 {}} {128 0 0 0-4806 {}} {128 0 0 0-4807 {}} {128 0 0 0-4808 {}} {259 0 0 0-4810 {}}} CYCLES {}}
set a(0-4810) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-158 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-4809 {}}} SUCCS {{259 0 0 0-4811 {}} {258 0 0 0-4817 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4811) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-159 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-4810 {}} {258 0 0 0-4796 {}}} SUCCS {{259 0 0 0-4812 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4812) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-160 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-4811 {}} {128 0 0 0-4814 {}}} SUCCS {{258 0 0 0-4814 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4813) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-161 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-4814 {}}} SUCCS {{259 0 0 0-4814 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4814) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-162 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-4813 {}} {258 0 0 0-4812 {}}} SUCCS {{128 0 0 0-4812 {}} {128 0 0 0-4813 {}} {259 0 0 0-4815 {}}} CYCLES {}}
set a(0-4815) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-163 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-4814 {}}} SUCCS {{259 0 1.955 0-4816 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4816) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-164 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-4816 {}} {259 0 1.955 0-4815 {}} {256 0 0 0-4804 {}} {256 0 0 0-4796 {}} {258 0 1.955 0-4795 {}} {774 0 0 0-4823 {}}} SUCCS {{774 0 1.955 0-4796 {}} {774 0 1.955 0-4804 {}} {774 0 0 0-4816 {}} {258 0 0 0-4823 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4817) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-165 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-4810 {}}} SUCCS {{259 0 0 0-4818 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4818) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-166 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-4817 {}} {258 0 0 0-4796 {}}} SUCCS {{259 0 0 0-4819 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4819) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-167 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-4818 {}} {128 0 0 0-4821 {}}} SUCCS {{258 0 0 0-4821 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4820) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-168 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-4821 {}}} SUCCS {{259 0 0 0-4821 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4821) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-169 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-4820 {}} {258 0 0 0-4819 {}}} SUCCS {{128 0 0 0-4819 {}} {128 0 0 0-4820 {}} {259 0 0 0-4822 {}}} CYCLES {}}
set a(0-4822) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-170 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-4821 {}}} SUCCS {{259 0 1.955 0-4823 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4823) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-171 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-4823 {}} {259 0 1.955 0-4822 {}} {258 0 0 0-4816 {}} {256 0 0 0-4804 {}} {258 0 1.955 0-4803 {}} {256 0 0 0-4796 {}}} SUCCS {{774 0 1.955 0-4796 {}} {774 0 1.955 0-4804 {}} {774 0 0 0-4816 {}} {774 0 0 0-4823 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4824) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-172 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-4829 {}}} SUCCS {{259 0 0 0-4825 {}} {130 0 0 0-4828 {}} {256 0 0 0-4829 {}}} CYCLES {}}
set a(0-4825) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(14:0))(13-0)#2 TYPE READSLICE PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-173 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-4824 {}}} SUCCS {{259 0 0 0-4826 {}} {130 0 0 0-4828 {}}} CYCLES {}}
set a(0-4826) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-174 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-4825 {}}} SUCCS {{259 0 0 0-4827 {}} {130 0 0 0-4828 {}} {258 0 0 0-4829 {}}} CYCLES {}}
set a(0-4827) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(14:0))(14) TYPE READSLICE PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-175 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4826 {}}} SUCCS {{259 0 0 0-4828 {}}} CYCLES {}}
set a(0-4828) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4669 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-176 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4827 {}} {130 0 0 0-4826 {}} {130 0 0 0-4825 {}} {130 0 0 0-4824 {}} {130 0 0 0-4823 {}} {130 0 0 0-4822 {}} {130 0 0 0-4820 {}} {130 0 0 0-4819 {}} {130 0 0 0-4818 {}} {130 0 0 0-4817 {}} {130 0 0 0-4816 {}} {130 0 0 0-4815 {}} {130 0 0 0-4813 {}} {130 0 0 0-4812 {}} {130 0 0 0-4811 {}} {130 0 0 0-4810 {}} {130 0 0 0-4808 {}} {130 0 0 0-4807 {}} {130 0 0 0-4806 {}} {130 0 0 0-4805 {}} {130 0 0 0-4804 {}} {130 0 0 0-4803 {}} {130 0 0 0-4802 {}} {130 0 0 0-4801 {}} {130 0 0 0-4800 {}} {130 0 0 0-4799 {}} {130 0 0 0-4798 {}} {130 0 0 0-4797 {}} {130 0 0 0-4796 {}} {130 0 0 0-4795 {}} {130 0 0 0-4794 {}} {130 0 0 0-4793 {}} {130 0 0 0-4792 {}} {130 0 0 0-4791 {}} {130 0 0 0-4790 {}}} SUCCS {{129 0 0 0-4829 {}}} CYCLES {}}
set a(0-4829) {AREA_SCORE {} NAME asn(VEC_LOOP:j#2(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4669 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-4829 {}} {129 0 0 0-4828 {}} {258 0 0 0-4826 {}} {256 0 0 0-4824 {}} {256 0 0 0-4797 {}} {256 0 0 0-4790 {}}} SUCCS {{774 0 0 0-4790 {}} {774 0 0 0-4797 {}} {774 0 0 0-4824 {}} {772 0 0 0-4829 {}}} CYCLES {}}
set a(0-4669) {CHI {0-4790 0-4791 0-4792 0-4793 0-4794 0-4795 0-4796 0-4797 0-4798 0-4799 0-4800 0-4801 0-4802 0-4803 0-4804 0-4805 0-4806 0-4807 0-4808 0-4809 0-4810 0-4811 0-4812 0-4813 0-4814 0-4815 0-4816 0-4817 0-4818 0-4819 0-4820 0-4821 0-4822 0-4823 0-4824 0-4825 0-4826 0-4827 0-4828 0-4829} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-177 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-4789 {}} {258 0 0 0-4788 {}} {258 0 0 0-4787 {}} {130 0 0 0-4786 {}} {130 0 0 0-4785 {}} {130 0 0 0-4784 {}} {130 0 0 0-4783 {}} {130 0 0 0-4782 {}} {64 0 0 0-4781 {}} {64 0 0 0-4668 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-4789 {}} {131 0 0 0-4830 {}} {130 0 0 0-4831 {}} {130 0 0 0-4832 {}} {130 0 0 0-4833 {}} {130 0 0 0-4834 {}} {130 0 0 0-4835 {}} {130 0 0 0-4836 {}} {130 0 0 0-4837 {}} {130 0 0 0-4838 {}} {130 0 0 0-4839 {}} {64 0 0 0-4670 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-4830) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-178 LOC {3 1.0 4 0.90158655 4 0.90158655 4 0.90158655} PREDS {{131 0 0 0-4669 {}}} SUCCS {{259 0 0 0-4831 {}} {130 0 0 0-4839 {}}} CYCLES {}}
set a(0-4831) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-179 LOC {3 1.0 4 0.90158655 4 0.90158655 4 0.90158655} PREDS {{259 0 0 0-4830 {}} {130 0 0 0-4669 {}}} SUCCS {{259 0 0 0-4832 {}} {130 0 0 0-4839 {}}} CYCLES {}}
set a(0-4832) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-180 LOC {3 1.0 4 0.90158655 4 0.90158655 4 0.90158655} PREDS {{259 0 0 0-4831 {}} {130 0 0 0-4669 {}}} SUCCS {{258 0 0 0-4836 {}} {130 0 0 0-4839 {}}} CYCLES {}}
set a(0-4833) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-181 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.90158655} PREDS {{130 0 0 0-4669 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-4834 {}} {130 0 0 0-4839 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-4834) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#8 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-182 LOC {3 1.0 4 0.0 4 0.0 4 0.90158655} PREDS {{259 0 0 0-4833 {}} {130 0 0 0-4669 {}}} SUCCS {{259 0 0 0-4835 {}} {130 0 0 0-4839 {}}} CYCLES {}}
set a(0-4835) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-183 LOC {3 1.0 4 0.90158655 4 0.90158655 4 0.90158655} PREDS {{259 0 0 0-4834 {}} {130 0 0 0-4669 {}}} SUCCS {{259 0 0 0-4836 {}} {130 0 0 0-4839 {}}} CYCLES {}}
set a(0-4836) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-184 LOC {4 0.0 4 0.90158655 4 0.90158655 4 0.9999998865384615 4 0.9999998865384615} PREDS {{259 0 0 0-4835 {}} {258 0 0 0-4832 {}} {130 0 0 0-4669 {}}} SUCCS {{259 0 0 0-4837 {}} {130 0 0 0-4839 {}}} CYCLES {}}
set a(0-4837) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-185 LOC {4 0.09841345 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-4836 {}} {130 0 0 0-4669 {}}} SUCCS {{259 0 0 0-4838 {}} {130 0 0 0-4839 {}}} CYCLES {}}
set a(0-4838) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-186 LOC {4 0.09841345 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-4837 {}} {130 0 0 0-4669 {}}} SUCCS {{259 0 0 0-4839 {}}} CYCLES {}}
set a(0-4839) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-187 LOC {4 0.09841345 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-4838 {}} {130 0 0 0-4837 {}} {130 0 0 0-4836 {}} {130 0 0 0-4835 {}} {130 0 0 0-4834 {}} {130 0 0 0-4833 {}} {130 0 0 0-4832 {}} {130 0 0 0-4831 {}} {130 0 0 0-4830 {}} {130 0 0 0-4669 {}}} SUCCS {{128 0 0 0-4849 {}} {64 0 0 0-4670 {}}} CYCLES {}}
set a(0-4840) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-188 LOC {1 0.03125 3 0.21621805 3 0.21621805 3 0.24947113012820513 3 0.24947113012820513} PREDS {{258 0 0 0-4715 {}}} SUCCS {{258 0 0 0-4844 {}} {130 0 0 0-4670 {}} {258 0 0 0-5089 {}} {258 0 0 0-5334 {}} {258 0 0 0-5578 {}} {258 0 0 0-5823 {}} {258 0 0 0-6067 {}} {258 0 0 0-6311 {}} {258 0 0 0-6555 {}}} CYCLES {}}
set a(0-4841) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-189 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-4842 {}} {130 0 0 0-4670 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-4842) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#9 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-190 LOC {0 1.0 3 0.0 3 0.0 3 0.24947124999999998} PREDS {{259 0 0 0-4841 {}}} SUCCS {{259 0 0 0-4843 {}} {130 0 0 0-4670 {}}} CYCLES {}}
set a(0-4843) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-191 LOC {0 1.0 3 0.24947124999999998 3 0.24947124999999998 3 0.24947124999999998} PREDS {{259 0 0 0-4842 {}}} SUCCS {{259 0 0 0-4844 {}} {130 0 0 0-4670 {}}} CYCLES {}}
set a(0-4844) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-192 LOC {1 0.0645032 3 0.24947124999999998 3 0.24947124999999998 3 0.6501121491127013 3 0.6501121491127013} PREDS {{259 0 0 0-4843 {}} {258 0 0 0-4840 {}}} SUCCS {{259 0 0 0-4845 {}} {258 0 0 0-4847 {}} {130 0 0 0-4670 {}}} CYCLES {}}
set a(0-4845) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#63 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-193 LOC {1 0.46514419999999995 3 0.65011225 3 0.65011225 3 0.65011225} PREDS {{259 0 0 0-4844 {}}} SUCCS {{259 0 1.564 0-4846 {}} {130 0 0 0-4670 {}}} CYCLES {}}
set a(0-4846) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-194 LOC {1 1.0 3 0.877 3 1.0 4 0.254999875 4 0.254999875} PREDS {{259 0 1.564 0-4845 {}}} SUCCS {{258 0 0 0-4670 {}}} CYCLES {}}
set a(0-4847) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-195 LOC {1 0.46514419999999995 3 0.65011225 3 0.65011225 3 0.65011225} PREDS {{258 0 0 0-4844 {}}} SUCCS {{259 0 1.564 0-4848 {}} {130 0 0 0-4670 {}}} CYCLES {}}
set a(0-4848) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-196 LOC {1 1.0 3 0.877 3 1.0 4 0.254999875 4 0.254999875} PREDS {{259 0 1.564 0-4847 {}}} SUCCS {{258 0 0 0-4670 {}}} CYCLES {}}
set a(0-4849) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#3(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-197 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-4839 {}} {772 0 0 0-4670 {}}} SUCCS {{259 0 0 0-4670 {}}} CYCLES {}}
set a(0-4850) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-198 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50402255} PREDS {{774 0 0 0-4895 {}}} SUCCS {{259 0 0 0-4851 {}} {130 0 0 0-4894 {}} {256 0 0 0-4895 {}}} CYCLES {}}
set a(0-4851) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(14:0))(13-1) TYPE READSLICE PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-199 LOC {0 1.0 1 0.0 1 0.0 5 0.50402255} PREDS {{259 0 0 0-4850 {}}} SUCCS {{258 0 0 0-4855 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4852) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-200 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50402255} PREDS {} SUCCS {{259 0 0 0-4853 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4853) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#10 TYPE READSLICE PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-201 LOC {0 1.0 1 0.0 1 0.0 5 0.50402255} PREDS {{259 0 0 0-4852 {}}} SUCCS {{259 0 0 0-4854 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4854) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-202 LOC {0 1.0 1 0.50402255 1 0.50402255 5 0.50402255} PREDS {{259 0 0 0-4853 {}}} SUCCS {{259 0 0 0-4855 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4855) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {0.78 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-203 LOC {1 0.0 1 0.50402255 1 0.50402255 1 0.6012339634615385 5 0.6012339634615385} PREDS {{259 0 0 0-4854 {}} {258 0 0 0-4851 {}}} SUCCS {{258 0 0 0-4858 {}} {258 0 0 0-4881 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4856) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-204 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.60123405} PREDS {{774 0 0 0-4895 {}}} SUCCS {{259 0 0 0-4857 {}} {130 0 0 0-4894 {}} {256 0 0 0-4895 {}}} CYCLES {}}
set a(0-4857) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(14:0))(0)#1 TYPE READSLICE PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-205 LOC {0 1.0 1 0.0 1 0.0 5 0.60123405} PREDS {{259 0 0 0-4856 {}}} SUCCS {{259 0 0 0-4858 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4858) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-206 LOC {1 0.09721149999999999 1 0.60123405 1 0.60123405 5 0.60123405} PREDS {{259 0 0 0-4857 {}} {258 0 0 0-4855 {}}} SUCCS {{259 0 1.955 0-4859 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4859) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-207 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-4858 {}} {774 0 1.955 0-4889 {}} {774 0 1.955 0-4882 {}}} SUCCS {{258 0 0 0-4874 {}} {256 0 0 0-4882 {}} {258 0 0 0-4884 {}} {256 0 0 0-4889 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4860) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-208 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-4895 {}}} SUCCS {{259 0 0 0-4861 {}} {130 0 0 0-4894 {}} {256 0 0 0-4895 {}}} CYCLES {}}
set a(0-4861) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(14:0))(13-0) TYPE READSLICE PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-209 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-4860 {}}} SUCCS {{258 0 0 0-4866 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4862) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-210 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-4863 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4863) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#11 TYPE READSLICE PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-211 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-4862 {}}} SUCCS {{259 0 0 0-4864 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4864) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-212 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-4863 {}}} SUCCS {{258 0 0 0-4866 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4865) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-213 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-4866 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4866) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-214 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-4865 {}} {258 0 0 0-4864 {}} {258 0 0 0-4861 {}}} SUCCS {{259 0 1.955 0-4867 {}} {258 0 1.955 0-4889 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4867) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-215 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-4866 {}} {774 0 1.955 0-4889 {}} {774 0 1.955 0-4882 {}}} SUCCS {{259 0 0 0-4868 {}} {256 0 0 0-4882 {}} {256 0 0 0-4889 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4868) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-216 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-4867 {}} {128 0 0 0-4872 {}}} SUCCS {{258 0 0 0-4872 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4869) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-217 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-4872 {}}} SUCCS {{258 0 0 0-4872 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4870) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-218 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-4872 {}}} SUCCS {{258 0 0 0-4872 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4871) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-219 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-4872 {}}} SUCCS {{259 0 0 0-4872 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4872) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-220 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-4871 {}} {258 0 0 0-4870 {}} {258 0 0 0-4869 {}} {258 0 0 0-4868 {}}} SUCCS {{128 0 0 0-4868 {}} {128 0 0 0-4869 {}} {128 0 0 0-4870 {}} {128 0 0 0-4871 {}} {259 0 0 0-4873 {}}} CYCLES {}}
set a(0-4873) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-221 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-4872 {}}} SUCCS {{259 0 0 0-4874 {}} {258 0 0 0-4883 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4874) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-222 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-4873 {}} {258 0 0 0-4859 {}}} SUCCS {{259 0 0 0-4875 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4875) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-223 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-4874 {}} {128 0 0 0-4877 {}}} SUCCS {{258 0 0 0-4877 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4876) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-224 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-4877 {}}} SUCCS {{259 0 0 0-4877 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4877) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-225 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-4876 {}} {258 0 0 0-4875 {}}} SUCCS {{128 0 0 0-4875 {}} {128 0 0 0-4876 {}} {259 0 0 0-4878 {}}} CYCLES {}}
set a(0-4878) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-226 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-4877 {}}} SUCCS {{258 0 1.955 0-4882 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4879) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-227 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.60123405} PREDS {{774 0 0 0-4895 {}}} SUCCS {{259 0 0 0-4880 {}} {130 0 0 0-4894 {}} {256 0 0 0-4895 {}}} CYCLES {}}
set a(0-4880) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(14:0))(0) TYPE READSLICE PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-228 LOC {0 1.0 1 0.0 1 0.0 7 0.60123405} PREDS {{259 0 0 0-4879 {}}} SUCCS {{259 0 0 0-4881 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4881) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-229 LOC {1 0.09721149999999999 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-4880 {}} {258 0 0 0-4855 {}}} SUCCS {{259 0 1.955 0-4882 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4882) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-230 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-4882 {}} {259 0 1.955 0-4881 {}} {258 0 1.955 0-4878 {}} {256 0 0 0-4867 {}} {256 0 0 0-4859 {}} {774 0 0 0-4889 {}}} SUCCS {{774 0 1.955 0-4859 {}} {774 0 1.955 0-4867 {}} {774 0 0 0-4882 {}} {258 0 0 0-4889 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4883) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-231 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-4873 {}}} SUCCS {{259 0 0 0-4884 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4884) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-232 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-4883 {}} {258 0 0 0-4859 {}}} SUCCS {{259 0 0 0-4885 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4885) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-233 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-4884 {}} {128 0 0 0-4887 {}}} SUCCS {{258 0 0 0-4887 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4886) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-234 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-4887 {}}} SUCCS {{259 0 0 0-4887 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4887) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-235 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-4886 {}} {258 0 0 0-4885 {}}} SUCCS {{128 0 0 0-4885 {}} {128 0 0 0-4886 {}} {259 0 0 0-4888 {}}} CYCLES {}}
set a(0-4888) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-236 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-4887 {}}} SUCCS {{259 0 1.955 0-4889 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4889) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-237 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-4889 {}} {259 0 1.955 0-4888 {}} {258 0 0 0-4882 {}} {256 0 0 0-4867 {}} {258 0 1.955 0-4866 {}} {256 0 0 0-4859 {}}} SUCCS {{774 0 1.955 0-4859 {}} {774 0 1.955 0-4867 {}} {774 0 0 0-4882 {}} {774 0 0 0-4889 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4890) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-238 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-4895 {}}} SUCCS {{259 0 0 0-4891 {}} {130 0 0 0-4894 {}} {256 0 0 0-4895 {}}} CYCLES {}}
set a(0-4891) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(14:0))(13-0)#1 TYPE READSLICE PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-239 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-4890 {}}} SUCCS {{259 0 0 0-4892 {}} {130 0 0 0-4894 {}}} CYCLES {}}
set a(0-4892) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-240 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-4891 {}}} SUCCS {{259 0 0 0-4893 {}} {130 0 0 0-4894 {}} {258 0 0 0-4895 {}}} CYCLES {}}
set a(0-4893) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(14:0))(14) TYPE READSLICE PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-241 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4892 {}}} SUCCS {{259 0 0 0-4894 {}}} CYCLES {}}
set a(0-4894) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4670 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-242 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4893 {}} {130 0 0 0-4892 {}} {130 0 0 0-4891 {}} {130 0 0 0-4890 {}} {130 0 0 0-4889 {}} {130 0 0 0-4888 {}} {130 0 0 0-4886 {}} {130 0 0 0-4885 {}} {130 0 0 0-4884 {}} {130 0 0 0-4883 {}} {130 0 0 0-4882 {}} {130 0 0 0-4881 {}} {130 0 0 0-4880 {}} {130 0 0 0-4879 {}} {130 0 0 0-4878 {}} {130 0 0 0-4876 {}} {130 0 0 0-4875 {}} {130 0 0 0-4874 {}} {130 0 0 0-4873 {}} {130 0 0 0-4871 {}} {130 0 0 0-4870 {}} {130 0 0 0-4869 {}} {130 0 0 0-4868 {}} {130 0 0 0-4867 {}} {130 0 0 0-4866 {}} {130 0 0 0-4865 {}} {130 0 0 0-4864 {}} {130 0 0 0-4863 {}} {130 0 0 0-4862 {}} {130 0 0 0-4861 {}} {130 0 0 0-4860 {}} {130 0 0 0-4859 {}} {130 0 0 0-4858 {}} {130 0 0 0-4857 {}} {130 0 0 0-4856 {}} {130 0 0 0-4855 {}} {130 0 0 0-4854 {}} {130 0 0 0-4853 {}} {130 0 0 0-4852 {}} {130 0 0 0-4851 {}} {130 0 0 0-4850 {}}} SUCCS {{129 0 0 0-4895 {}}} CYCLES {}}
set a(0-4895) {AREA_SCORE {} NAME asn(VEC_LOOP:j#3(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4670 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-4895 {}} {129 0 0 0-4894 {}} {258 0 0 0-4892 {}} {256 0 0 0-4890 {}} {256 0 0 0-4879 {}} {256 0 0 0-4860 {}} {256 0 0 0-4856 {}} {256 0 0 0-4850 {}}} SUCCS {{774 0 0 0-4850 {}} {774 0 0 0-4856 {}} {774 0 0 0-4860 {}} {774 0 0 0-4879 {}} {774 0 0 0-4890 {}} {772 0 0 0-4895 {}}} CYCLES {}}
set a(0-4670) {CHI {0-4850 0-4851 0-4852 0-4853 0-4854 0-4855 0-4856 0-4857 0-4858 0-4859 0-4860 0-4861 0-4862 0-4863 0-4864 0-4865 0-4866 0-4867 0-4868 0-4869 0-4870 0-4871 0-4872 0-4873 0-4874 0-4875 0-4876 0-4877 0-4878 0-4879 0-4880 0-4881 0-4882 0-4883 0-4884 0-4885 0-4886 0-4887 0-4888 0-4889 0-4890 0-4891 0-4892 0-4893 0-4894 0-4895} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-243 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-4849 {}} {258 0 0 0-4848 {}} {130 0 0 0-4847 {}} {258 0 0 0-4846 {}} {130 0 0 0-4845 {}} {130 0 0 0-4844 {}} {130 0 0 0-4843 {}} {130 0 0 0-4842 {}} {130 0 0 0-4841 {}} {130 0 0 0-4840 {}} {64 0 0 0-4839 {}} {64 0 0 0-4669 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-4849 {}} {131 0 0 0-4896 {}} {130 0 0 0-4897 {}} {130 0 0 0-4898 {}} {130 0 0 0-4899 {}} {130 0 0 0-4900 {}} {130 0 0 0-4901 {}} {130 0 0 0-4902 {}} {130 0 0 0-4903 {}} {130 0 0 0-4904 {}} {130 0 0 0-4905 {}} {64 0 0 0-4671 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-4896) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-3) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-244 LOC {4 1.0 5 0.9027885 5 0.9027885 5 0.9027885} PREDS {{131 0 0 0-4670 {}}} SUCCS {{259 0 0 0-4897 {}} {130 0 0 0-4905 {}}} CYCLES {}}
set a(0-4897) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-245 LOC {4 1.0 5 0.9027885 5 0.9027885 5 0.9027885} PREDS {{259 0 0 0-4896 {}} {130 0 0 0-4670 {}}} SUCCS {{259 0 0 0-4898 {}} {130 0 0 0-4905 {}}} CYCLES {}}
set a(0-4898) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-246 LOC {4 1.0 5 0.9027885 5 0.9027885 5 0.9027885} PREDS {{259 0 0 0-4897 {}} {130 0 0 0-4670 {}}} SUCCS {{258 0 0 0-4902 {}} {130 0 0 0-4905 {}}} CYCLES {}}
set a(0-4899) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-247 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.9027885} PREDS {{130 0 0 0-4670 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-4900 {}} {130 0 0 0-4905 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-4900) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#13 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-248 LOC {4 1.0 5 0.0 5 0.0 5 0.9027885} PREDS {{259 0 0 0-4899 {}} {130 0 0 0-4670 {}}} SUCCS {{259 0 0 0-4901 {}} {130 0 0 0-4905 {}}} CYCLES {}}
set a(0-4901) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-249 LOC {4 1.0 5 0.9027885 5 0.9027885 5 0.9027885} PREDS {{259 0 0 0-4900 {}} {130 0 0 0-4670 {}}} SUCCS {{259 0 0 0-4902 {}} {130 0 0 0-4905 {}}} CYCLES {}}
set a(0-4902) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME COMP_LOOP:acc TYPE ACCU DELAY {0.78 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-250 LOC {5 0.0 5 0.9027885 5 0.9027885 5 0.9999999134615385 5 0.9999999134615385} PREDS {{259 0 0 0-4901 {}} {258 0 0 0-4898 {}} {130 0 0 0-4670 {}}} SUCCS {{259 0 0 0-4903 {}} {130 0 0 0-4905 {}}} CYCLES {}}
set a(0-4903) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-251 LOC {5 0.09721149999999999 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-4902 {}} {130 0 0 0-4670 {}}} SUCCS {{259 0 0 0-4904 {}} {130 0 0 0-4905 {}}} CYCLES {}}
set a(0-4904) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-252 LOC {5 0.09721149999999999 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-4903 {}} {130 0 0 0-4670 {}}} SUCCS {{259 0 0 0-4905 {}}} CYCLES {}}
set a(0-4905) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-253 LOC {5 0.09721149999999999 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-4904 {}} {130 0 0 0-4903 {}} {130 0 0 0-4902 {}} {130 0 0 0-4901 {}} {130 0 0 0-4900 {}} {130 0 0 0-4899 {}} {130 0 0 0-4898 {}} {130 0 0 0-4897 {}} {130 0 0 0-4896 {}} {130 0 0 0-4670 {}}} SUCCS {{128 0 0 0-4912 {}} {64 0 0 0-4671 {}}} CYCLES {}}
set a(0-4906) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-254 LOC {0 1.0 4 0.0 4 0.0 4 0.0 4 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-4907 {}} {130 0 0 0-4671 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-4907) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#3 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-255 LOC {0 1.0 4 0.0 4 0.0 4 0.24947124999999998} PREDS {{259 0 0 0-4906 {}}} SUCCS {{259 0 0 0-4908 {}} {130 0 0 0-4671 {}}} CYCLES {}}
set a(0-4908) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-256 LOC {0 1.0 4 0.24947124999999998 4 0.24947124999999998 4 0.24947124999999998} PREDS {{259 0 0 0-4907 {}}} SUCCS {{259 0 0 0-4909 {}} {130 0 0 0-4671 {}}} CYCLES {}}
set a(0-4909) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-257 LOC {1 0.0645032 4 0.24947124999999998 4 0.24947124999999998 4 0.6501121491127013 4 0.6501121491127013} PREDS {{259 0 0 0-4908 {}} {258 0 0 0-4782 {}}} SUCCS {{259 0 1.564 0-4910 {}} {258 0 1.564 0-4911 {}} {130 0 0 0-4671 {}}} CYCLES {}}
set a(0-4910) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-258 LOC {1 1.0 4 0.877 4 1.0 5 0.254999875 5 0.254999875} PREDS {{259 0 1.564 0-4909 {}}} SUCCS {{258 0 0 0-4671 {}}} CYCLES {}}
set a(0-4911) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-259 LOC {1 1.0 4 0.877 4 1.0 5 0.254999875 5 0.254999875} PREDS {{258 0 1.564 0-4909 {}}} SUCCS {{258 0 0 0-4671 {}}} CYCLES {}}
set a(0-4912) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#4(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-260 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-4905 {}} {772 0 0 0-4671 {}}} SUCCS {{259 0 0 0-4671 {}}} CYCLES {}}
set a(0-4913) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-261 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {{774 0 0 0-4952 {}}} SUCCS {{259 0 0 0-4914 {}} {130 0 0 0-4951 {}} {256 0 0 0-4952 {}}} CYCLES {}}
set a(0-4914) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(14:0))(13-0) TYPE READSLICE PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-262 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-4913 {}}} SUCCS {{258 0 0 0-4918 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4915) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-263 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {} SUCCS {{259 0 0 0-4916 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4916) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#14 TYPE READSLICE PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-264 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-4915 {}}} SUCCS {{259 0 0 0-4917 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4917) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-265 LOC {0 1.0 1 0.50342155 1 0.50342155 5 0.50342155} PREDS {{259 0 0 0-4916 {}}} SUCCS {{259 0 0 0-4918 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4918) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-266 LOC {1 0.0 1 0.50342155 1 0.50342155 1 0.601233925 5 0.601233925} PREDS {{259 0 0 0-4917 {}} {258 0 0 0-4914 {}}} SUCCS {{259 0 1.955 0-4919 {}} {258 0 1.955 0-4939 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4919) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-267 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-4918 {}} {774 0 1.955 0-4946 {}} {774 0 1.955 0-4939 {}}} SUCCS {{258 0 0 0-4934 {}} {256 0 0 0-4939 {}} {258 0 0 0-4941 {}} {256 0 0 0-4946 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4920) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-268 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-4952 {}}} SUCCS {{259 0 0 0-4921 {}} {130 0 0 0-4951 {}} {256 0 0 0-4952 {}}} CYCLES {}}
set a(0-4921) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(14:0))(13-0)#1 TYPE READSLICE PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-269 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-4920 {}}} SUCCS {{258 0 0 0-4926 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4922) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-270 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-4923 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4923) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#15 TYPE READSLICE PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-271 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-4922 {}}} SUCCS {{259 0 0 0-4924 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4924) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-272 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-4923 {}}} SUCCS {{258 0 0 0-4926 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4925) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-273 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-4926 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4926) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-274 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-4925 {}} {258 0 0 0-4924 {}} {258 0 0 0-4921 {}}} SUCCS {{259 0 1.955 0-4927 {}} {258 0 1.955 0-4946 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4927) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-275 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-4926 {}} {774 0 1.955 0-4946 {}} {774 0 1.955 0-4939 {}}} SUCCS {{259 0 0 0-4928 {}} {256 0 0 0-4939 {}} {256 0 0 0-4946 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4928) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-276 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-4927 {}} {128 0 0 0-4932 {}}} SUCCS {{258 0 0 0-4932 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4929) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-277 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-4932 {}}} SUCCS {{258 0 0 0-4932 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4930) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-278 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-4932 {}}} SUCCS {{258 0 0 0-4932 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4931) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-279 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-4932 {}}} SUCCS {{259 0 0 0-4932 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4932) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-280 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-4931 {}} {258 0 0 0-4930 {}} {258 0 0 0-4929 {}} {258 0 0 0-4928 {}}} SUCCS {{128 0 0 0-4928 {}} {128 0 0 0-4929 {}} {128 0 0 0-4930 {}} {128 0 0 0-4931 {}} {259 0 0 0-4933 {}}} CYCLES {}}
set a(0-4933) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-281 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-4932 {}}} SUCCS {{259 0 0 0-4934 {}} {258 0 0 0-4940 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4934) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-282 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-4933 {}} {258 0 0 0-4919 {}}} SUCCS {{259 0 0 0-4935 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4935) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-283 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-4934 {}} {128 0 0 0-4937 {}}} SUCCS {{258 0 0 0-4937 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4936) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-284 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-4937 {}}} SUCCS {{259 0 0 0-4937 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4937) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-285 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-4936 {}} {258 0 0 0-4935 {}}} SUCCS {{128 0 0 0-4935 {}} {128 0 0 0-4936 {}} {259 0 0 0-4938 {}}} CYCLES {}}
set a(0-4938) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-286 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-4937 {}}} SUCCS {{259 0 1.955 0-4939 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4939) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-287 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-4939 {}} {259 0 1.955 0-4938 {}} {256 0 0 0-4927 {}} {256 0 0 0-4919 {}} {258 0 1.955 0-4918 {}} {774 0 0 0-4946 {}}} SUCCS {{774 0 1.955 0-4919 {}} {774 0 1.955 0-4927 {}} {774 0 0 0-4939 {}} {258 0 0 0-4946 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4940) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-288 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-4933 {}}} SUCCS {{259 0 0 0-4941 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4941) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-289 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-4940 {}} {258 0 0 0-4919 {}}} SUCCS {{259 0 0 0-4942 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4942) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-290 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-4941 {}} {128 0 0 0-4944 {}}} SUCCS {{258 0 0 0-4944 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4943) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-291 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-4944 {}}} SUCCS {{259 0 0 0-4944 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4944) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-292 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-4943 {}} {258 0 0 0-4942 {}}} SUCCS {{128 0 0 0-4942 {}} {128 0 0 0-4943 {}} {259 0 0 0-4945 {}}} CYCLES {}}
set a(0-4945) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-293 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-4944 {}}} SUCCS {{259 0 1.955 0-4946 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4946) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-294 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-4946 {}} {259 0 1.955 0-4945 {}} {258 0 0 0-4939 {}} {256 0 0 0-4927 {}} {258 0 1.955 0-4926 {}} {256 0 0 0-4919 {}}} SUCCS {{774 0 1.955 0-4919 {}} {774 0 1.955 0-4927 {}} {774 0 0 0-4939 {}} {774 0 0 0-4946 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4947) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-295 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-4952 {}}} SUCCS {{259 0 0 0-4948 {}} {130 0 0 0-4951 {}} {256 0 0 0-4952 {}}} CYCLES {}}
set a(0-4948) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(14:0))(13-0)#2 TYPE READSLICE PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-296 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-4947 {}}} SUCCS {{259 0 0 0-4949 {}} {130 0 0 0-4951 {}}} CYCLES {}}
set a(0-4949) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-297 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-4948 {}}} SUCCS {{259 0 0 0-4950 {}} {130 0 0 0-4951 {}} {258 0 0 0-4952 {}}} CYCLES {}}
set a(0-4950) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(14:0))(14) TYPE READSLICE PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-298 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4949 {}}} SUCCS {{259 0 0 0-4951 {}}} CYCLES {}}
set a(0-4951) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4671 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-299 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-4950 {}} {130 0 0 0-4949 {}} {130 0 0 0-4948 {}} {130 0 0 0-4947 {}} {130 0 0 0-4946 {}} {130 0 0 0-4945 {}} {130 0 0 0-4943 {}} {130 0 0 0-4942 {}} {130 0 0 0-4941 {}} {130 0 0 0-4940 {}} {130 0 0 0-4939 {}} {130 0 0 0-4938 {}} {130 0 0 0-4936 {}} {130 0 0 0-4935 {}} {130 0 0 0-4934 {}} {130 0 0 0-4933 {}} {130 0 0 0-4931 {}} {130 0 0 0-4930 {}} {130 0 0 0-4929 {}} {130 0 0 0-4928 {}} {130 0 0 0-4927 {}} {130 0 0 0-4926 {}} {130 0 0 0-4925 {}} {130 0 0 0-4924 {}} {130 0 0 0-4923 {}} {130 0 0 0-4922 {}} {130 0 0 0-4921 {}} {130 0 0 0-4920 {}} {130 0 0 0-4919 {}} {130 0 0 0-4918 {}} {130 0 0 0-4917 {}} {130 0 0 0-4916 {}} {130 0 0 0-4915 {}} {130 0 0 0-4914 {}} {130 0 0 0-4913 {}}} SUCCS {{129 0 0 0-4952 {}}} CYCLES {}}
set a(0-4952) {AREA_SCORE {} NAME asn(VEC_LOOP:j#4(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4671 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-4952 {}} {129 0 0 0-4951 {}} {258 0 0 0-4949 {}} {256 0 0 0-4947 {}} {256 0 0 0-4920 {}} {256 0 0 0-4913 {}}} SUCCS {{774 0 0 0-4913 {}} {774 0 0 0-4920 {}} {774 0 0 0-4947 {}} {772 0 0 0-4952 {}}} CYCLES {}}
set a(0-4671) {CHI {0-4913 0-4914 0-4915 0-4916 0-4917 0-4918 0-4919 0-4920 0-4921 0-4922 0-4923 0-4924 0-4925 0-4926 0-4927 0-4928 0-4929 0-4930 0-4931 0-4932 0-4933 0-4934 0-4935 0-4936 0-4937 0-4938 0-4939 0-4940 0-4941 0-4942 0-4943 0-4944 0-4945 0-4946 0-4947 0-4948 0-4949 0-4950 0-4951 0-4952} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-300 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-4912 {}} {258 0 0 0-4911 {}} {258 0 0 0-4910 {}} {130 0 0 0-4909 {}} {130 0 0 0-4908 {}} {130 0 0 0-4907 {}} {130 0 0 0-4906 {}} {64 0 0 0-4905 {}} {64 0 0 0-4670 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-4912 {}} {131 0 0 0-4953 {}} {130 0 0 0-4954 {}} {130 0 0 0-4955 {}} {130 0 0 0-4956 {}} {130 0 0 0-4957 {}} {130 0 0 0-4958 {}} {130 0 0 0-4959 {}} {130 0 0 0-4960 {}} {130 0 0 0-4961 {}} {130 0 0 0-4962 {}} {64 0 0 0-4672 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-4953) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-301 LOC {5 1.0 6 0.90158655 6 0.90158655 6 0.90158655} PREDS {{131 0 0 0-4671 {}}} SUCCS {{259 0 0 0-4954 {}} {130 0 0 0-4962 {}}} CYCLES {}}
set a(0-4954) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-302 LOC {5 1.0 6 0.90158655 6 0.90158655 6 0.90158655} PREDS {{259 0 0 0-4953 {}} {130 0 0 0-4671 {}}} SUCCS {{259 0 0 0-4955 {}} {130 0 0 0-4962 {}}} CYCLES {}}
set a(0-4955) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-303 LOC {5 1.0 6 0.90158655 6 0.90158655 6 0.90158655} PREDS {{259 0 0 0-4954 {}} {130 0 0 0-4671 {}}} SUCCS {{258 0 0 0-4959 {}} {130 0 0 0-4962 {}}} CYCLES {}}
set a(0-4956) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-304 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.90158655} PREDS {{130 0 0 0-4671 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-4957 {}} {130 0 0 0-4962 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-4957) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#16 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-305 LOC {5 1.0 6 0.0 6 0.0 6 0.90158655} PREDS {{259 0 0 0-4956 {}} {130 0 0 0-4671 {}}} SUCCS {{259 0 0 0-4958 {}} {130 0 0 0-4962 {}}} CYCLES {}}
set a(0-4958) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-306 LOC {5 1.0 6 0.90158655 6 0.90158655 6 0.90158655} PREDS {{259 0 0 0-4957 {}} {130 0 0 0-4671 {}}} SUCCS {{259 0 0 0-4959 {}} {130 0 0 0-4962 {}}} CYCLES {}}
set a(0-4959) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-307 LOC {6 0.0 6 0.90158655 6 0.90158655 6 0.9999998865384615 6 0.9999998865384615} PREDS {{259 0 0 0-4958 {}} {258 0 0 0-4955 {}} {130 0 0 0-4671 {}}} SUCCS {{259 0 0 0-4960 {}} {130 0 0 0-4962 {}}} CYCLES {}}
set a(0-4960) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-308 LOC {6 0.09841345 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-4959 {}} {130 0 0 0-4671 {}}} SUCCS {{259 0 0 0-4961 {}} {130 0 0 0-4962 {}}} CYCLES {}}
set a(0-4961) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-309 LOC {6 0.09841345 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-4960 {}} {130 0 0 0-4671 {}}} SUCCS {{259 0 0 0-4962 {}}} CYCLES {}}
set a(0-4962) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-310 LOC {6 0.09841345 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-4961 {}} {130 0 0 0-4960 {}} {130 0 0 0-4959 {}} {130 0 0 0-4958 {}} {130 0 0 0-4957 {}} {130 0 0 0-4956 {}} {130 0 0 0-4955 {}} {130 0 0 0-4954 {}} {130 0 0 0-4953 {}} {130 0 0 0-4671 {}}} SUCCS {{128 0 0 0-4972 {}} {64 0 0 0-4672 {}}} CYCLES {}}
set a(0-4963) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-311 LOC {1 0.03125 4 0.9667467999999999 4 0.9667467999999999 4 0.9999998801282051 5 0.24947113012820513} PREDS {{258 0 0 0-4715 {}}} SUCCS {{258 0 0 0-4967 {}} {130 0 0 0-4672 {}} {258 0 0 0-5456 {}} {258 0 0 0-5945 {}} {258 0 0 0-6433 {}}} CYCLES {}}
set a(0-4964) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-312 LOC {0 1.0 5 0.0 5 0.0 5 0.0 5 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-4965 {}} {130 0 0 0-4672 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-4965) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#17 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-313 LOC {0 1.0 5 0.0 5 0.0 5 0.24947124999999998} PREDS {{259 0 0 0-4964 {}}} SUCCS {{259 0 0 0-4966 {}} {130 0 0 0-4672 {}}} CYCLES {}}
set a(0-4966) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-314 LOC {0 1.0 5 0.24947124999999998 5 0.24947124999999998 5 0.24947124999999998} PREDS {{259 0 0 0-4965 {}}} SUCCS {{259 0 0 0-4967 {}} {130 0 0 0-4672 {}}} CYCLES {}}
set a(0-4967) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-315 LOC {1 0.0645032 5 0.24947124999999998 5 0.24947124999999998 5 0.6501121491127013 5 0.6501121491127013} PREDS {{259 0 0 0-4966 {}} {258 0 0 0-4963 {}}} SUCCS {{259 0 0 0-4968 {}} {258 0 0 0-4970 {}} {130 0 0 0-4672 {}}} CYCLES {}}
set a(0-4968) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#64 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-316 LOC {1 0.46514419999999995 5 0.65011225 5 0.65011225 5 0.65011225} PREDS {{259 0 0 0-4967 {}}} SUCCS {{259 0 1.564 0-4969 {}} {130 0 0 0-4672 {}}} CYCLES {}}
set a(0-4969) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-317 LOC {1 1.0 5 0.877 5 1.0 6 0.254999875 6 0.254999875} PREDS {{259 0 1.564 0-4968 {}}} SUCCS {{258 0 0 0-4672 {}}} CYCLES {}}
set a(0-4970) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-318 LOC {1 0.46514419999999995 5 0.65011225 5 0.65011225 5 0.65011225} PREDS {{258 0 0 0-4967 {}}} SUCCS {{259 0 1.564 0-4971 {}} {130 0 0 0-4672 {}}} CYCLES {}}
set a(0-4971) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-319 LOC {1 1.0 5 0.877 5 1.0 6 0.254999875 6 0.254999875} PREDS {{259 0 1.564 0-4970 {}}} SUCCS {{258 0 0 0-4672 {}}} CYCLES {}}
set a(0-4972) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#5(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-320 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-4962 {}} {772 0 0 0-4672 {}}} SUCCS {{259 0 0 0-4672 {}}} CYCLES {}}
set a(0-4973) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-321 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5046235} PREDS {{774 0 0 0-5018 {}}} SUCCS {{259 0 0 0-4974 {}} {130 0 0 0-5017 {}} {256 0 0 0-5018 {}}} CYCLES {}}
set a(0-4974) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(14:0))(13-2) TYPE READSLICE PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-322 LOC {0 1.0 1 0.0 1 0.0 5 0.5046235} PREDS {{259 0 0 0-4973 {}}} SUCCS {{258 0 0 0-4978 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4975) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-323 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5046235} PREDS {} SUCCS {{259 0 0 0-4976 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4976) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#18 TYPE READSLICE PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-324 LOC {0 1.0 1 0.0 1 0.0 5 0.5046235} PREDS {{259 0 0 0-4975 {}}} SUCCS {{259 0 0 0-4977 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4977) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-325 LOC {0 1.0 1 0.5046235 1 0.5046235 5 0.5046235} PREDS {{259 0 0 0-4976 {}}} SUCCS {{259 0 0 0-4978 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4978) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {0.77 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-326 LOC {1 0.0 1 0.5046235 1 0.5046235 1 0.6012339519230769 5 0.6012339519230769} PREDS {{259 0 0 0-4977 {}} {258 0 0 0-4974 {}}} SUCCS {{258 0 0 0-4981 {}} {258 0 0 0-5004 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4979) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-327 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.60123405} PREDS {{774 0 0 0-5018 {}}} SUCCS {{259 0 0 0-4980 {}} {130 0 0 0-5017 {}} {256 0 0 0-5018 {}}} CYCLES {}}
set a(0-4980) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(14:0))(1-0)#1 TYPE READSLICE PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-328 LOC {0 1.0 1 0.0 1 0.0 5 0.60123405} PREDS {{259 0 0 0-4979 {}}} SUCCS {{259 0 0 0-4981 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4981) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-329 LOC {1 0.09661054999999999 1 0.60123405 1 0.60123405 5 0.60123405} PREDS {{259 0 0 0-4980 {}} {258 0 0 0-4978 {}}} SUCCS {{259 0 1.955 0-4982 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4982) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-330 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-4981 {}} {774 0 1.955 0-5012 {}} {774 0 1.955 0-5005 {}}} SUCCS {{258 0 0 0-4997 {}} {256 0 0 0-5005 {}} {258 0 0 0-5007 {}} {256 0 0 0-5012 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4983) {AREA_SCORE {} NAME VEC_LOOP:j:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-331 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5018 {}}} SUCCS {{259 0 0 0-4984 {}} {130 0 0 0-5017 {}} {256 0 0 0-5018 {}}} CYCLES {}}
set a(0-4984) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(14:0))(13-0) TYPE READSLICE PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-332 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-4983 {}}} SUCCS {{258 0 0 0-4989 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4985) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-333 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-4986 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4986) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#19 TYPE READSLICE PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-334 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-4985 {}}} SUCCS {{259 0 0 0-4987 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4987) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-335 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-4986 {}}} SUCCS {{258 0 0 0-4989 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4988) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-336 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-4989 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4989) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-337 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-4988 {}} {258 0 0 0-4987 {}} {258 0 0 0-4984 {}}} SUCCS {{259 0 1.955 0-4990 {}} {258 0 1.955 0-5012 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4990) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-338 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-4989 {}} {774 0 1.955 0-5012 {}} {774 0 1.955 0-5005 {}}} SUCCS {{259 0 0 0-4991 {}} {256 0 0 0-5005 {}} {256 0 0 0-5012 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4991) {AREA_SCORE {} NAME COMP_LOOP-5:mult.x TYPE {C-CORE PORT} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-339 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-4990 {}} {128 0 0 0-4995 {}}} SUCCS {{258 0 0 0-4995 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4992) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y TYPE {C-CORE PORT} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-340 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-4995 {}}} SUCCS {{258 0 0 0-4995 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4993) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y_ TYPE {C-CORE PORT} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-341 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-4995 {}}} SUCCS {{258 0 0 0-4995 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4994) {AREA_SCORE {} NAME COMP_LOOP-5:mult.p TYPE {C-CORE PORT} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-342 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-4995 {}}} SUCCS {{259 0 0 0-4995 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4995) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-5:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-343 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-4994 {}} {258 0 0 0-4993 {}} {258 0 0 0-4992 {}} {258 0 0 0-4991 {}}} SUCCS {{128 0 0 0-4991 {}} {128 0 0 0-4992 {}} {128 0 0 0-4993 {}} {128 0 0 0-4994 {}} {259 0 0 0-4996 {}}} CYCLES {}}
set a(0-4996) {AREA_SCORE {} NAME COMP_LOOP-5:mult.return TYPE {C-CORE PORT} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-344 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-4995 {}}} SUCCS {{259 0 0 0-4997 {}} {258 0 0 0-5006 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4997) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-345 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-4996 {}} {258 0 0 0-4982 {}}} SUCCS {{259 0 0 0-4998 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4998) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-346 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-4997 {}} {128 0 0 0-5000 {}}} SUCCS {{258 0 0 0-5000 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-4999) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-347 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5000 {}}} SUCCS {{259 0 0 0-5000 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-5000) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-348 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-4999 {}} {258 0 0 0-4998 {}}} SUCCS {{128 0 0 0-4998 {}} {128 0 0 0-4999 {}} {259 0 0 0-5001 {}}} CYCLES {}}
set a(0-5001) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-349 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5000 {}}} SUCCS {{258 0 1.955 0-5005 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-5002) {AREA_SCORE {} NAME VEC_LOOP:j:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-350 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.60123405} PREDS {{774 0 0 0-5018 {}}} SUCCS {{259 0 0 0-5003 {}} {130 0 0 0-5017 {}} {256 0 0 0-5018 {}}} CYCLES {}}
set a(0-5003) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(14:0))(1-0) TYPE READSLICE PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-351 LOC {0 1.0 1 0.0 1 0.0 7 0.60123405} PREDS {{259 0 0 0-5002 {}}} SUCCS {{259 0 0 0-5004 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-5004) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-352 LOC {1 0.09661054999999999 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5003 {}} {258 0 0 0-4978 {}}} SUCCS {{259 0 1.955 0-5005 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-5005) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-353 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5005 {}} {259 0 1.955 0-5004 {}} {258 0 1.955 0-5001 {}} {256 0 0 0-4990 {}} {256 0 0 0-4982 {}} {774 0 0 0-5012 {}}} SUCCS {{774 0 1.955 0-4982 {}} {774 0 1.955 0-4990 {}} {774 0 0 0-5005 {}} {258 0 0 0-5012 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-5006) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-354 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-4996 {}}} SUCCS {{259 0 0 0-5007 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-5007) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-355 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5006 {}} {258 0 0 0-4982 {}}} SUCCS {{259 0 0 0-5008 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-5008) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-356 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5007 {}} {128 0 0 0-5010 {}}} SUCCS {{258 0 0 0-5010 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-5009) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-357 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5010 {}}} SUCCS {{259 0 0 0-5010 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-5010) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-358 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5009 {}} {258 0 0 0-5008 {}}} SUCCS {{128 0 0 0-5008 {}} {128 0 0 0-5009 {}} {259 0 0 0-5011 {}}} CYCLES {}}
set a(0-5011) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-359 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5010 {}}} SUCCS {{259 0 1.955 0-5012 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-5012) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-360 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5012 {}} {259 0 1.955 0-5011 {}} {258 0 0 0-5005 {}} {256 0 0 0-4990 {}} {258 0 1.955 0-4989 {}} {256 0 0 0-4982 {}}} SUCCS {{774 0 1.955 0-4982 {}} {774 0 1.955 0-4990 {}} {774 0 0 0-5005 {}} {774 0 0 0-5012 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-5013) {AREA_SCORE {} NAME VEC_LOOP:j:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-361 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5018 {}}} SUCCS {{259 0 0 0-5014 {}} {130 0 0 0-5017 {}} {256 0 0 0-5018 {}}} CYCLES {}}
set a(0-5014) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(14:0))(13-0)#1 TYPE READSLICE PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-362 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5013 {}}} SUCCS {{259 0 0 0-5015 {}} {130 0 0 0-5017 {}}} CYCLES {}}
set a(0-5015) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-363 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5014 {}}} SUCCS {{259 0 0 0-5016 {}} {130 0 0 0-5017 {}} {258 0 0 0-5018 {}}} CYCLES {}}
set a(0-5016) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(14:0))(14) TYPE READSLICE PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-364 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5015 {}}} SUCCS {{259 0 0 0-5017 {}}} CYCLES {}}
set a(0-5017) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4672 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-365 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5016 {}} {130 0 0 0-5015 {}} {130 0 0 0-5014 {}} {130 0 0 0-5013 {}} {130 0 0 0-5012 {}} {130 0 0 0-5011 {}} {130 0 0 0-5009 {}} {130 0 0 0-5008 {}} {130 0 0 0-5007 {}} {130 0 0 0-5006 {}} {130 0 0 0-5005 {}} {130 0 0 0-5004 {}} {130 0 0 0-5003 {}} {130 0 0 0-5002 {}} {130 0 0 0-5001 {}} {130 0 0 0-4999 {}} {130 0 0 0-4998 {}} {130 0 0 0-4997 {}} {130 0 0 0-4996 {}} {130 0 0 0-4994 {}} {130 0 0 0-4993 {}} {130 0 0 0-4992 {}} {130 0 0 0-4991 {}} {130 0 0 0-4990 {}} {130 0 0 0-4989 {}} {130 0 0 0-4988 {}} {130 0 0 0-4987 {}} {130 0 0 0-4986 {}} {130 0 0 0-4985 {}} {130 0 0 0-4984 {}} {130 0 0 0-4983 {}} {130 0 0 0-4982 {}} {130 0 0 0-4981 {}} {130 0 0 0-4980 {}} {130 0 0 0-4979 {}} {130 0 0 0-4978 {}} {130 0 0 0-4977 {}} {130 0 0 0-4976 {}} {130 0 0 0-4975 {}} {130 0 0 0-4974 {}} {130 0 0 0-4973 {}}} SUCCS {{129 0 0 0-5018 {}}} CYCLES {}}
set a(0-5018) {AREA_SCORE {} NAME asn(VEC_LOOP:j#5(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4672 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5018 {}} {129 0 0 0-5017 {}} {258 0 0 0-5015 {}} {256 0 0 0-5013 {}} {256 0 0 0-5002 {}} {256 0 0 0-4983 {}} {256 0 0 0-4979 {}} {256 0 0 0-4973 {}}} SUCCS {{774 0 0 0-4973 {}} {774 0 0 0-4979 {}} {774 0 0 0-4983 {}} {774 0 0 0-5002 {}} {774 0 0 0-5013 {}} {772 0 0 0-5018 {}}} CYCLES {}}
set a(0-4672) {CHI {0-4973 0-4974 0-4975 0-4976 0-4977 0-4978 0-4979 0-4980 0-4981 0-4982 0-4983 0-4984 0-4985 0-4986 0-4987 0-4988 0-4989 0-4990 0-4991 0-4992 0-4993 0-4994 0-4995 0-4996 0-4997 0-4998 0-4999 0-5000 0-5001 0-5002 0-5003 0-5004 0-5005 0-5006 0-5007 0-5008 0-5009 0-5010 0-5011 0-5012 0-5013 0-5014 0-5015 0-5016 0-5017 0-5018} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-366 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-4972 {}} {258 0 0 0-4971 {}} {130 0 0 0-4970 {}} {258 0 0 0-4969 {}} {130 0 0 0-4968 {}} {130 0 0 0-4967 {}} {130 0 0 0-4966 {}} {130 0 0 0-4965 {}} {130 0 0 0-4964 {}} {130 0 0 0-4963 {}} {64 0 0 0-4962 {}} {64 0 0 0-4671 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-4972 {}} {131 0 0 0-5019 {}} {130 0 0 0-5020 {}} {130 0 0 0-5021 {}} {130 0 0 0-5022 {}} {130 0 0 0-5023 {}} {130 0 0 0-5024 {}} {130 0 0 0-5025 {}} {130 0 0 0-5026 {}} {130 0 0 0-5027 {}} {130 0 0 0-5028 {}} {64 0 0 0-4673 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5019) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-367 LOC {6 1.0 7 0.90158655 7 0.90158655 7 0.90158655} PREDS {{131 0 0 0-4672 {}}} SUCCS {{259 0 0 0-5020 {}} {130 0 0 0-5028 {}}} CYCLES {}}
set a(0-5020) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-368 LOC {6 1.0 7 0.90158655 7 0.90158655 7 0.90158655} PREDS {{259 0 0 0-5019 {}} {130 0 0 0-4672 {}}} SUCCS {{259 0 0 0-5021 {}} {130 0 0 0-5028 {}}} CYCLES {}}
set a(0-5021) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-369 LOC {6 1.0 7 0.90158655 7 0.90158655 7 0.90158655} PREDS {{259 0 0 0-5020 {}} {130 0 0 0-4672 {}}} SUCCS {{258 0 0 0-5025 {}} {130 0 0 0-5028 {}}} CYCLES {}}
set a(0-5022) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-370 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.90158655} PREDS {{130 0 0 0-4672 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5023 {}} {130 0 0 0-5028 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5023) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#20 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-371 LOC {6 1.0 7 0.0 7 0.0 7 0.90158655} PREDS {{259 0 0 0-5022 {}} {130 0 0 0-4672 {}}} SUCCS {{259 0 0 0-5024 {}} {130 0 0 0-5028 {}}} CYCLES {}}
set a(0-5024) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-372 LOC {6 1.0 7 0.90158655 7 0.90158655 7 0.90158655} PREDS {{259 0 0 0-5023 {}} {130 0 0 0-4672 {}}} SUCCS {{259 0 0 0-5025 {}} {130 0 0 0-5028 {}}} CYCLES {}}
set a(0-5025) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-373 LOC {7 0.0 7 0.90158655 7 0.90158655 7 0.9999998865384615 7 0.9999998865384615} PREDS {{259 0 0 0-5024 {}} {258 0 0 0-5021 {}} {130 0 0 0-4672 {}}} SUCCS {{259 0 0 0-5026 {}} {130 0 0 0-5028 {}}} CYCLES {}}
set a(0-5026) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-374 LOC {7 0.09841345 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5025 {}} {130 0 0 0-4672 {}}} SUCCS {{259 0 0 0-5027 {}} {130 0 0 0-5028 {}}} CYCLES {}}
set a(0-5027) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-375 LOC {7 0.09841345 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5026 {}} {130 0 0 0-4672 {}}} SUCCS {{259 0 0 0-5028 {}}} CYCLES {}}
set a(0-5028) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-376 LOC {7 0.09841345 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5027 {}} {130 0 0 0-5026 {}} {130 0 0 0-5025 {}} {130 0 0 0-5024 {}} {130 0 0 0-5023 {}} {130 0 0 0-5022 {}} {130 0 0 0-5021 {}} {130 0 0 0-5020 {}} {130 0 0 0-5019 {}} {130 0 0 0-4672 {}}} SUCCS {{128 0 0 0-5035 {}} {64 0 0 0-4673 {}}} CYCLES {}}
set a(0-5029) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-377 LOC {0 1.0 6 0.0 6 0.0 6 0.0 6 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5030 {}} {130 0 0 0-4673 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5030) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#21 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-378 LOC {0 1.0 6 0.0 6 0.0 6 0.24947124999999998} PREDS {{259 0 0 0-5029 {}}} SUCCS {{259 0 0 0-5031 {}} {130 0 0 0-4673 {}}} CYCLES {}}
set a(0-5031) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#5 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-379 LOC {0 1.0 6 0.24947124999999998 6 0.24947124999999998 6 0.24947124999999998} PREDS {{259 0 0 0-5030 {}}} SUCCS {{259 0 0 0-5032 {}} {130 0 0 0-4673 {}}} CYCLES {}}
set a(0-5032) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-380 LOC {1 0.0645032 6 0.24947124999999998 6 0.24947124999999998 6 0.6501121491127013 6 0.6501121491127013} PREDS {{259 0 0 0-5031 {}} {258 0 0 0-4782 {}}} SUCCS {{259 0 1.564 0-5033 {}} {258 0 1.564 0-5034 {}} {130 0 0 0-4673 {}}} CYCLES {}}
set a(0-5033) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-381 LOC {1 1.0 6 0.877 6 1.0 7 0.254999875 7 0.254999875} PREDS {{259 0 1.564 0-5032 {}}} SUCCS {{258 0 0 0-4673 {}}} CYCLES {}}
set a(0-5034) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-382 LOC {1 1.0 6 0.877 6 1.0 7 0.254999875 7 0.254999875} PREDS {{258 0 1.564 0-5032 {}}} SUCCS {{258 0 0 0-4673 {}}} CYCLES {}}
set a(0-5035) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#6(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-383 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-5028 {}} {772 0 0 0-4673 {}}} SUCCS {{259 0 0 0-4673 {}}} CYCLES {}}
set a(0-5036) {AREA_SCORE {} NAME VEC_LOOP:j:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-384 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {{774 0 0 0-5075 {}}} SUCCS {{259 0 0 0-5037 {}} {130 0 0 0-5074 {}} {256 0 0 0-5075 {}}} CYCLES {}}
set a(0-5037) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(14:0))(13-0) TYPE READSLICE PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-385 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-5036 {}}} SUCCS {{258 0 0 0-5041 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5038) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-386 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {} SUCCS {{259 0 0 0-5039 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5039) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#22 TYPE READSLICE PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-387 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-5038 {}}} SUCCS {{259 0 0 0-5040 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5040) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-388 LOC {0 1.0 1 0.50342155 1 0.50342155 5 0.50342155} PREDS {{259 0 0 0-5039 {}}} SUCCS {{259 0 0 0-5041 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5041) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-389 LOC {1 0.0 1 0.50342155 1 0.50342155 1 0.601233925 5 0.601233925} PREDS {{259 0 0 0-5040 {}} {258 0 0 0-5037 {}}} SUCCS {{259 0 1.955 0-5042 {}} {258 0 1.955 0-5062 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5042) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-390 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-5041 {}} {774 0 1.955 0-5069 {}} {774 0 1.955 0-5062 {}}} SUCCS {{258 0 0 0-5057 {}} {256 0 0 0-5062 {}} {258 0 0 0-5064 {}} {256 0 0 0-5069 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5043) {AREA_SCORE {} NAME VEC_LOOP:j:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-391 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5075 {}}} SUCCS {{259 0 0 0-5044 {}} {130 0 0 0-5074 {}} {256 0 0 0-5075 {}}} CYCLES {}}
set a(0-5044) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(14:0))(13-0)#1 TYPE READSLICE PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-392 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5043 {}}} SUCCS {{258 0 0 0-5049 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5045) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-393 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5046 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5046) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#23 TYPE READSLICE PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-394 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5045 {}}} SUCCS {{259 0 0 0-5047 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5047) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-395 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-5046 {}}} SUCCS {{258 0 0 0-5049 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5048) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-396 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5049 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5049) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-397 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-5048 {}} {258 0 0 0-5047 {}} {258 0 0 0-5044 {}}} SUCCS {{259 0 1.955 0-5050 {}} {258 0 1.955 0-5069 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5050) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-398 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-5049 {}} {774 0 1.955 0-5069 {}} {774 0 1.955 0-5062 {}}} SUCCS {{259 0 0 0-5051 {}} {256 0 0 0-5062 {}} {256 0 0 0-5069 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5051) {AREA_SCORE {} NAME COMP_LOOP-6:mult.x TYPE {C-CORE PORT} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-399 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-5050 {}} {128 0 0 0-5055 {}}} SUCCS {{258 0 0 0-5055 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5052) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y TYPE {C-CORE PORT} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-400 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5055 {}}} SUCCS {{258 0 0 0-5055 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5053) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y_ TYPE {C-CORE PORT} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-401 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5055 {}}} SUCCS {{258 0 0 0-5055 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5054) {AREA_SCORE {} NAME COMP_LOOP-6:mult.p TYPE {C-CORE PORT} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-402 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5055 {}}} SUCCS {{259 0 0 0-5055 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5055) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-6:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-403 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-5054 {}} {258 0 0 0-5053 {}} {258 0 0 0-5052 {}} {258 0 0 0-5051 {}}} SUCCS {{128 0 0 0-5051 {}} {128 0 0 0-5052 {}} {128 0 0 0-5053 {}} {128 0 0 0-5054 {}} {259 0 0 0-5056 {}}} CYCLES {}}
set a(0-5056) {AREA_SCORE {} NAME COMP_LOOP-6:mult.return TYPE {C-CORE PORT} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-404 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-5055 {}}} SUCCS {{259 0 0 0-5057 {}} {258 0 0 0-5063 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5057) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-405 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-5056 {}} {258 0 0 0-5042 {}}} SUCCS {{259 0 0 0-5058 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5058) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-406 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-5057 {}} {128 0 0 0-5060 {}}} SUCCS {{258 0 0 0-5060 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5059) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-407 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5060 {}}} SUCCS {{259 0 0 0-5060 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5060) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-408 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-5059 {}} {258 0 0 0-5058 {}}} SUCCS {{128 0 0 0-5058 {}} {128 0 0 0-5059 {}} {259 0 0 0-5061 {}}} CYCLES {}}
set a(0-5061) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-409 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5060 {}}} SUCCS {{259 0 1.955 0-5062 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5062) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-410 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5062 {}} {259 0 1.955 0-5061 {}} {256 0 0 0-5050 {}} {256 0 0 0-5042 {}} {258 0 1.955 0-5041 {}} {774 0 0 0-5069 {}}} SUCCS {{774 0 1.955 0-5042 {}} {774 0 1.955 0-5050 {}} {774 0 0 0-5062 {}} {258 0 0 0-5069 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5063) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-411 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-5056 {}}} SUCCS {{259 0 0 0-5064 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5064) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-412 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5063 {}} {258 0 0 0-5042 {}}} SUCCS {{259 0 0 0-5065 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5065) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-413 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5064 {}} {128 0 0 0-5067 {}}} SUCCS {{258 0 0 0-5067 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5066) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-414 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5067 {}}} SUCCS {{259 0 0 0-5067 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5067) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-415 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5066 {}} {258 0 0 0-5065 {}}} SUCCS {{128 0 0 0-5065 {}} {128 0 0 0-5066 {}} {259 0 0 0-5068 {}}} CYCLES {}}
set a(0-5068) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-416 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5067 {}}} SUCCS {{259 0 1.955 0-5069 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5069) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-417 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5069 {}} {259 0 1.955 0-5068 {}} {258 0 0 0-5062 {}} {256 0 0 0-5050 {}} {258 0 1.955 0-5049 {}} {256 0 0 0-5042 {}}} SUCCS {{774 0 1.955 0-5042 {}} {774 0 1.955 0-5050 {}} {774 0 0 0-5062 {}} {774 0 0 0-5069 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5070) {AREA_SCORE {} NAME VEC_LOOP:j:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-418 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5075 {}}} SUCCS {{259 0 0 0-5071 {}} {130 0 0 0-5074 {}} {256 0 0 0-5075 {}}} CYCLES {}}
set a(0-5071) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(14:0))(13-0)#2 TYPE READSLICE PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-419 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5070 {}}} SUCCS {{259 0 0 0-5072 {}} {130 0 0 0-5074 {}}} CYCLES {}}
set a(0-5072) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-420 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5071 {}}} SUCCS {{259 0 0 0-5073 {}} {130 0 0 0-5074 {}} {258 0 0 0-5075 {}}} CYCLES {}}
set a(0-5073) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(14:0))(14) TYPE READSLICE PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-421 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5072 {}}} SUCCS {{259 0 0 0-5074 {}}} CYCLES {}}
set a(0-5074) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4673 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-422 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5073 {}} {130 0 0 0-5072 {}} {130 0 0 0-5071 {}} {130 0 0 0-5070 {}} {130 0 0 0-5069 {}} {130 0 0 0-5068 {}} {130 0 0 0-5066 {}} {130 0 0 0-5065 {}} {130 0 0 0-5064 {}} {130 0 0 0-5063 {}} {130 0 0 0-5062 {}} {130 0 0 0-5061 {}} {130 0 0 0-5059 {}} {130 0 0 0-5058 {}} {130 0 0 0-5057 {}} {130 0 0 0-5056 {}} {130 0 0 0-5054 {}} {130 0 0 0-5053 {}} {130 0 0 0-5052 {}} {130 0 0 0-5051 {}} {130 0 0 0-5050 {}} {130 0 0 0-5049 {}} {130 0 0 0-5048 {}} {130 0 0 0-5047 {}} {130 0 0 0-5046 {}} {130 0 0 0-5045 {}} {130 0 0 0-5044 {}} {130 0 0 0-5043 {}} {130 0 0 0-5042 {}} {130 0 0 0-5041 {}} {130 0 0 0-5040 {}} {130 0 0 0-5039 {}} {130 0 0 0-5038 {}} {130 0 0 0-5037 {}} {130 0 0 0-5036 {}}} SUCCS {{129 0 0 0-5075 {}}} CYCLES {}}
set a(0-5075) {AREA_SCORE {} NAME asn(VEC_LOOP:j#6(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4673 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5075 {}} {129 0 0 0-5074 {}} {258 0 0 0-5072 {}} {256 0 0 0-5070 {}} {256 0 0 0-5043 {}} {256 0 0 0-5036 {}}} SUCCS {{774 0 0 0-5036 {}} {774 0 0 0-5043 {}} {774 0 0 0-5070 {}} {772 0 0 0-5075 {}}} CYCLES {}}
set a(0-4673) {CHI {0-5036 0-5037 0-5038 0-5039 0-5040 0-5041 0-5042 0-5043 0-5044 0-5045 0-5046 0-5047 0-5048 0-5049 0-5050 0-5051 0-5052 0-5053 0-5054 0-5055 0-5056 0-5057 0-5058 0-5059 0-5060 0-5061 0-5062 0-5063 0-5064 0-5065 0-5066 0-5067 0-5068 0-5069 0-5070 0-5071 0-5072 0-5073 0-5074 0-5075} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-423 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-5035 {}} {258 0 0 0-5034 {}} {258 0 0 0-5033 {}} {130 0 0 0-5032 {}} {130 0 0 0-5031 {}} {130 0 0 0-5030 {}} {130 0 0 0-5029 {}} {64 0 0 0-5028 {}} {64 0 0 0-4672 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-5035 {}} {131 0 0 0-5076 {}} {130 0 0 0-5077 {}} {130 0 0 0-5078 {}} {130 0 0 0-5079 {}} {130 0 0 0-5080 {}} {130 0 0 0-5081 {}} {130 0 0 0-5082 {}} {130 0 0 0-5083 {}} {130 0 0 0-5084 {}} {130 0 0 0-5085 {}} {64 0 0 0-4674 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5076) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-424 LOC {7 1.0 8 0.90158655 8 0.90158655 8 0.90158655} PREDS {{131 0 0 0-4673 {}}} SUCCS {{259 0 0 0-5077 {}} {130 0 0 0-5085 {}}} CYCLES {}}
set a(0-5077) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-425 LOC {7 1.0 8 0.90158655 8 0.90158655 8 0.90158655} PREDS {{259 0 0 0-5076 {}} {130 0 0 0-4673 {}}} SUCCS {{259 0 0 0-5078 {}} {130 0 0 0-5085 {}}} CYCLES {}}
set a(0-5078) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-426 LOC {7 1.0 8 0.90158655 8 0.90158655 8 0.90158655} PREDS {{259 0 0 0-5077 {}} {130 0 0 0-4673 {}}} SUCCS {{258 0 0 0-5082 {}} {130 0 0 0-5085 {}}} CYCLES {}}
set a(0-5079) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-427 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.90158655} PREDS {{130 0 0 0-4673 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5080 {}} {130 0 0 0-5085 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5080) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#25 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-428 LOC {7 1.0 8 0.0 8 0.0 8 0.90158655} PREDS {{259 0 0 0-5079 {}} {130 0 0 0-4673 {}}} SUCCS {{259 0 0 0-5081 {}} {130 0 0 0-5085 {}}} CYCLES {}}
set a(0-5081) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-429 LOC {7 1.0 8 0.90158655 8 0.90158655 8 0.90158655} PREDS {{259 0 0 0-5080 {}} {130 0 0 0-4673 {}}} SUCCS {{259 0 0 0-5082 {}} {130 0 0 0-5085 {}}} CYCLES {}}
set a(0-5082) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-430 LOC {8 0.0 8 0.90158655 8 0.90158655 8 0.9999998865384615 8 0.9999998865384615} PREDS {{259 0 0 0-5081 {}} {258 0 0 0-5078 {}} {130 0 0 0-4673 {}}} SUCCS {{259 0 0 0-5083 {}} {130 0 0 0-5085 {}}} CYCLES {}}
set a(0-5083) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-431 LOC {8 0.09841345 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-5082 {}} {130 0 0 0-4673 {}}} SUCCS {{259 0 0 0-5084 {}} {130 0 0 0-5085 {}}} CYCLES {}}
set a(0-5084) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-432 LOC {8 0.09841345 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-5083 {}} {130 0 0 0-4673 {}}} SUCCS {{259 0 0 0-5085 {}}} CYCLES {}}
set a(0-5085) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-433 LOC {8 0.09841345 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-5084 {}} {130 0 0 0-5083 {}} {130 0 0 0-5082 {}} {130 0 0 0-5081 {}} {130 0 0 0-5080 {}} {130 0 0 0-5079 {}} {130 0 0 0-5078 {}} {130 0 0 0-5077 {}} {130 0 0 0-5076 {}} {130 0 0 0-4673 {}}} SUCCS {{128 0 0 0-5094 {}} {64 0 0 0-4674 {}}} CYCLES {}}
set a(0-5086) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-434 LOC {0 1.0 7 0.0 7 0.0 7 0.0 7 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5087 {}} {130 0 0 0-4674 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5087) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#12 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-435 LOC {0 1.0 7 0.0 7 0.0 7 0.24947124999999998} PREDS {{259 0 0 0-5086 {}}} SUCCS {{259 0 0 0-5088 {}} {130 0 0 0-4674 {}}} CYCLES {}}
set a(0-5088) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#6 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-436 LOC {0 1.0 7 0.24947124999999998 7 0.24947124999999998 7 0.24947124999999998} PREDS {{259 0 0 0-5087 {}}} SUCCS {{259 0 0 0-5089 {}} {130 0 0 0-4674 {}}} CYCLES {}}
set a(0-5089) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-437 LOC {1 0.0645032 7 0.24947124999999998 7 0.24947124999999998 7 0.6501121491127013 7 0.6501121491127013} PREDS {{259 0 0 0-5088 {}} {258 0 0 0-4840 {}}} SUCCS {{259 0 0 0-5090 {}} {258 0 0 0-5092 {}} {130 0 0 0-4674 {}}} CYCLES {}}
set a(0-5090) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#65 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-438 LOC {1 0.46514419999999995 7 0.65011225 7 0.65011225 7 0.65011225} PREDS {{259 0 0 0-5089 {}}} SUCCS {{259 0 1.564 0-5091 {}} {130 0 0 0-4674 {}}} CYCLES {}}
set a(0-5091) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-439 LOC {1 1.0 7 0.877 7 1.0 8 0.254999875 8 0.254999875} PREDS {{259 0 1.564 0-5090 {}}} SUCCS {{258 0 0 0-4674 {}}} CYCLES {}}
set a(0-5092) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#3 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-440 LOC {1 0.46514419999999995 7 0.65011225 7 0.65011225 7 0.65011225} PREDS {{258 0 0 0-5089 {}}} SUCCS {{259 0 1.564 0-5093 {}} {130 0 0 0-4674 {}}} CYCLES {}}
set a(0-5093) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-441 LOC {1 1.0 7 0.877 7 1.0 8 0.254999875 8 0.254999875} PREDS {{259 0 1.564 0-5092 {}}} SUCCS {{258 0 0 0-4674 {}}} CYCLES {}}
set a(0-5094) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#7(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-442 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-5085 {}} {772 0 0 0-4674 {}}} SUCCS {{259 0 0 0-4674 {}}} CYCLES {}}
set a(0-5095) {AREA_SCORE {} NAME VEC_LOOP:j:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-443 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50402255} PREDS {{774 0 0 0-5140 {}}} SUCCS {{259 0 0 0-5096 {}} {130 0 0 0-5139 {}} {256 0 0 0-5140 {}}} CYCLES {}}
set a(0-5096) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(14:0))(13-1) TYPE READSLICE PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-444 LOC {0 1.0 1 0.0 1 0.0 5 0.50402255} PREDS {{259 0 0 0-5095 {}}} SUCCS {{258 0 0 0-5100 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5097) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-445 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50402255} PREDS {} SUCCS {{259 0 0 0-5098 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5098) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#26 TYPE READSLICE PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-446 LOC {0 1.0 1 0.0 1 0.0 5 0.50402255} PREDS {{259 0 0 0-5097 {}}} SUCCS {{259 0 0 0-5099 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5099) {AREA_SCORE {} NAME VEC_LOOP:conc#17 TYPE CONCATENATE PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-447 LOC {0 1.0 1 0.50402255 1 0.50402255 5 0.50402255} PREDS {{259 0 0 0-5098 {}}} SUCCS {{259 0 0 0-5100 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5100) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {0.78 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-448 LOC {1 0.0 1 0.50402255 1 0.50402255 1 0.6012339634615385 5 0.6012339634615385} PREDS {{259 0 0 0-5099 {}} {258 0 0 0-5096 {}}} SUCCS {{258 0 0 0-5103 {}} {258 0 0 0-5126 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5101) {AREA_SCORE {} NAME VEC_LOOP:j:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-449 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.60123405} PREDS {{774 0 0 0-5140 {}}} SUCCS {{259 0 0 0-5102 {}} {130 0 0 0-5139 {}} {256 0 0 0-5140 {}}} CYCLES {}}
set a(0-5102) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(14:0))(0)#1 TYPE READSLICE PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-450 LOC {0 1.0 1 0.0 1 0.0 5 0.60123405} PREDS {{259 0 0 0-5101 {}}} SUCCS {{259 0 0 0-5103 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5103) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-451 LOC {1 0.09721149999999999 1 0.60123405 1 0.60123405 5 0.60123405} PREDS {{259 0 0 0-5102 {}} {258 0 0 0-5100 {}}} SUCCS {{259 0 1.955 0-5104 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5104) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-452 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-5103 {}} {774 0 1.955 0-5134 {}} {774 0 1.955 0-5127 {}}} SUCCS {{258 0 0 0-5119 {}} {256 0 0 0-5127 {}} {258 0 0 0-5129 {}} {256 0 0 0-5134 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5105) {AREA_SCORE {} NAME VEC_LOOP:j:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-453 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5140 {}}} SUCCS {{259 0 0 0-5106 {}} {130 0 0 0-5139 {}} {256 0 0 0-5140 {}}} CYCLES {}}
set a(0-5106) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(14:0))(13-0) TYPE READSLICE PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-454 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5105 {}}} SUCCS {{258 0 0 0-5111 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5107) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-455 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5108 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5108) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#27 TYPE READSLICE PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-456 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5107 {}}} SUCCS {{259 0 0 0-5109 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5109) {AREA_SCORE {} NAME VEC_LOOP:conc#18 TYPE CONCATENATE PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-457 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-5108 {}}} SUCCS {{258 0 0 0-5111 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5110) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-458 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5111 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5111) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-459 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-5110 {}} {258 0 0 0-5109 {}} {258 0 0 0-5106 {}}} SUCCS {{259 0 1.955 0-5112 {}} {258 0 1.955 0-5134 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5112) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-460 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-5111 {}} {774 0 1.955 0-5134 {}} {774 0 1.955 0-5127 {}}} SUCCS {{259 0 0 0-5113 {}} {256 0 0 0-5127 {}} {256 0 0 0-5134 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5113) {AREA_SCORE {} NAME COMP_LOOP-7:mult.x TYPE {C-CORE PORT} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-461 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-5112 {}} {128 0 0 0-5117 {}}} SUCCS {{258 0 0 0-5117 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5114) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y TYPE {C-CORE PORT} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-462 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5117 {}}} SUCCS {{258 0 0 0-5117 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5115) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y_ TYPE {C-CORE PORT} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-463 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5117 {}}} SUCCS {{258 0 0 0-5117 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5116) {AREA_SCORE {} NAME COMP_LOOP-7:mult.p TYPE {C-CORE PORT} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-464 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5117 {}}} SUCCS {{259 0 0 0-5117 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5117) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-7:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-465 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-5116 {}} {258 0 0 0-5115 {}} {258 0 0 0-5114 {}} {258 0 0 0-5113 {}}} SUCCS {{128 0 0 0-5113 {}} {128 0 0 0-5114 {}} {128 0 0 0-5115 {}} {128 0 0 0-5116 {}} {259 0 0 0-5118 {}}} CYCLES {}}
set a(0-5118) {AREA_SCORE {} NAME COMP_LOOP-7:mult.return TYPE {C-CORE PORT} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-466 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-5117 {}}} SUCCS {{259 0 0 0-5119 {}} {258 0 0 0-5128 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5119) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-467 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-5118 {}} {258 0 0 0-5104 {}}} SUCCS {{259 0 0 0-5120 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5120) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-468 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-5119 {}} {128 0 0 0-5122 {}}} SUCCS {{258 0 0 0-5122 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5121) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-469 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5122 {}}} SUCCS {{259 0 0 0-5122 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5122) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-470 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-5121 {}} {258 0 0 0-5120 {}}} SUCCS {{128 0 0 0-5120 {}} {128 0 0 0-5121 {}} {259 0 0 0-5123 {}}} CYCLES {}}
set a(0-5123) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-471 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5122 {}}} SUCCS {{258 0 1.955 0-5127 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5124) {AREA_SCORE {} NAME VEC_LOOP:j:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-472 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.60123405} PREDS {{774 0 0 0-5140 {}}} SUCCS {{259 0 0 0-5125 {}} {130 0 0 0-5139 {}} {256 0 0 0-5140 {}}} CYCLES {}}
set a(0-5125) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(14:0))(0) TYPE READSLICE PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-473 LOC {0 1.0 1 0.0 1 0.0 7 0.60123405} PREDS {{259 0 0 0-5124 {}}} SUCCS {{259 0 0 0-5126 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5126) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-474 LOC {1 0.09721149999999999 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5125 {}} {258 0 0 0-5100 {}}} SUCCS {{259 0 1.955 0-5127 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5127) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-475 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5127 {}} {259 0 1.955 0-5126 {}} {258 0 1.955 0-5123 {}} {256 0 0 0-5112 {}} {256 0 0 0-5104 {}} {774 0 0 0-5134 {}}} SUCCS {{774 0 1.955 0-5104 {}} {774 0 1.955 0-5112 {}} {774 0 0 0-5127 {}} {258 0 0 0-5134 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5128) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-476 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-5118 {}}} SUCCS {{259 0 0 0-5129 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5129) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-477 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5128 {}} {258 0 0 0-5104 {}}} SUCCS {{259 0 0 0-5130 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5130) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-478 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5129 {}} {128 0 0 0-5132 {}}} SUCCS {{258 0 0 0-5132 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5131) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-479 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5132 {}}} SUCCS {{259 0 0 0-5132 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5132) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-480 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5131 {}} {258 0 0 0-5130 {}}} SUCCS {{128 0 0 0-5130 {}} {128 0 0 0-5131 {}} {259 0 0 0-5133 {}}} CYCLES {}}
set a(0-5133) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-481 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5132 {}}} SUCCS {{259 0 1.955 0-5134 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5134) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-482 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5134 {}} {259 0 1.955 0-5133 {}} {258 0 0 0-5127 {}} {256 0 0 0-5112 {}} {258 0 1.955 0-5111 {}} {256 0 0 0-5104 {}}} SUCCS {{774 0 1.955 0-5104 {}} {774 0 1.955 0-5112 {}} {774 0 0 0-5127 {}} {774 0 0 0-5134 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5135) {AREA_SCORE {} NAME VEC_LOOP:j:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-483 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5140 {}}} SUCCS {{259 0 0 0-5136 {}} {130 0 0 0-5139 {}} {256 0 0 0-5140 {}}} CYCLES {}}
set a(0-5136) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(14:0))(13-0)#1 TYPE READSLICE PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-484 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5135 {}}} SUCCS {{259 0 0 0-5137 {}} {130 0 0 0-5139 {}}} CYCLES {}}
set a(0-5137) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-485 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5136 {}}} SUCCS {{259 0 0 0-5138 {}} {130 0 0 0-5139 {}} {258 0 0 0-5140 {}}} CYCLES {}}
set a(0-5138) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(14:0))(14) TYPE READSLICE PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-486 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5137 {}}} SUCCS {{259 0 0 0-5139 {}}} CYCLES {}}
set a(0-5139) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4674 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-487 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5138 {}} {130 0 0 0-5137 {}} {130 0 0 0-5136 {}} {130 0 0 0-5135 {}} {130 0 0 0-5134 {}} {130 0 0 0-5133 {}} {130 0 0 0-5131 {}} {130 0 0 0-5130 {}} {130 0 0 0-5129 {}} {130 0 0 0-5128 {}} {130 0 0 0-5127 {}} {130 0 0 0-5126 {}} {130 0 0 0-5125 {}} {130 0 0 0-5124 {}} {130 0 0 0-5123 {}} {130 0 0 0-5121 {}} {130 0 0 0-5120 {}} {130 0 0 0-5119 {}} {130 0 0 0-5118 {}} {130 0 0 0-5116 {}} {130 0 0 0-5115 {}} {130 0 0 0-5114 {}} {130 0 0 0-5113 {}} {130 0 0 0-5112 {}} {130 0 0 0-5111 {}} {130 0 0 0-5110 {}} {130 0 0 0-5109 {}} {130 0 0 0-5108 {}} {130 0 0 0-5107 {}} {130 0 0 0-5106 {}} {130 0 0 0-5105 {}} {130 0 0 0-5104 {}} {130 0 0 0-5103 {}} {130 0 0 0-5102 {}} {130 0 0 0-5101 {}} {130 0 0 0-5100 {}} {130 0 0 0-5099 {}} {130 0 0 0-5098 {}} {130 0 0 0-5097 {}} {130 0 0 0-5096 {}} {130 0 0 0-5095 {}}} SUCCS {{129 0 0 0-5140 {}}} CYCLES {}}
set a(0-5140) {AREA_SCORE {} NAME asn(VEC_LOOP:j#7(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4674 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5140 {}} {129 0 0 0-5139 {}} {258 0 0 0-5137 {}} {256 0 0 0-5135 {}} {256 0 0 0-5124 {}} {256 0 0 0-5105 {}} {256 0 0 0-5101 {}} {256 0 0 0-5095 {}}} SUCCS {{774 0 0 0-5095 {}} {774 0 0 0-5101 {}} {774 0 0 0-5105 {}} {774 0 0 0-5124 {}} {774 0 0 0-5135 {}} {772 0 0 0-5140 {}}} CYCLES {}}
set a(0-4674) {CHI {0-5095 0-5096 0-5097 0-5098 0-5099 0-5100 0-5101 0-5102 0-5103 0-5104 0-5105 0-5106 0-5107 0-5108 0-5109 0-5110 0-5111 0-5112 0-5113 0-5114 0-5115 0-5116 0-5117 0-5118 0-5119 0-5120 0-5121 0-5122 0-5123 0-5124 0-5125 0-5126 0-5127 0-5128 0-5129 0-5130 0-5131 0-5132 0-5133 0-5134 0-5135 0-5136 0-5137 0-5138 0-5139 0-5140} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-488 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-5094 {}} {258 0 0 0-5093 {}} {130 0 0 0-5092 {}} {258 0 0 0-5091 {}} {130 0 0 0-5090 {}} {130 0 0 0-5089 {}} {130 0 0 0-5088 {}} {130 0 0 0-5087 {}} {130 0 0 0-5086 {}} {64 0 0 0-5085 {}} {64 0 0 0-4673 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-5094 {}} {131 0 0 0-5141 {}} {130 0 0 0-5142 {}} {130 0 0 0-5143 {}} {130 0 0 0-5144 {}} {130 0 0 0-5145 {}} {130 0 0 0-5146 {}} {130 0 0 0-5147 {}} {130 0 0 0-5148 {}} {130 0 0 0-5149 {}} {130 0 0 0-5150 {}} {64 0 0 0-4675 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5141) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-4) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-489 LOC {8 1.0 9 0.9033894499999999 9 0.9033894499999999 9 0.9033894499999999} PREDS {{131 0 0 0-4674 {}}} SUCCS {{259 0 0 0-5142 {}} {130 0 0 0-5150 {}}} CYCLES {}}
set a(0-5142) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-490 LOC {8 1.0 9 0.9033894499999999 9 0.9033894499999999 9 0.9033894499999999} PREDS {{259 0 0 0-5141 {}} {130 0 0 0-4674 {}}} SUCCS {{259 0 0 0-5143 {}} {130 0 0 0-5150 {}}} CYCLES {}}
set a(0-5143) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-491 LOC {8 1.0 9 0.9033894499999999 9 0.9033894499999999 9 0.9033894499999999} PREDS {{259 0 0 0-5142 {}} {130 0 0 0-4674 {}}} SUCCS {{258 0 0 0-5147 {}} {130 0 0 0-5150 {}}} CYCLES {}}
set a(0-5144) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-492 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.9033894499999999} PREDS {{130 0 0 0-4674 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5145 {}} {130 0 0 0-5150 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5145) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#28 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-493 LOC {8 1.0 9 0.0 9 0.0 9 0.9033894499999999} PREDS {{259 0 0 0-5144 {}} {130 0 0 0-4674 {}}} SUCCS {{259 0 0 0-5146 {}} {130 0 0 0-5150 {}}} CYCLES {}}
set a(0-5146) {AREA_SCORE {} NAME COMP_LOOP:conc#21 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-494 LOC {8 1.0 9 0.9033894499999999 9 0.9033894499999999 9 0.9033894499999999} PREDS {{259 0 0 0-5145 {}} {130 0 0 0-4674 {}}} SUCCS {{259 0 0 0-5147 {}} {130 0 0 0-5150 {}}} CYCLES {}}
set a(0-5147) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {0.77 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-495 LOC {9 0.0 9 0.9033894499999999 9 0.9033894499999999 9 0.9999999019230769 9 0.9999999019230769} PREDS {{259 0 0 0-5146 {}} {258 0 0 0-5143 {}} {130 0 0 0-4674 {}}} SUCCS {{259 0 0 0-5148 {}} {130 0 0 0-5150 {}}} CYCLES {}}
set a(0-5148) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(11) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-496 LOC {9 0.09661054999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5147 {}} {130 0 0 0-4674 {}}} SUCCS {{259 0 0 0-5149 {}} {130 0 0 0-5150 {}}} CYCLES {}}
set a(0-5149) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-497 LOC {9 0.09661054999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5148 {}} {130 0 0 0-4674 {}}} SUCCS {{259 0 0 0-5150 {}}} CYCLES {}}
set a(0-5150) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-498 LOC {9 0.09661054999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5149 {}} {130 0 0 0-5148 {}} {130 0 0 0-5147 {}} {130 0 0 0-5146 {}} {130 0 0 0-5145 {}} {130 0 0 0-5144 {}} {130 0 0 0-5143 {}} {130 0 0 0-5142 {}} {130 0 0 0-5141 {}} {130 0 0 0-4674 {}}} SUCCS {{128 0 0 0-5157 {}} {64 0 0 0-4675 {}}} CYCLES {}}
set a(0-5151) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-499 LOC {0 1.0 8 0.0 8 0.0 8 0.0 8 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5152 {}} {130 0 0 0-4675 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5152) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#29 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-500 LOC {0 1.0 8 0.0 8 0.0 8 0.24947124999999998} PREDS {{259 0 0 0-5151 {}}} SUCCS {{259 0 0 0-5153 {}} {130 0 0 0-4675 {}}} CYCLES {}}
set a(0-5153) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-501 LOC {0 1.0 8 0.24947124999999998 8 0.24947124999999998 8 0.24947124999999998} PREDS {{259 0 0 0-5152 {}}} SUCCS {{259 0 0 0-5154 {}} {130 0 0 0-4675 {}}} CYCLES {}}
set a(0-5154) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-502 LOC {1 0.0645032 8 0.24947124999999998 8 0.24947124999999998 8 0.6501121491127013 8 0.6501121491127013} PREDS {{259 0 0 0-5153 {}} {258 0 0 0-4782 {}}} SUCCS {{259 0 1.564 0-5155 {}} {258 0 1.564 0-5156 {}} {130 0 0 0-4675 {}}} CYCLES {}}
set a(0-5155) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-503 LOC {1 1.0 8 0.877 8 1.0 9 0.254999875 9 0.254999875} PREDS {{259 0 1.564 0-5154 {}}} SUCCS {{258 0 0 0-4675 {}}} CYCLES {}}
set a(0-5156) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-504 LOC {1 1.0 8 0.877 8 1.0 9 0.254999875 9 0.254999875} PREDS {{258 0 1.564 0-5154 {}}} SUCCS {{258 0 0 0-4675 {}}} CYCLES {}}
set a(0-5157) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#8(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-505 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-5150 {}} {772 0 0 0-4675 {}}} SUCCS {{259 0 0 0-4675 {}}} CYCLES {}}
set a(0-5158) {AREA_SCORE {} NAME VEC_LOOP:j:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-506 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {{774 0 0 0-5197 {}}} SUCCS {{259 0 0 0-5159 {}} {130 0 0 0-5196 {}} {256 0 0 0-5197 {}}} CYCLES {}}
set a(0-5159) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(14:0))(13-0) TYPE READSLICE PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-507 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-5158 {}}} SUCCS {{258 0 0 0-5163 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5160) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-508 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {} SUCCS {{259 0 0 0-5161 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5161) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#30 TYPE READSLICE PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-509 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-5160 {}}} SUCCS {{259 0 0 0-5162 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5162) {AREA_SCORE {} NAME VEC_LOOP:conc#20 TYPE CONCATENATE PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-510 LOC {0 1.0 1 0.50342155 1 0.50342155 5 0.50342155} PREDS {{259 0 0 0-5161 {}}} SUCCS {{259 0 0 0-5163 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5163) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-511 LOC {1 0.0 1 0.50342155 1 0.50342155 1 0.601233925 5 0.601233925} PREDS {{259 0 0 0-5162 {}} {258 0 0 0-5159 {}}} SUCCS {{259 0 1.955 0-5164 {}} {258 0 1.955 0-5184 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5164) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-512 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-5163 {}} {774 0 1.955 0-5191 {}} {774 0 1.955 0-5184 {}}} SUCCS {{258 0 0 0-5179 {}} {256 0 0 0-5184 {}} {258 0 0 0-5186 {}} {256 0 0 0-5191 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5165) {AREA_SCORE {} NAME VEC_LOOP:j:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-513 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5197 {}}} SUCCS {{259 0 0 0-5166 {}} {130 0 0 0-5196 {}} {256 0 0 0-5197 {}}} CYCLES {}}
set a(0-5166) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(14:0))(13-0)#1 TYPE READSLICE PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-514 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5165 {}}} SUCCS {{258 0 0 0-5171 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5167) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-515 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5168 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5168) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#31 TYPE READSLICE PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-516 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5167 {}}} SUCCS {{259 0 0 0-5169 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5169) {AREA_SCORE {} NAME VEC_LOOP:conc#21 TYPE CONCATENATE PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-517 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-5168 {}}} SUCCS {{258 0 0 0-5171 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5170) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-518 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5171 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5171) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-519 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-5170 {}} {258 0 0 0-5169 {}} {258 0 0 0-5166 {}}} SUCCS {{259 0 1.955 0-5172 {}} {258 0 1.955 0-5191 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5172) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-520 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-5171 {}} {774 0 1.955 0-5191 {}} {774 0 1.955 0-5184 {}}} SUCCS {{259 0 0 0-5173 {}} {256 0 0 0-5184 {}} {256 0 0 0-5191 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5173) {AREA_SCORE {} NAME COMP_LOOP-8:mult.x TYPE {C-CORE PORT} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-521 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-5172 {}} {128 0 0 0-5177 {}}} SUCCS {{258 0 0 0-5177 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5174) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y TYPE {C-CORE PORT} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-522 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5177 {}}} SUCCS {{258 0 0 0-5177 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5175) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y_ TYPE {C-CORE PORT} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-523 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5177 {}}} SUCCS {{258 0 0 0-5177 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5176) {AREA_SCORE {} NAME COMP_LOOP-8:mult.p TYPE {C-CORE PORT} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-524 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5177 {}}} SUCCS {{259 0 0 0-5177 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5177) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-8:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-525 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-5176 {}} {258 0 0 0-5175 {}} {258 0 0 0-5174 {}} {258 0 0 0-5173 {}}} SUCCS {{128 0 0 0-5173 {}} {128 0 0 0-5174 {}} {128 0 0 0-5175 {}} {128 0 0 0-5176 {}} {259 0 0 0-5178 {}}} CYCLES {}}
set a(0-5178) {AREA_SCORE {} NAME COMP_LOOP-8:mult.return TYPE {C-CORE PORT} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-526 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-5177 {}}} SUCCS {{259 0 0 0-5179 {}} {258 0 0 0-5185 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5179) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-527 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-5178 {}} {258 0 0 0-5164 {}}} SUCCS {{259 0 0 0-5180 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5180) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-528 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-5179 {}} {128 0 0 0-5182 {}}} SUCCS {{258 0 0 0-5182 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5181) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-529 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5182 {}}} SUCCS {{259 0 0 0-5182 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5182) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-530 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-5181 {}} {258 0 0 0-5180 {}}} SUCCS {{128 0 0 0-5180 {}} {128 0 0 0-5181 {}} {259 0 0 0-5183 {}}} CYCLES {}}
set a(0-5183) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-531 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5182 {}}} SUCCS {{259 0 1.955 0-5184 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5184) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-532 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5184 {}} {259 0 1.955 0-5183 {}} {256 0 0 0-5172 {}} {256 0 0 0-5164 {}} {258 0 1.955 0-5163 {}} {774 0 0 0-5191 {}}} SUCCS {{774 0 1.955 0-5164 {}} {774 0 1.955 0-5172 {}} {774 0 0 0-5184 {}} {258 0 0 0-5191 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5185) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-533 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-5178 {}}} SUCCS {{259 0 0 0-5186 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5186) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-534 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5185 {}} {258 0 0 0-5164 {}}} SUCCS {{259 0 0 0-5187 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5187) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-535 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5186 {}} {128 0 0 0-5189 {}}} SUCCS {{258 0 0 0-5189 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5188) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-536 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5189 {}}} SUCCS {{259 0 0 0-5189 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5189) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-537 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5188 {}} {258 0 0 0-5187 {}}} SUCCS {{128 0 0 0-5187 {}} {128 0 0 0-5188 {}} {259 0 0 0-5190 {}}} CYCLES {}}
set a(0-5190) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-538 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5189 {}}} SUCCS {{259 0 1.955 0-5191 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5191) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-539 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5191 {}} {259 0 1.955 0-5190 {}} {258 0 0 0-5184 {}} {256 0 0 0-5172 {}} {258 0 1.955 0-5171 {}} {256 0 0 0-5164 {}}} SUCCS {{774 0 1.955 0-5164 {}} {774 0 1.955 0-5172 {}} {774 0 0 0-5184 {}} {774 0 0 0-5191 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5192) {AREA_SCORE {} NAME VEC_LOOP:j:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-540 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5197 {}}} SUCCS {{259 0 0 0-5193 {}} {130 0 0 0-5196 {}} {256 0 0 0-5197 {}}} CYCLES {}}
set a(0-5193) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(14:0))(13-0)#2 TYPE READSLICE PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-541 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5192 {}}} SUCCS {{259 0 0 0-5194 {}} {130 0 0 0-5196 {}}} CYCLES {}}
set a(0-5194) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-542 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5193 {}}} SUCCS {{259 0 0 0-5195 {}} {130 0 0 0-5196 {}} {258 0 0 0-5197 {}}} CYCLES {}}
set a(0-5195) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(14:0))(14) TYPE READSLICE PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-543 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5194 {}}} SUCCS {{259 0 0 0-5196 {}}} CYCLES {}}
set a(0-5196) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4675 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-544 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5195 {}} {130 0 0 0-5194 {}} {130 0 0 0-5193 {}} {130 0 0 0-5192 {}} {130 0 0 0-5191 {}} {130 0 0 0-5190 {}} {130 0 0 0-5188 {}} {130 0 0 0-5187 {}} {130 0 0 0-5186 {}} {130 0 0 0-5185 {}} {130 0 0 0-5184 {}} {130 0 0 0-5183 {}} {130 0 0 0-5181 {}} {130 0 0 0-5180 {}} {130 0 0 0-5179 {}} {130 0 0 0-5178 {}} {130 0 0 0-5176 {}} {130 0 0 0-5175 {}} {130 0 0 0-5174 {}} {130 0 0 0-5173 {}} {130 0 0 0-5172 {}} {130 0 0 0-5171 {}} {130 0 0 0-5170 {}} {130 0 0 0-5169 {}} {130 0 0 0-5168 {}} {130 0 0 0-5167 {}} {130 0 0 0-5166 {}} {130 0 0 0-5165 {}} {130 0 0 0-5164 {}} {130 0 0 0-5163 {}} {130 0 0 0-5162 {}} {130 0 0 0-5161 {}} {130 0 0 0-5160 {}} {130 0 0 0-5159 {}} {130 0 0 0-5158 {}}} SUCCS {{129 0 0 0-5197 {}}} CYCLES {}}
set a(0-5197) {AREA_SCORE {} NAME asn(VEC_LOOP:j#8(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4675 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5197 {}} {129 0 0 0-5196 {}} {258 0 0 0-5194 {}} {256 0 0 0-5192 {}} {256 0 0 0-5165 {}} {256 0 0 0-5158 {}}} SUCCS {{774 0 0 0-5158 {}} {774 0 0 0-5165 {}} {774 0 0 0-5192 {}} {772 0 0 0-5197 {}}} CYCLES {}}
set a(0-4675) {CHI {0-5158 0-5159 0-5160 0-5161 0-5162 0-5163 0-5164 0-5165 0-5166 0-5167 0-5168 0-5169 0-5170 0-5171 0-5172 0-5173 0-5174 0-5175 0-5176 0-5177 0-5178 0-5179 0-5180 0-5181 0-5182 0-5183 0-5184 0-5185 0-5186 0-5187 0-5188 0-5189 0-5190 0-5191 0-5192 0-5193 0-5194 0-5195 0-5196 0-5197} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-545 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5157 {}} {258 0 0 0-5156 {}} {258 0 0 0-5155 {}} {130 0 0 0-5154 {}} {130 0 0 0-5153 {}} {130 0 0 0-5152 {}} {130 0 0 0-5151 {}} {64 0 0 0-5150 {}} {64 0 0 0-4674 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-5157 {}} {131 0 0 0-5198 {}} {130 0 0 0-5199 {}} {130 0 0 0-5200 {}} {130 0 0 0-5201 {}} {130 0 0 0-5202 {}} {130 0 0 0-5203 {}} {130 0 0 0-5204 {}} {130 0 0 0-5205 {}} {130 0 0 0-5206 {}} {130 0 0 0-5207 {}} {64 0 0 0-4676 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5198) {AREA_SCORE {} NAME COMP_LOOP-9:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-546 LOC {9 1.0 10 0.90158655 10 0.90158655 10 0.90158655} PREDS {{131 0 0 0-4675 {}}} SUCCS {{259 0 0 0-5199 {}} {130 0 0 0-5207 {}}} CYCLES {}}
set a(0-5199) {AREA_SCORE {} NAME COMP_LOOP-9:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-547 LOC {9 1.0 10 0.90158655 10 0.90158655 10 0.90158655} PREDS {{259 0 0 0-5198 {}} {130 0 0 0-4675 {}}} SUCCS {{259 0 0 0-5200 {}} {130 0 0 0-5207 {}}} CYCLES {}}
set a(0-5200) {AREA_SCORE {} NAME COMP_LOOP-9:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-548 LOC {9 1.0 10 0.90158655 10 0.90158655 10 0.90158655} PREDS {{259 0 0 0-5199 {}} {130 0 0 0-4675 {}}} SUCCS {{258 0 0 0-5204 {}} {130 0 0 0-5207 {}}} CYCLES {}}
set a(0-5201) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-549 LOC {9 1.0 10 0.0 10 0.0 10 0.0 10 0.90158655} PREDS {{130 0 0 0-4675 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5202 {}} {130 0 0 0-5207 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5202) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#32 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-550 LOC {9 1.0 10 0.0 10 0.0 10 0.90158655} PREDS {{259 0 0 0-5201 {}} {130 0 0 0-4675 {}}} SUCCS {{259 0 0 0-5203 {}} {130 0 0 0-5207 {}}} CYCLES {}}
set a(0-5203) {AREA_SCORE {} NAME COMP_LOOP:conc#24 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-551 LOC {9 1.0 10 0.90158655 10 0.90158655 10 0.90158655} PREDS {{259 0 0 0-5202 {}} {130 0 0 0-4675 {}}} SUCCS {{259 0 0 0-5204 {}} {130 0 0 0-5207 {}}} CYCLES {}}
set a(0-5204) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-9:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-552 LOC {10 0.0 10 0.90158655 10 0.90158655 10 0.9999998865384615 10 0.9999998865384615} PREDS {{259 0 0 0-5203 {}} {258 0 0 0-5200 {}} {130 0 0 0-4675 {}}} SUCCS {{259 0 0 0-5205 {}} {130 0 0 0-5207 {}}} CYCLES {}}
set a(0-5205) {AREA_SCORE {} NAME COMP_LOOP-9:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-553 LOC {10 0.09841345 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-5204 {}} {130 0 0 0-4675 {}}} SUCCS {{259 0 0 0-5206 {}} {130 0 0 0-5207 {}}} CYCLES {}}
set a(0-5206) {AREA_SCORE {} NAME COMP_LOOP-9:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-554 LOC {10 0.09841345 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-5205 {}} {130 0 0 0-4675 {}}} SUCCS {{259 0 0 0-5207 {}}} CYCLES {}}
set a(0-5207) {AREA_SCORE {} NAME COMP_LOOP-9:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-555 LOC {10 0.09841345 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-5206 {}} {130 0 0 0-5205 {}} {130 0 0 0-5204 {}} {130 0 0 0-5203 {}} {130 0 0 0-5202 {}} {130 0 0 0-5201 {}} {130 0 0 0-5200 {}} {130 0 0 0-5199 {}} {130 0 0 0-5198 {}} {130 0 0 0-4675 {}}} SUCCS {{128 0 0 0-5217 {}} {64 0 0 0-4676 {}}} CYCLES {}}
set a(0-5208) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-556 LOC {1 0.03125 5 0.9667467999999999 5 0.9667467999999999 5 0.9999998801282051 9 0.24947113012820513} PREDS {{258 0 0 0-4715 {}}} SUCCS {{258 0 0 0-5212 {}} {130 0 0 0-4676 {}} {258 0 0 0-6189 {}}} CYCLES {}}
set a(0-5209) {AREA_SCORE {} NAME COMP_LOOP:k:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-557 LOC {0 1.0 9 0.0 9 0.0 9 0.0 9 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5210 {}} {130 0 0 0-4676 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5210) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#33 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-558 LOC {0 1.0 9 0.0 9 0.0 9 0.24947124999999998} PREDS {{259 0 0 0-5209 {}}} SUCCS {{259 0 0 0-5211 {}} {130 0 0 0-4676 {}}} CYCLES {}}
set a(0-5211) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#8 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-559 LOC {0 1.0 9 0.24947124999999998 9 0.24947124999999998 9 0.24947124999999998} PREDS {{259 0 0 0-5210 {}}} SUCCS {{259 0 0 0-5212 {}} {130 0 0 0-4676 {}}} CYCLES {}}
set a(0-5212) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-560 LOC {1 0.0645032 9 0.24947124999999998 9 0.24947124999999998 9 0.6501121491127013 9 0.6501121491127013} PREDS {{259 0 0 0-5211 {}} {258 0 0 0-5208 {}}} SUCCS {{259 0 0 0-5213 {}} {258 0 0 0-5215 {}} {130 0 0 0-4676 {}}} CYCLES {}}
set a(0-5213) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#66 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-561 LOC {1 0.46514419999999995 9 0.65011225 9 0.65011225 9 0.65011225} PREDS {{259 0 0 0-5212 {}}} SUCCS {{259 0 1.564 0-5214 {}} {130 0 0 0-4676 {}}} CYCLES {}}
set a(0-5214) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#8 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-562 LOC {1 1.0 9 0.877 9 1.0 10 0.254999875 10 0.254999875} PREDS {{259 0 1.564 0-5213 {}}} SUCCS {{258 0 0 0-4676 {}}} CYCLES {}}
set a(0-5215) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#4 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-563 LOC {1 0.46514419999999995 9 0.65011225 9 0.65011225 9 0.65011225} PREDS {{258 0 0 0-5212 {}}} SUCCS {{259 0 1.564 0-5216 {}} {130 0 0 0-4676 {}}} CYCLES {}}
set a(0-5216) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#8 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-564 LOC {1 1.0 9 0.877 9 1.0 10 0.254999875 10 0.254999875} PREDS {{259 0 1.564 0-5215 {}}} SUCCS {{258 0 0 0-4676 {}}} CYCLES {}}
set a(0-5217) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#9(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-565 LOC {10 0.0 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{128 0 0 0-5207 {}} {772 0 0 0-4676 {}}} SUCCS {{259 0 0 0-4676 {}}} CYCLES {}}
set a(0-5218) {AREA_SCORE {} NAME VEC_LOOP:j:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-566 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5052244499999999} PREDS {{774 0 0 0-5263 {}}} SUCCS {{259 0 0 0-5219 {}} {130 0 0 0-5262 {}} {256 0 0 0-5263 {}}} CYCLES {}}
set a(0-5219) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(14:0))(13-3) TYPE READSLICE PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-567 LOC {0 1.0 1 0.0 1 0.0 5 0.5052244499999999} PREDS {{259 0 0 0-5218 {}}} SUCCS {{258 0 0 0-5223 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5220) {AREA_SCORE {} NAME COMP_LOOP:k:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-568 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5052244499999999} PREDS {} SUCCS {{259 0 0 0-5221 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5221) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#34 TYPE READSLICE PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-569 LOC {0 1.0 1 0.0 1 0.0 5 0.5052244499999999} PREDS {{259 0 0 0-5220 {}}} SUCCS {{259 0 0 0-5222 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5222) {AREA_SCORE {} NAME VEC_LOOP:conc#23 TYPE CONCATENATE PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-570 LOC {0 1.0 1 0.5052244499999999 1 0.5052244499999999 5 0.5052244499999999} PREDS {{259 0 0 0-5221 {}}} SUCCS {{259 0 0 0-5223 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5223) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {0.77 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-571 LOC {1 0.0 1 0.5052244499999999 1 0.5052244499999999 1 0.6012339403846153 5 0.6012339403846153} PREDS {{259 0 0 0-5222 {}} {258 0 0 0-5219 {}}} SUCCS {{258 0 0 0-5226 {}} {258 0 0 0-5249 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5224) {AREA_SCORE {} NAME VEC_LOOP:j:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-572 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.60123405} PREDS {{774 0 0 0-5263 {}}} SUCCS {{259 0 0 0-5225 {}} {130 0 0 0-5262 {}} {256 0 0 0-5263 {}}} CYCLES {}}
set a(0-5225) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(14:0))(2-0)#1 TYPE READSLICE PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-573 LOC {0 1.0 1 0.0 1 0.0 5 0.60123405} PREDS {{259 0 0 0-5224 {}}} SUCCS {{259 0 0 0-5226 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5226) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-574 LOC {1 0.0960096 1 0.60123405 1 0.60123405 5 0.60123405} PREDS {{259 0 0 0-5225 {}} {258 0 0 0-5223 {}}} SUCCS {{259 0 1.955 0-5227 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5227) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#16 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-575 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-5226 {}} {774 0 1.955 0-5257 {}} {774 0 1.955 0-5250 {}}} SUCCS {{258 0 0 0-5242 {}} {256 0 0 0-5250 {}} {258 0 0 0-5252 {}} {256 0 0 0-5257 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5228) {AREA_SCORE {} NAME VEC_LOOP:j:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-576 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5263 {}}} SUCCS {{259 0 0 0-5229 {}} {130 0 0 0-5262 {}} {256 0 0 0-5263 {}}} CYCLES {}}
set a(0-5229) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(14:0))(13-0) TYPE READSLICE PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-577 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5228 {}}} SUCCS {{258 0 0 0-5234 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5230) {AREA_SCORE {} NAME COMP_LOOP:k:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-578 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5231 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5231) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#35 TYPE READSLICE PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-579 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5230 {}}} SUCCS {{259 0 0 0-5232 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5232) {AREA_SCORE {} NAME VEC_LOOP:conc#24 TYPE CONCATENATE PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-580 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-5231 {}}} SUCCS {{258 0 0 0-5234 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5233) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-581 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5234 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5234) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-9:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-582 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-5233 {}} {258 0 0 0-5232 {}} {258 0 0 0-5229 {}}} SUCCS {{259 0 1.955 0-5235 {}} {258 0 1.955 0-5257 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5235) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#17 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-583 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-5234 {}} {774 0 1.955 0-5257 {}} {774 0 1.955 0-5250 {}}} SUCCS {{259 0 0 0-5236 {}} {256 0 0 0-5250 {}} {256 0 0 0-5257 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5236) {AREA_SCORE {} NAME COMP_LOOP-9:mult.x TYPE {C-CORE PORT} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-584 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-5235 {}} {128 0 0 0-5240 {}}} SUCCS {{258 0 0 0-5240 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5237) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y TYPE {C-CORE PORT} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-585 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5240 {}}} SUCCS {{258 0 0 0-5240 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5238) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y_ TYPE {C-CORE PORT} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-586 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5240 {}}} SUCCS {{258 0 0 0-5240 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5239) {AREA_SCORE {} NAME COMP_LOOP-9:mult.p TYPE {C-CORE PORT} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-587 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5240 {}}} SUCCS {{259 0 0 0-5240 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5240) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-9:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-588 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-5239 {}} {258 0 0 0-5238 {}} {258 0 0 0-5237 {}} {258 0 0 0-5236 {}}} SUCCS {{128 0 0 0-5236 {}} {128 0 0 0-5237 {}} {128 0 0 0-5238 {}} {128 0 0 0-5239 {}} {259 0 0 0-5241 {}}} CYCLES {}}
set a(0-5241) {AREA_SCORE {} NAME COMP_LOOP-9:mult.return TYPE {C-CORE PORT} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-589 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-5240 {}}} SUCCS {{259 0 0 0-5242 {}} {258 0 0 0-5251 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5242) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-590 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-5241 {}} {258 0 0 0-5227 {}}} SUCCS {{259 0 0 0-5243 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5243) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.base TYPE {C-CORE PORT} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-591 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-5242 {}} {128 0 0 0-5245 {}}} SUCCS {{258 0 0 0-5245 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5244) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.m TYPE {C-CORE PORT} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-592 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5245 {}}} SUCCS {{259 0 0 0-5245 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5245) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-9:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-593 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-5244 {}} {258 0 0 0-5243 {}}} SUCCS {{128 0 0 0-5243 {}} {128 0 0 0-5244 {}} {259 0 0 0-5246 {}}} CYCLES {}}
set a(0-5246) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.return TYPE {C-CORE PORT} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-594 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5245 {}}} SUCCS {{258 0 1.955 0-5250 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5247) {AREA_SCORE {} NAME VEC_LOOP:j:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-595 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.60123405} PREDS {{774 0 0 0-5263 {}}} SUCCS {{259 0 0 0-5248 {}} {130 0 0 0-5262 {}} {256 0 0 0-5263 {}}} CYCLES {}}
set a(0-5248) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(14:0))(2-0) TYPE READSLICE PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-596 LOC {0 1.0 1 0.0 1 0.0 7 0.60123405} PREDS {{259 0 0 0-5247 {}}} SUCCS {{259 0 0 0-5249 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5249) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-597 LOC {1 0.0960096 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5248 {}} {258 0 0 0-5223 {}}} SUCCS {{259 0 1.955 0-5250 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5250) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#16 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-598 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5250 {}} {259 0 1.955 0-5249 {}} {258 0 1.955 0-5246 {}} {256 0 0 0-5235 {}} {256 0 0 0-5227 {}} {774 0 0 0-5257 {}}} SUCCS {{774 0 1.955 0-5227 {}} {774 0 1.955 0-5235 {}} {774 0 0 0-5250 {}} {258 0 0 0-5257 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5251) {AREA_SCORE {} NAME COMP_LOOP-9:factor2:not TYPE NOT PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-599 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-5241 {}}} SUCCS {{259 0 0 0-5252 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5252) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-600 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5251 {}} {258 0 0 0-5227 {}}} SUCCS {{259 0 0 0-5253 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5253) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-601 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5252 {}} {128 0 0 0-5255 {}}} SUCCS {{258 0 0 0-5255 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5254) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-602 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5255 {}}} SUCCS {{259 0 0 0-5255 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5255) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-9:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-603 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5254 {}} {258 0 0 0-5253 {}}} SUCCS {{128 0 0 0-5253 {}} {128 0 0 0-5254 {}} {259 0 0 0-5256 {}}} CYCLES {}}
set a(0-5256) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-604 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5255 {}}} SUCCS {{259 0 1.955 0-5257 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5257) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#17 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-605 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5257 {}} {259 0 1.955 0-5256 {}} {258 0 0 0-5250 {}} {256 0 0 0-5235 {}} {258 0 1.955 0-5234 {}} {256 0 0 0-5227 {}}} SUCCS {{774 0 1.955 0-5227 {}} {774 0 1.955 0-5235 {}} {774 0 0 0-5250 {}} {774 0 0 0-5257 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5258) {AREA_SCORE {} NAME VEC_LOOP:j:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-606 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5263 {}}} SUCCS {{259 0 0 0-5259 {}} {130 0 0 0-5262 {}} {256 0 0 0-5263 {}}} CYCLES {}}
set a(0-5259) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(14:0))(13-0)#1 TYPE READSLICE PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-607 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5258 {}}} SUCCS {{259 0 0 0-5260 {}} {130 0 0 0-5262 {}}} CYCLES {}}
set a(0-5260) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-9:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-608 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5259 {}}} SUCCS {{259 0 0 0-5261 {}} {130 0 0 0-5262 {}} {258 0 0 0-5263 {}}} CYCLES {}}
set a(0-5261) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(14:0))(14) TYPE READSLICE PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-609 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5260 {}}} SUCCS {{259 0 0 0-5262 {}}} CYCLES {}}
set a(0-5262) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4676 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-610 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5261 {}} {130 0 0 0-5260 {}} {130 0 0 0-5259 {}} {130 0 0 0-5258 {}} {130 0 0 0-5257 {}} {130 0 0 0-5256 {}} {130 0 0 0-5254 {}} {130 0 0 0-5253 {}} {130 0 0 0-5252 {}} {130 0 0 0-5251 {}} {130 0 0 0-5250 {}} {130 0 0 0-5249 {}} {130 0 0 0-5248 {}} {130 0 0 0-5247 {}} {130 0 0 0-5246 {}} {130 0 0 0-5244 {}} {130 0 0 0-5243 {}} {130 0 0 0-5242 {}} {130 0 0 0-5241 {}} {130 0 0 0-5239 {}} {130 0 0 0-5238 {}} {130 0 0 0-5237 {}} {130 0 0 0-5236 {}} {130 0 0 0-5235 {}} {130 0 0 0-5234 {}} {130 0 0 0-5233 {}} {130 0 0 0-5232 {}} {130 0 0 0-5231 {}} {130 0 0 0-5230 {}} {130 0 0 0-5229 {}} {130 0 0 0-5228 {}} {130 0 0 0-5227 {}} {130 0 0 0-5226 {}} {130 0 0 0-5225 {}} {130 0 0 0-5224 {}} {130 0 0 0-5223 {}} {130 0 0 0-5222 {}} {130 0 0 0-5221 {}} {130 0 0 0-5220 {}} {130 0 0 0-5219 {}} {130 0 0 0-5218 {}}} SUCCS {{129 0 0 0-5263 {}}} CYCLES {}}
set a(0-5263) {AREA_SCORE {} NAME asn(VEC_LOOP:j#9(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4676 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5263 {}} {129 0 0 0-5262 {}} {258 0 0 0-5260 {}} {256 0 0 0-5258 {}} {256 0 0 0-5247 {}} {256 0 0 0-5228 {}} {256 0 0 0-5224 {}} {256 0 0 0-5218 {}}} SUCCS {{774 0 0 0-5218 {}} {774 0 0 0-5224 {}} {774 0 0 0-5228 {}} {774 0 0 0-5247 {}} {774 0 0 0-5258 {}} {772 0 0 0-5263 {}}} CYCLES {}}
set a(0-4676) {CHI {0-5218 0-5219 0-5220 0-5221 0-5222 0-5223 0-5224 0-5225 0-5226 0-5227 0-5228 0-5229 0-5230 0-5231 0-5232 0-5233 0-5234 0-5235 0-5236 0-5237 0-5238 0-5239 0-5240 0-5241 0-5242 0-5243 0-5244 0-5245 0-5246 0-5247 0-5248 0-5249 0-5250 0-5251 0-5252 0-5253 0-5254 0-5255 0-5256 0-5257 0-5258 0-5259 0-5260 0-5261 0-5262 0-5263} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-9:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-611 LOC {10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-5217 {}} {258 0 0 0-5216 {}} {130 0 0 0-5215 {}} {258 0 0 0-5214 {}} {130 0 0 0-5213 {}} {130 0 0 0-5212 {}} {130 0 0 0-5211 {}} {130 0 0 0-5210 {}} {130 0 0 0-5209 {}} {130 0 0 0-5208 {}} {64 0 0 0-5207 {}} {64 0 0 0-4675 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-5217 {}} {131 0 0 0-5264 {}} {130 0 0 0-5265 {}} {130 0 0 0-5266 {}} {130 0 0 0-5267 {}} {130 0 0 0-5268 {}} {130 0 0 0-5269 {}} {130 0 0 0-5270 {}} {130 0 0 0-5271 {}} {130 0 0 0-5272 {}} {130 0 0 0-5273 {}} {64 0 0 0-4677 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5264) {AREA_SCORE {} NAME COMP_LOOP-10:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-612 LOC {10 1.0 11 0.90158655 11 0.90158655 11 0.90158655} PREDS {{131 0 0 0-4676 {}}} SUCCS {{259 0 0 0-5265 {}} {130 0 0 0-5273 {}}} CYCLES {}}
set a(0-5265) {AREA_SCORE {} NAME COMP_LOOP-10:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-613 LOC {10 1.0 11 0.90158655 11 0.90158655 11 0.90158655} PREDS {{259 0 0 0-5264 {}} {130 0 0 0-4676 {}}} SUCCS {{259 0 0 0-5266 {}} {130 0 0 0-5273 {}}} CYCLES {}}
set a(0-5266) {AREA_SCORE {} NAME COMP_LOOP-10:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-614 LOC {10 1.0 11 0.90158655 11 0.90158655 11 0.90158655} PREDS {{259 0 0 0-5265 {}} {130 0 0 0-4676 {}}} SUCCS {{258 0 0 0-5270 {}} {130 0 0 0-5273 {}}} CYCLES {}}
set a(0-5267) {AREA_SCORE {} NAME COMP_LOOP:k:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-615 LOC {10 1.0 11 0.0 11 0.0 11 0.0 11 0.90158655} PREDS {{130 0 0 0-4676 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5268 {}} {130 0 0 0-5273 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5268) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#36 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-616 LOC {10 1.0 11 0.0 11 0.0 11 0.90158655} PREDS {{259 0 0 0-5267 {}} {130 0 0 0-4676 {}}} SUCCS {{259 0 0 0-5269 {}} {130 0 0 0-5273 {}}} CYCLES {}}
set a(0-5269) {AREA_SCORE {} NAME COMP_LOOP:conc#27 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-617 LOC {10 1.0 11 0.90158655 11 0.90158655 11 0.90158655} PREDS {{259 0 0 0-5268 {}} {130 0 0 0-4676 {}}} SUCCS {{259 0 0 0-5270 {}} {130 0 0 0-5273 {}}} CYCLES {}}
set a(0-5270) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-10:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-618 LOC {11 0.0 11 0.90158655 11 0.90158655 11 0.9999998865384615 11 0.9999998865384615} PREDS {{259 0 0 0-5269 {}} {258 0 0 0-5266 {}} {130 0 0 0-4676 {}}} SUCCS {{259 0 0 0-5271 {}} {130 0 0 0-5273 {}}} CYCLES {}}
set a(0-5271) {AREA_SCORE {} NAME COMP_LOOP-10:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-619 LOC {11 0.09841345 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-5270 {}} {130 0 0 0-4676 {}}} SUCCS {{259 0 0 0-5272 {}} {130 0 0 0-5273 {}}} CYCLES {}}
set a(0-5272) {AREA_SCORE {} NAME COMP_LOOP-10:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-620 LOC {11 0.09841345 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-5271 {}} {130 0 0 0-4676 {}}} SUCCS {{259 0 0 0-5273 {}}} CYCLES {}}
set a(0-5273) {AREA_SCORE {} NAME COMP_LOOP-10:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-621 LOC {11 0.09841345 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-5272 {}} {130 0 0 0-5271 {}} {130 0 0 0-5270 {}} {130 0 0 0-5269 {}} {130 0 0 0-5268 {}} {130 0 0 0-5267 {}} {130 0 0 0-5266 {}} {130 0 0 0-5265 {}} {130 0 0 0-5264 {}} {130 0 0 0-4676 {}}} SUCCS {{128 0 0 0-5280 {}} {64 0 0 0-4677 {}}} CYCLES {}}
set a(0-5274) {AREA_SCORE {} NAME COMP_LOOP:k:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-622 LOC {0 1.0 10 0.0 10 0.0 10 0.0 10 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5275 {}} {130 0 0 0-4677 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5275) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#37 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-623 LOC {0 1.0 10 0.0 10 0.0 10 0.24947124999999998} PREDS {{259 0 0 0-5274 {}}} SUCCS {{259 0 0 0-5276 {}} {130 0 0 0-4677 {}}} CYCLES {}}
set a(0-5276) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#9 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-624 LOC {0 1.0 10 0.24947124999999998 10 0.24947124999999998 10 0.24947124999999998} PREDS {{259 0 0 0-5275 {}}} SUCCS {{259 0 0 0-5277 {}} {130 0 0 0-4677 {}}} CYCLES {}}
set a(0-5277) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-10:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-625 LOC {1 0.0645032 10 0.24947124999999998 10 0.24947124999999998 10 0.6501121491127013 10 0.6501121491127013} PREDS {{259 0 0 0-5276 {}} {258 0 0 0-4782 {}}} SUCCS {{259 0 1.564 0-5278 {}} {258 0 1.564 0-5279 {}} {130 0 0 0-4677 {}}} CYCLES {}}
set a(0-5278) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#9 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-626 LOC {1 1.0 10 0.877 10 1.0 11 0.254999875 11 0.254999875} PREDS {{259 0 1.564 0-5277 {}}} SUCCS {{258 0 0 0-4677 {}}} CYCLES {}}
set a(0-5279) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#9 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-627 LOC {1 1.0 10 0.877 10 1.0 11 0.254999875 11 0.254999875} PREDS {{258 0 1.564 0-5277 {}}} SUCCS {{258 0 0 0-4677 {}}} CYCLES {}}
set a(0-5280) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#10(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-628 LOC {11 0.0 11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{128 0 0 0-5273 {}} {772 0 0 0-4677 {}}} SUCCS {{259 0 0 0-4677 {}}} CYCLES {}}
set a(0-5281) {AREA_SCORE {} NAME VEC_LOOP:j:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-629 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {{774 0 0 0-5320 {}}} SUCCS {{259 0 0 0-5282 {}} {130 0 0 0-5319 {}} {256 0 0 0-5320 {}}} CYCLES {}}
set a(0-5282) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(14:0))(13-0) TYPE READSLICE PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-630 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-5281 {}}} SUCCS {{258 0 0 0-5286 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5283) {AREA_SCORE {} NAME COMP_LOOP:k:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-631 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {} SUCCS {{259 0 0 0-5284 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5284) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#38 TYPE READSLICE PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-632 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-5283 {}}} SUCCS {{259 0 0 0-5285 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5285) {AREA_SCORE {} NAME VEC_LOOP:conc#26 TYPE CONCATENATE PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-633 LOC {0 1.0 1 0.50342155 1 0.50342155 5 0.50342155} PREDS {{259 0 0 0-5284 {}}} SUCCS {{259 0 0 0-5286 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5286) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-10:VEC_LOOP:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-634 LOC {1 0.0 1 0.50342155 1 0.50342155 1 0.601233925 5 0.601233925} PREDS {{259 0 0 0-5285 {}} {258 0 0 0-5282 {}}} SUCCS {{259 0 1.955 0-5287 {}} {258 0 1.955 0-5307 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5287) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#18 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-635 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-5286 {}} {774 0 1.955 0-5314 {}} {774 0 1.955 0-5307 {}}} SUCCS {{258 0 0 0-5302 {}} {256 0 0 0-5307 {}} {258 0 0 0-5309 {}} {256 0 0 0-5314 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5288) {AREA_SCORE {} NAME VEC_LOOP:j:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-636 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5320 {}}} SUCCS {{259 0 0 0-5289 {}} {130 0 0 0-5319 {}} {256 0 0 0-5320 {}}} CYCLES {}}
set a(0-5289) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(14:0))(13-0)#1 TYPE READSLICE PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-637 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5288 {}}} SUCCS {{258 0 0 0-5294 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5290) {AREA_SCORE {} NAME COMP_LOOP:k:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-638 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5291 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5291) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#39 TYPE READSLICE PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-639 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5290 {}}} SUCCS {{259 0 0 0-5292 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5292) {AREA_SCORE {} NAME VEC_LOOP:conc#27 TYPE CONCATENATE PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-640 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-5291 {}}} SUCCS {{258 0 0 0-5294 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5293) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-641 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5294 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5294) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-10:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-642 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-5293 {}} {258 0 0 0-5292 {}} {258 0 0 0-5289 {}}} SUCCS {{259 0 1.955 0-5295 {}} {258 0 1.955 0-5314 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5295) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#19 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-643 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-5294 {}} {774 0 1.955 0-5314 {}} {774 0 1.955 0-5307 {}}} SUCCS {{259 0 0 0-5296 {}} {256 0 0 0-5307 {}} {256 0 0 0-5314 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5296) {AREA_SCORE {} NAME COMP_LOOP-10:mult.x TYPE {C-CORE PORT} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-644 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-5295 {}} {128 0 0 0-5300 {}}} SUCCS {{258 0 0 0-5300 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5297) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y TYPE {C-CORE PORT} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-645 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5300 {}}} SUCCS {{258 0 0 0-5300 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5298) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y_ TYPE {C-CORE PORT} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-646 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5300 {}}} SUCCS {{258 0 0 0-5300 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5299) {AREA_SCORE {} NAME COMP_LOOP-10:mult.p TYPE {C-CORE PORT} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-647 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5300 {}}} SUCCS {{259 0 0 0-5300 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5300) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-10:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-648 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-5299 {}} {258 0 0 0-5298 {}} {258 0 0 0-5297 {}} {258 0 0 0-5296 {}}} SUCCS {{128 0 0 0-5296 {}} {128 0 0 0-5297 {}} {128 0 0 0-5298 {}} {128 0 0 0-5299 {}} {259 0 0 0-5301 {}}} CYCLES {}}
set a(0-5301) {AREA_SCORE {} NAME COMP_LOOP-10:mult.return TYPE {C-CORE PORT} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-649 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-5300 {}}} SUCCS {{259 0 0 0-5302 {}} {258 0 0 0-5308 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5302) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-650 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-5301 {}} {258 0 0 0-5287 {}}} SUCCS {{259 0 0 0-5303 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5303) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.base TYPE {C-CORE PORT} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-651 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-5302 {}} {128 0 0 0-5305 {}}} SUCCS {{258 0 0 0-5305 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5304) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.m TYPE {C-CORE PORT} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-652 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5305 {}}} SUCCS {{259 0 0 0-5305 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5305) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-10:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-653 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-5304 {}} {258 0 0 0-5303 {}}} SUCCS {{128 0 0 0-5303 {}} {128 0 0 0-5304 {}} {259 0 0 0-5306 {}}} CYCLES {}}
set a(0-5306) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.return TYPE {C-CORE PORT} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-654 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5305 {}}} SUCCS {{259 0 1.955 0-5307 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5307) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#18 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-655 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5307 {}} {259 0 1.955 0-5306 {}} {256 0 0 0-5295 {}} {256 0 0 0-5287 {}} {258 0 1.955 0-5286 {}} {774 0 0 0-5314 {}}} SUCCS {{774 0 1.955 0-5287 {}} {774 0 1.955 0-5295 {}} {774 0 0 0-5307 {}} {258 0 0 0-5314 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5308) {AREA_SCORE {} NAME COMP_LOOP-10:factor2:not TYPE NOT PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-656 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-5301 {}}} SUCCS {{259 0 0 0-5309 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5309) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-657 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5308 {}} {258 0 0 0-5287 {}}} SUCCS {{259 0 0 0-5310 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5310) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-658 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5309 {}} {128 0 0 0-5312 {}}} SUCCS {{258 0 0 0-5312 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5311) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-659 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5312 {}}} SUCCS {{259 0 0 0-5312 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5312) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-10:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-660 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5311 {}} {258 0 0 0-5310 {}}} SUCCS {{128 0 0 0-5310 {}} {128 0 0 0-5311 {}} {259 0 0 0-5313 {}}} CYCLES {}}
set a(0-5313) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-661 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5312 {}}} SUCCS {{259 0 1.955 0-5314 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5314) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#19 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-662 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5314 {}} {259 0 1.955 0-5313 {}} {258 0 0 0-5307 {}} {256 0 0 0-5295 {}} {258 0 1.955 0-5294 {}} {256 0 0 0-5287 {}}} SUCCS {{774 0 1.955 0-5287 {}} {774 0 1.955 0-5295 {}} {774 0 0 0-5307 {}} {774 0 0 0-5314 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5315) {AREA_SCORE {} NAME VEC_LOOP:j:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-663 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5320 {}}} SUCCS {{259 0 0 0-5316 {}} {130 0 0 0-5319 {}} {256 0 0 0-5320 {}}} CYCLES {}}
set a(0-5316) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(14:0))(13-0)#2 TYPE READSLICE PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-664 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5315 {}}} SUCCS {{259 0 0 0-5317 {}} {130 0 0 0-5319 {}}} CYCLES {}}
set a(0-5317) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-10:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-665 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5316 {}}} SUCCS {{259 0 0 0-5318 {}} {130 0 0 0-5319 {}} {258 0 0 0-5320 {}}} CYCLES {}}
set a(0-5318) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(14:0))(14) TYPE READSLICE PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-666 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5317 {}}} SUCCS {{259 0 0 0-5319 {}}} CYCLES {}}
set a(0-5319) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4677 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-667 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5318 {}} {130 0 0 0-5317 {}} {130 0 0 0-5316 {}} {130 0 0 0-5315 {}} {130 0 0 0-5314 {}} {130 0 0 0-5313 {}} {130 0 0 0-5311 {}} {130 0 0 0-5310 {}} {130 0 0 0-5309 {}} {130 0 0 0-5308 {}} {130 0 0 0-5307 {}} {130 0 0 0-5306 {}} {130 0 0 0-5304 {}} {130 0 0 0-5303 {}} {130 0 0 0-5302 {}} {130 0 0 0-5301 {}} {130 0 0 0-5299 {}} {130 0 0 0-5298 {}} {130 0 0 0-5297 {}} {130 0 0 0-5296 {}} {130 0 0 0-5295 {}} {130 0 0 0-5294 {}} {130 0 0 0-5293 {}} {130 0 0 0-5292 {}} {130 0 0 0-5291 {}} {130 0 0 0-5290 {}} {130 0 0 0-5289 {}} {130 0 0 0-5288 {}} {130 0 0 0-5287 {}} {130 0 0 0-5286 {}} {130 0 0 0-5285 {}} {130 0 0 0-5284 {}} {130 0 0 0-5283 {}} {130 0 0 0-5282 {}} {130 0 0 0-5281 {}}} SUCCS {{129 0 0 0-5320 {}}} CYCLES {}}
set a(0-5320) {AREA_SCORE {} NAME asn(VEC_LOOP:j#10(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4677 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5320 {}} {129 0 0 0-5319 {}} {258 0 0 0-5317 {}} {256 0 0 0-5315 {}} {256 0 0 0-5288 {}} {256 0 0 0-5281 {}}} SUCCS {{774 0 0 0-5281 {}} {774 0 0 0-5288 {}} {774 0 0 0-5315 {}} {772 0 0 0-5320 {}}} CYCLES {}}
set a(0-4677) {CHI {0-5281 0-5282 0-5283 0-5284 0-5285 0-5286 0-5287 0-5288 0-5289 0-5290 0-5291 0-5292 0-5293 0-5294 0-5295 0-5296 0-5297 0-5298 0-5299 0-5300 0-5301 0-5302 0-5303 0-5304 0-5305 0-5306 0-5307 0-5308 0-5309 0-5310 0-5311 0-5312 0-5313 0-5314 0-5315 0-5316 0-5317 0-5318 0-5319 0-5320} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-10:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-668 LOC {11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-5280 {}} {258 0 0 0-5279 {}} {258 0 0 0-5278 {}} {130 0 0 0-5277 {}} {130 0 0 0-5276 {}} {130 0 0 0-5275 {}} {130 0 0 0-5274 {}} {64 0 0 0-5273 {}} {64 0 0 0-4676 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-5280 {}} {131 0 0 0-5321 {}} {130 0 0 0-5322 {}} {130 0 0 0-5323 {}} {130 0 0 0-5324 {}} {130 0 0 0-5325 {}} {130 0 0 0-5326 {}} {130 0 0 0-5327 {}} {130 0 0 0-5328 {}} {130 0 0 0-5329 {}} {130 0 0 0-5330 {}} {64 0 0 0-4678 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5321) {AREA_SCORE {} NAME COMP_LOOP-11:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-669 LOC {11 1.0 12 0.90158655 12 0.90158655 12 0.90158655} PREDS {{131 0 0 0-4677 {}}} SUCCS {{259 0 0 0-5322 {}} {130 0 0 0-5330 {}}} CYCLES {}}
set a(0-5322) {AREA_SCORE {} NAME COMP_LOOP-11:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-670 LOC {11 1.0 12 0.90158655 12 0.90158655 12 0.90158655} PREDS {{259 0 0 0-5321 {}} {130 0 0 0-4677 {}}} SUCCS {{259 0 0 0-5323 {}} {130 0 0 0-5330 {}}} CYCLES {}}
set a(0-5323) {AREA_SCORE {} NAME COMP_LOOP-11:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-671 LOC {11 1.0 12 0.90158655 12 0.90158655 12 0.90158655} PREDS {{259 0 0 0-5322 {}} {130 0 0 0-4677 {}}} SUCCS {{258 0 0 0-5327 {}} {130 0 0 0-5330 {}}} CYCLES {}}
set a(0-5324) {AREA_SCORE {} NAME COMP_LOOP:k:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-672 LOC {11 1.0 12 0.0 12 0.0 12 0.0 12 0.90158655} PREDS {{130 0 0 0-4677 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5325 {}} {130 0 0 0-5330 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5325) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#40 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-673 LOC {11 1.0 12 0.0 12 0.0 12 0.90158655} PREDS {{259 0 0 0-5324 {}} {130 0 0 0-4677 {}}} SUCCS {{259 0 0 0-5326 {}} {130 0 0 0-5330 {}}} CYCLES {}}
set a(0-5326) {AREA_SCORE {} NAME COMP_LOOP:conc#30 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-674 LOC {11 1.0 12 0.90158655 12 0.90158655 12 0.90158655} PREDS {{259 0 0 0-5325 {}} {130 0 0 0-4677 {}}} SUCCS {{259 0 0 0-5327 {}} {130 0 0 0-5330 {}}} CYCLES {}}
set a(0-5327) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-11:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-675 LOC {12 0.0 12 0.90158655 12 0.90158655 12 0.9999998865384615 12 0.9999998865384615} PREDS {{259 0 0 0-5326 {}} {258 0 0 0-5323 {}} {130 0 0 0-4677 {}}} SUCCS {{259 0 0 0-5328 {}} {130 0 0 0-5330 {}}} CYCLES {}}
set a(0-5328) {AREA_SCORE {} NAME COMP_LOOP-11:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-676 LOC {12 0.09841345 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-5327 {}} {130 0 0 0-4677 {}}} SUCCS {{259 0 0 0-5329 {}} {130 0 0 0-5330 {}}} CYCLES {}}
set a(0-5329) {AREA_SCORE {} NAME COMP_LOOP-11:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-677 LOC {12 0.09841345 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-5328 {}} {130 0 0 0-4677 {}}} SUCCS {{259 0 0 0-5330 {}}} CYCLES {}}
set a(0-5330) {AREA_SCORE {} NAME COMP_LOOP-11:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-678 LOC {12 0.09841345 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-5329 {}} {130 0 0 0-5328 {}} {130 0 0 0-5327 {}} {130 0 0 0-5326 {}} {130 0 0 0-5325 {}} {130 0 0 0-5324 {}} {130 0 0 0-5323 {}} {130 0 0 0-5322 {}} {130 0 0 0-5321 {}} {130 0 0 0-4677 {}}} SUCCS {{128 0 0 0-5339 {}} {64 0 0 0-4678 {}}} CYCLES {}}
set a(0-5331) {AREA_SCORE {} NAME COMP_LOOP:k:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-679 LOC {0 1.0 11 0.0 11 0.0 11 0.0 11 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5332 {}} {130 0 0 0-4678 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5332) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#41 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-680 LOC {0 1.0 11 0.0 11 0.0 11 0.24947124999999998} PREDS {{259 0 0 0-5331 {}}} SUCCS {{259 0 0 0-5333 {}} {130 0 0 0-4678 {}}} CYCLES {}}
set a(0-5333) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#10 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-681 LOC {0 1.0 11 0.24947124999999998 11 0.24947124999999998 11 0.24947124999999998} PREDS {{259 0 0 0-5332 {}}} SUCCS {{259 0 0 0-5334 {}} {130 0 0 0-4678 {}}} CYCLES {}}
set a(0-5334) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-11:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-682 LOC {1 0.0645032 11 0.24947124999999998 11 0.24947124999999998 11 0.6501121491127013 11 0.6501121491127013} PREDS {{259 0 0 0-5333 {}} {258 0 0 0-4840 {}}} SUCCS {{259 0 0 0-5335 {}} {258 0 0 0-5337 {}} {130 0 0 0-4678 {}}} CYCLES {}}
set a(0-5335) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#67 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-683 LOC {1 0.46514419999999995 11 0.65011225 11 0.65011225 11 0.65011225} PREDS {{259 0 0 0-5334 {}}} SUCCS {{259 0 1.564 0-5336 {}} {130 0 0 0-4678 {}}} CYCLES {}}
set a(0-5336) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#10 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-684 LOC {1 1.0 11 0.877 11 1.0 12 0.254999875 12 0.254999875} PREDS {{259 0 1.564 0-5335 {}}} SUCCS {{258 0 0 0-4678 {}}} CYCLES {}}
set a(0-5337) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#5 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-685 LOC {1 0.46514419999999995 11 0.65011225 11 0.65011225 11 0.65011225} PREDS {{258 0 0 0-5334 {}}} SUCCS {{259 0 1.564 0-5338 {}} {130 0 0 0-4678 {}}} CYCLES {}}
set a(0-5338) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#10 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-686 LOC {1 1.0 11 0.877 11 1.0 12 0.254999875 12 0.254999875} PREDS {{259 0 1.564 0-5337 {}}} SUCCS {{258 0 0 0-4678 {}}} CYCLES {}}
set a(0-5339) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#11(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-687 LOC {12 0.0 12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{128 0 0 0-5330 {}} {772 0 0 0-4678 {}}} SUCCS {{259 0 0 0-4678 {}}} CYCLES {}}
set a(0-5340) {AREA_SCORE {} NAME VEC_LOOP:j:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-688 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50402255} PREDS {{774 0 0 0-5385 {}}} SUCCS {{259 0 0 0-5341 {}} {130 0 0 0-5384 {}} {256 0 0 0-5385 {}}} CYCLES {}}
set a(0-5341) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(14:0))(13-1) TYPE READSLICE PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-689 LOC {0 1.0 1 0.0 1 0.0 5 0.50402255} PREDS {{259 0 0 0-5340 {}}} SUCCS {{258 0 0 0-5345 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5342) {AREA_SCORE {} NAME COMP_LOOP:k:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-690 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50402255} PREDS {} SUCCS {{259 0 0 0-5343 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5343) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#42 TYPE READSLICE PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-691 LOC {0 1.0 1 0.0 1 0.0 5 0.50402255} PREDS {{259 0 0 0-5342 {}}} SUCCS {{259 0 0 0-5344 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5344) {AREA_SCORE {} NAME VEC_LOOP:conc#29 TYPE CONCATENATE PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-692 LOC {0 1.0 1 0.50402255 1 0.50402255 5 0.50402255} PREDS {{259 0 0 0-5343 {}}} SUCCS {{259 0 0 0-5345 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5345) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {0.78 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-693 LOC {1 0.0 1 0.50402255 1 0.50402255 1 0.6012339634615385 5 0.6012339634615385} PREDS {{259 0 0 0-5344 {}} {258 0 0 0-5341 {}}} SUCCS {{258 0 0 0-5348 {}} {258 0 0 0-5371 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5346) {AREA_SCORE {} NAME VEC_LOOP:j:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-694 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.60123405} PREDS {{774 0 0 0-5385 {}}} SUCCS {{259 0 0 0-5347 {}} {130 0 0 0-5384 {}} {256 0 0 0-5385 {}}} CYCLES {}}
set a(0-5347) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(14:0))(0)#1 TYPE READSLICE PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-695 LOC {0 1.0 1 0.0 1 0.0 5 0.60123405} PREDS {{259 0 0 0-5346 {}}} SUCCS {{259 0 0 0-5348 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5348) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-696 LOC {1 0.09721149999999999 1 0.60123405 1 0.60123405 5 0.60123405} PREDS {{259 0 0 0-5347 {}} {258 0 0 0-5345 {}}} SUCCS {{259 0 1.955 0-5349 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5349) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#20 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-697 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-5348 {}} {774 0 1.955 0-5379 {}} {774 0 1.955 0-5372 {}}} SUCCS {{258 0 0 0-5364 {}} {256 0 0 0-5372 {}} {258 0 0 0-5374 {}} {256 0 0 0-5379 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5350) {AREA_SCORE {} NAME VEC_LOOP:j:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-698 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5385 {}}} SUCCS {{259 0 0 0-5351 {}} {130 0 0 0-5384 {}} {256 0 0 0-5385 {}}} CYCLES {}}
set a(0-5351) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(14:0))(13-0) TYPE READSLICE PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-699 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5350 {}}} SUCCS {{258 0 0 0-5356 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5352) {AREA_SCORE {} NAME COMP_LOOP:k:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-700 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5353 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5353) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#43 TYPE READSLICE PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-701 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5352 {}}} SUCCS {{259 0 0 0-5354 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5354) {AREA_SCORE {} NAME VEC_LOOP:conc#30 TYPE CONCATENATE PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-702 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-5353 {}}} SUCCS {{258 0 0 0-5356 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5355) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-703 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5356 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5356) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-11:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-704 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-5355 {}} {258 0 0 0-5354 {}} {258 0 0 0-5351 {}}} SUCCS {{259 0 1.955 0-5357 {}} {258 0 1.955 0-5379 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5357) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#21 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-705 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-5356 {}} {774 0 1.955 0-5379 {}} {774 0 1.955 0-5372 {}}} SUCCS {{259 0 0 0-5358 {}} {256 0 0 0-5372 {}} {256 0 0 0-5379 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5358) {AREA_SCORE {} NAME COMP_LOOP-11:mult.x TYPE {C-CORE PORT} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-706 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-5357 {}} {128 0 0 0-5362 {}}} SUCCS {{258 0 0 0-5362 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5359) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y TYPE {C-CORE PORT} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-707 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5362 {}}} SUCCS {{258 0 0 0-5362 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5360) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y_ TYPE {C-CORE PORT} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-708 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5362 {}}} SUCCS {{258 0 0 0-5362 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5361) {AREA_SCORE {} NAME COMP_LOOP-11:mult.p TYPE {C-CORE PORT} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-709 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5362 {}}} SUCCS {{259 0 0 0-5362 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5362) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-11:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-710 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-5361 {}} {258 0 0 0-5360 {}} {258 0 0 0-5359 {}} {258 0 0 0-5358 {}}} SUCCS {{128 0 0 0-5358 {}} {128 0 0 0-5359 {}} {128 0 0 0-5360 {}} {128 0 0 0-5361 {}} {259 0 0 0-5363 {}}} CYCLES {}}
set a(0-5363) {AREA_SCORE {} NAME COMP_LOOP-11:mult.return TYPE {C-CORE PORT} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-711 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-5362 {}}} SUCCS {{259 0 0 0-5364 {}} {258 0 0 0-5373 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5364) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-712 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-5363 {}} {258 0 0 0-5349 {}}} SUCCS {{259 0 0 0-5365 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5365) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.base TYPE {C-CORE PORT} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-713 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-5364 {}} {128 0 0 0-5367 {}}} SUCCS {{258 0 0 0-5367 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5366) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.m TYPE {C-CORE PORT} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-714 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5367 {}}} SUCCS {{259 0 0 0-5367 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5367) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-11:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-715 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-5366 {}} {258 0 0 0-5365 {}}} SUCCS {{128 0 0 0-5365 {}} {128 0 0 0-5366 {}} {259 0 0 0-5368 {}}} CYCLES {}}
set a(0-5368) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.return TYPE {C-CORE PORT} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-716 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5367 {}}} SUCCS {{258 0 1.955 0-5372 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5369) {AREA_SCORE {} NAME VEC_LOOP:j:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-717 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.60123405} PREDS {{774 0 0 0-5385 {}}} SUCCS {{259 0 0 0-5370 {}} {130 0 0 0-5384 {}} {256 0 0 0-5385 {}}} CYCLES {}}
set a(0-5370) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(14:0))(0) TYPE READSLICE PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-718 LOC {0 1.0 1 0.0 1 0.0 7 0.60123405} PREDS {{259 0 0 0-5369 {}}} SUCCS {{259 0 0 0-5371 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5371) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-719 LOC {1 0.09721149999999999 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5370 {}} {258 0 0 0-5345 {}}} SUCCS {{259 0 1.955 0-5372 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5372) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#20 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-720 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5372 {}} {259 0 1.955 0-5371 {}} {258 0 1.955 0-5368 {}} {256 0 0 0-5357 {}} {256 0 0 0-5349 {}} {774 0 0 0-5379 {}}} SUCCS {{774 0 1.955 0-5349 {}} {774 0 1.955 0-5357 {}} {774 0 0 0-5372 {}} {258 0 0 0-5379 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5373) {AREA_SCORE {} NAME COMP_LOOP-11:factor2:not TYPE NOT PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-721 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-5363 {}}} SUCCS {{259 0 0 0-5374 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5374) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-722 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5373 {}} {258 0 0 0-5349 {}}} SUCCS {{259 0 0 0-5375 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5375) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-723 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5374 {}} {128 0 0 0-5377 {}}} SUCCS {{258 0 0 0-5377 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5376) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-724 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5377 {}}} SUCCS {{259 0 0 0-5377 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5377) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-11:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-725 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5376 {}} {258 0 0 0-5375 {}}} SUCCS {{128 0 0 0-5375 {}} {128 0 0 0-5376 {}} {259 0 0 0-5378 {}}} CYCLES {}}
set a(0-5378) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-726 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5377 {}}} SUCCS {{259 0 1.955 0-5379 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5379) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#21 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-727 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5379 {}} {259 0 1.955 0-5378 {}} {258 0 0 0-5372 {}} {256 0 0 0-5357 {}} {258 0 1.955 0-5356 {}} {256 0 0 0-5349 {}}} SUCCS {{774 0 1.955 0-5349 {}} {774 0 1.955 0-5357 {}} {774 0 0 0-5372 {}} {774 0 0 0-5379 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5380) {AREA_SCORE {} NAME VEC_LOOP:j:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-728 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5385 {}}} SUCCS {{259 0 0 0-5381 {}} {130 0 0 0-5384 {}} {256 0 0 0-5385 {}}} CYCLES {}}
set a(0-5381) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(14:0))(13-0)#1 TYPE READSLICE PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-729 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5380 {}}} SUCCS {{259 0 0 0-5382 {}} {130 0 0 0-5384 {}}} CYCLES {}}
set a(0-5382) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-11:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-730 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5381 {}}} SUCCS {{259 0 0 0-5383 {}} {130 0 0 0-5384 {}} {258 0 0 0-5385 {}}} CYCLES {}}
set a(0-5383) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(14:0))(14) TYPE READSLICE PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-731 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5382 {}}} SUCCS {{259 0 0 0-5384 {}}} CYCLES {}}
set a(0-5384) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4678 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-732 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5383 {}} {130 0 0 0-5382 {}} {130 0 0 0-5381 {}} {130 0 0 0-5380 {}} {130 0 0 0-5379 {}} {130 0 0 0-5378 {}} {130 0 0 0-5376 {}} {130 0 0 0-5375 {}} {130 0 0 0-5374 {}} {130 0 0 0-5373 {}} {130 0 0 0-5372 {}} {130 0 0 0-5371 {}} {130 0 0 0-5370 {}} {130 0 0 0-5369 {}} {130 0 0 0-5368 {}} {130 0 0 0-5366 {}} {130 0 0 0-5365 {}} {130 0 0 0-5364 {}} {130 0 0 0-5363 {}} {130 0 0 0-5361 {}} {130 0 0 0-5360 {}} {130 0 0 0-5359 {}} {130 0 0 0-5358 {}} {130 0 0 0-5357 {}} {130 0 0 0-5356 {}} {130 0 0 0-5355 {}} {130 0 0 0-5354 {}} {130 0 0 0-5353 {}} {130 0 0 0-5352 {}} {130 0 0 0-5351 {}} {130 0 0 0-5350 {}} {130 0 0 0-5349 {}} {130 0 0 0-5348 {}} {130 0 0 0-5347 {}} {130 0 0 0-5346 {}} {130 0 0 0-5345 {}} {130 0 0 0-5344 {}} {130 0 0 0-5343 {}} {130 0 0 0-5342 {}} {130 0 0 0-5341 {}} {130 0 0 0-5340 {}}} SUCCS {{129 0 0 0-5385 {}}} CYCLES {}}
set a(0-5385) {AREA_SCORE {} NAME asn(VEC_LOOP:j#11(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4678 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5385 {}} {129 0 0 0-5384 {}} {258 0 0 0-5382 {}} {256 0 0 0-5380 {}} {256 0 0 0-5369 {}} {256 0 0 0-5350 {}} {256 0 0 0-5346 {}} {256 0 0 0-5340 {}}} SUCCS {{774 0 0 0-5340 {}} {774 0 0 0-5346 {}} {774 0 0 0-5350 {}} {774 0 0 0-5369 {}} {774 0 0 0-5380 {}} {772 0 0 0-5385 {}}} CYCLES {}}
set a(0-4678) {CHI {0-5340 0-5341 0-5342 0-5343 0-5344 0-5345 0-5346 0-5347 0-5348 0-5349 0-5350 0-5351 0-5352 0-5353 0-5354 0-5355 0-5356 0-5357 0-5358 0-5359 0-5360 0-5361 0-5362 0-5363 0-5364 0-5365 0-5366 0-5367 0-5368 0-5369 0-5370 0-5371 0-5372 0-5373 0-5374 0-5375 0-5376 0-5377 0-5378 0-5379 0-5380 0-5381 0-5382 0-5383 0-5384 0-5385} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-11:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-733 LOC {12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-5339 {}} {258 0 0 0-5338 {}} {130 0 0 0-5337 {}} {258 0 0 0-5336 {}} {130 0 0 0-5335 {}} {130 0 0 0-5334 {}} {130 0 0 0-5333 {}} {130 0 0 0-5332 {}} {130 0 0 0-5331 {}} {64 0 0 0-5330 {}} {64 0 0 0-4677 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-5339 {}} {131 0 0 0-5386 {}} {130 0 0 0-5387 {}} {130 0 0 0-5388 {}} {130 0 0 0-5389 {}} {130 0 0 0-5390 {}} {130 0 0 0-5391 {}} {130 0 0 0-5392 {}} {130 0 0 0-5393 {}} {130 0 0 0-5394 {}} {130 0 0 0-5395 {}} {64 0 0 0-4679 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5386) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-3)#1 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-734 LOC {12 1.0 13 0.9027885 13 0.9027885 13 0.9027885} PREDS {{131 0 0 0-4678 {}}} SUCCS {{259 0 0 0-5387 {}} {130 0 0 0-5395 {}}} CYCLES {}}
set a(0-5387) {AREA_SCORE {} NAME COMP_LOOP-12:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-735 LOC {12 1.0 13 0.9027885 13 0.9027885 13 0.9027885} PREDS {{259 0 0 0-5386 {}} {130 0 0 0-4678 {}}} SUCCS {{259 0 0 0-5388 {}} {130 0 0 0-5395 {}}} CYCLES {}}
set a(0-5388) {AREA_SCORE {} NAME COMP_LOOP-12:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-736 LOC {12 1.0 13 0.9027885 13 0.9027885 13 0.9027885} PREDS {{259 0 0 0-5387 {}} {130 0 0 0-4678 {}}} SUCCS {{258 0 0 0-5392 {}} {130 0 0 0-5395 {}}} CYCLES {}}
set a(0-5389) {AREA_SCORE {} NAME COMP_LOOP:k:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-737 LOC {12 1.0 13 0.0 13 0.0 13 0.0 13 0.9027885} PREDS {{130 0 0 0-4678 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5390 {}} {130 0 0 0-5395 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5390) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#45 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-738 LOC {12 1.0 13 0.0 13 0.0 13 0.9027885} PREDS {{259 0 0 0-5389 {}} {130 0 0 0-4678 {}}} SUCCS {{259 0 0 0-5391 {}} {130 0 0 0-5395 {}}} CYCLES {}}
set a(0-5391) {AREA_SCORE {} NAME COMP_LOOP:conc#33 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-739 LOC {12 1.0 13 0.9027885 13 0.9027885 13 0.9027885} PREDS {{259 0 0 0-5390 {}} {130 0 0 0-4678 {}}} SUCCS {{259 0 0 0-5392 {}} {130 0 0 0-5395 {}}} CYCLES {}}
set a(0-5392) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {0.78 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-740 LOC {13 0.0 13 0.9027885 13 0.9027885 13 0.9999999134615385 13 0.9999999134615385} PREDS {{259 0 0 0-5391 {}} {258 0 0 0-5388 {}} {130 0 0 0-4678 {}}} SUCCS {{259 0 0 0-5393 {}} {130 0 0 0-5395 {}}} CYCLES {}}
set a(0-5393) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#3)(12) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-741 LOC {13 0.09721149999999999 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-5392 {}} {130 0 0 0-4678 {}}} SUCCS {{259 0 0 0-5394 {}} {130 0 0 0-5395 {}}} CYCLES {}}
set a(0-5394) {AREA_SCORE {} NAME COMP_LOOP-12:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-742 LOC {13 0.09721149999999999 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-5393 {}} {130 0 0 0-4678 {}}} SUCCS {{259 0 0 0-5395 {}}} CYCLES {}}
set a(0-5395) {AREA_SCORE {} NAME COMP_LOOP-12:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-743 LOC {13 0.09721149999999999 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-5394 {}} {130 0 0 0-5393 {}} {130 0 0 0-5392 {}} {130 0 0 0-5391 {}} {130 0 0 0-5390 {}} {130 0 0 0-5389 {}} {130 0 0 0-5388 {}} {130 0 0 0-5387 {}} {130 0 0 0-5386 {}} {130 0 0 0-4678 {}}} SUCCS {{128 0 0 0-5402 {}} {64 0 0 0-4679 {}}} CYCLES {}}
set a(0-5396) {AREA_SCORE {} NAME COMP_LOOP:k:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-744 LOC {0 1.0 12 0.0 12 0.0 12 0.0 12 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5397 {}} {130 0 0 0-4679 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5397) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#24 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-745 LOC {0 1.0 12 0.0 12 0.0 12 0.24947124999999998} PREDS {{259 0 0 0-5396 {}}} SUCCS {{259 0 0 0-5398 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-5398) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#11 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-746 LOC {0 1.0 12 0.24947124999999998 12 0.24947124999999998 12 0.24947124999999998} PREDS {{259 0 0 0-5397 {}}} SUCCS {{259 0 0 0-5399 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-5399) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-12:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-747 LOC {1 0.0645032 12 0.24947124999999998 12 0.24947124999999998 12 0.6501121491127013 12 0.6501121491127013} PREDS {{259 0 0 0-5398 {}} {258 0 0 0-4782 {}}} SUCCS {{259 0 1.564 0-5400 {}} {258 0 1.564 0-5401 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-5400) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#11 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-748 LOC {1 1.0 12 0.877 12 1.0 13 0.254999875 13 0.254999875} PREDS {{259 0 1.564 0-5399 {}}} SUCCS {{258 0 0 0-4679 {}}} CYCLES {}}
set a(0-5401) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#11 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-749 LOC {1 1.0 12 0.877 12 1.0 13 0.254999875 13 0.254999875} PREDS {{258 0 1.564 0-5399 {}}} SUCCS {{258 0 0 0-4679 {}}} CYCLES {}}
set a(0-5402) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#12(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-750 LOC {13 0.0 13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{128 0 0 0-5395 {}} {772 0 0 0-4679 {}}} SUCCS {{259 0 0 0-4679 {}}} CYCLES {}}
set a(0-5403) {AREA_SCORE {} NAME VEC_LOOP:j:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-751 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {{774 0 0 0-5442 {}}} SUCCS {{259 0 0 0-5404 {}} {130 0 0 0-5441 {}} {256 0 0 0-5442 {}}} CYCLES {}}
set a(0-5404) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(14:0))(13-0) TYPE READSLICE PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-752 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-5403 {}}} SUCCS {{258 0 0 0-5408 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5405) {AREA_SCORE {} NAME COMP_LOOP:k:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-753 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {} SUCCS {{259 0 0 0-5406 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5406) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#46 TYPE READSLICE PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-754 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-5405 {}}} SUCCS {{259 0 0 0-5407 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5407) {AREA_SCORE {} NAME VEC_LOOP:conc#32 TYPE CONCATENATE PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-755 LOC {0 1.0 1 0.50342155 1 0.50342155 5 0.50342155} PREDS {{259 0 0 0-5406 {}}} SUCCS {{259 0 0 0-5408 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5408) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-12:VEC_LOOP:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-756 LOC {1 0.0 1 0.50342155 1 0.50342155 1 0.601233925 5 0.601233925} PREDS {{259 0 0 0-5407 {}} {258 0 0 0-5404 {}}} SUCCS {{259 0 1.955 0-5409 {}} {258 0 1.955 0-5429 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5409) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#22 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-757 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-5408 {}} {774 0 1.955 0-5436 {}} {774 0 1.955 0-5429 {}}} SUCCS {{258 0 0 0-5424 {}} {256 0 0 0-5429 {}} {258 0 0 0-5431 {}} {256 0 0 0-5436 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5410) {AREA_SCORE {} NAME VEC_LOOP:j:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-758 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5442 {}}} SUCCS {{259 0 0 0-5411 {}} {130 0 0 0-5441 {}} {256 0 0 0-5442 {}}} CYCLES {}}
set a(0-5411) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(14:0))(13-0)#1 TYPE READSLICE PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-759 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5410 {}}} SUCCS {{258 0 0 0-5416 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5412) {AREA_SCORE {} NAME COMP_LOOP:k:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-760 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5413 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5413) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#47 TYPE READSLICE PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-761 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5412 {}}} SUCCS {{259 0 0 0-5414 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5414) {AREA_SCORE {} NAME VEC_LOOP:conc#33 TYPE CONCATENATE PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-762 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-5413 {}}} SUCCS {{258 0 0 0-5416 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5415) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-763 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5416 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5416) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-12:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-764 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-5415 {}} {258 0 0 0-5414 {}} {258 0 0 0-5411 {}}} SUCCS {{259 0 1.955 0-5417 {}} {258 0 1.955 0-5436 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5417) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#23 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-765 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-5416 {}} {774 0 1.955 0-5436 {}} {774 0 1.955 0-5429 {}}} SUCCS {{259 0 0 0-5418 {}} {256 0 0 0-5429 {}} {256 0 0 0-5436 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5418) {AREA_SCORE {} NAME COMP_LOOP-12:mult.x TYPE {C-CORE PORT} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-766 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-5417 {}} {128 0 0 0-5422 {}}} SUCCS {{258 0 0 0-5422 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5419) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y TYPE {C-CORE PORT} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-767 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5422 {}}} SUCCS {{258 0 0 0-5422 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5420) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y_ TYPE {C-CORE PORT} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-768 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5422 {}}} SUCCS {{258 0 0 0-5422 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5421) {AREA_SCORE {} NAME COMP_LOOP-12:mult.p TYPE {C-CORE PORT} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-769 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5422 {}}} SUCCS {{259 0 0 0-5422 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5422) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-12:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-770 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-5421 {}} {258 0 0 0-5420 {}} {258 0 0 0-5419 {}} {258 0 0 0-5418 {}}} SUCCS {{128 0 0 0-5418 {}} {128 0 0 0-5419 {}} {128 0 0 0-5420 {}} {128 0 0 0-5421 {}} {259 0 0 0-5423 {}}} CYCLES {}}
set a(0-5423) {AREA_SCORE {} NAME COMP_LOOP-12:mult.return TYPE {C-CORE PORT} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-771 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-5422 {}}} SUCCS {{259 0 0 0-5424 {}} {258 0 0 0-5430 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5424) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-772 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-5423 {}} {258 0 0 0-5409 {}}} SUCCS {{259 0 0 0-5425 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5425) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.base TYPE {C-CORE PORT} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-773 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-5424 {}} {128 0 0 0-5427 {}}} SUCCS {{258 0 0 0-5427 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5426) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.m TYPE {C-CORE PORT} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-774 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5427 {}}} SUCCS {{259 0 0 0-5427 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5427) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-12:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-775 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-5426 {}} {258 0 0 0-5425 {}}} SUCCS {{128 0 0 0-5425 {}} {128 0 0 0-5426 {}} {259 0 0 0-5428 {}}} CYCLES {}}
set a(0-5428) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.return TYPE {C-CORE PORT} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-776 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5427 {}}} SUCCS {{259 0 1.955 0-5429 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5429) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#22 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-777 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5429 {}} {259 0 1.955 0-5428 {}} {256 0 0 0-5417 {}} {256 0 0 0-5409 {}} {258 0 1.955 0-5408 {}} {774 0 0 0-5436 {}}} SUCCS {{774 0 1.955 0-5409 {}} {774 0 1.955 0-5417 {}} {774 0 0 0-5429 {}} {258 0 0 0-5436 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5430) {AREA_SCORE {} NAME COMP_LOOP-12:factor2:not TYPE NOT PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-778 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-5423 {}}} SUCCS {{259 0 0 0-5431 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5431) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-779 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5430 {}} {258 0 0 0-5409 {}}} SUCCS {{259 0 0 0-5432 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5432) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-780 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5431 {}} {128 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5434 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5433) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-781 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5434 {}}} SUCCS {{259 0 0 0-5434 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5434) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-12:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-782 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5433 {}} {258 0 0 0-5432 {}}} SUCCS {{128 0 0 0-5432 {}} {128 0 0 0-5433 {}} {259 0 0 0-5435 {}}} CYCLES {}}
set a(0-5435) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-783 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5434 {}}} SUCCS {{259 0 1.955 0-5436 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5436) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#23 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-784 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5436 {}} {259 0 1.955 0-5435 {}} {258 0 0 0-5429 {}} {256 0 0 0-5417 {}} {258 0 1.955 0-5416 {}} {256 0 0 0-5409 {}}} SUCCS {{774 0 1.955 0-5409 {}} {774 0 1.955 0-5417 {}} {774 0 0 0-5429 {}} {774 0 0 0-5436 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5437) {AREA_SCORE {} NAME VEC_LOOP:j:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-785 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5442 {}}} SUCCS {{259 0 0 0-5438 {}} {130 0 0 0-5441 {}} {256 0 0 0-5442 {}}} CYCLES {}}
set a(0-5438) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(14:0))(13-0)#2 TYPE READSLICE PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-786 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5437 {}}} SUCCS {{259 0 0 0-5439 {}} {130 0 0 0-5441 {}}} CYCLES {}}
set a(0-5439) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-12:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-787 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5438 {}}} SUCCS {{259 0 0 0-5440 {}} {130 0 0 0-5441 {}} {258 0 0 0-5442 {}}} CYCLES {}}
set a(0-5440) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(14:0))(14) TYPE READSLICE PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-788 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5439 {}}} SUCCS {{259 0 0 0-5441 {}}} CYCLES {}}
set a(0-5441) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4679 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-789 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5440 {}} {130 0 0 0-5439 {}} {130 0 0 0-5438 {}} {130 0 0 0-5437 {}} {130 0 0 0-5436 {}} {130 0 0 0-5435 {}} {130 0 0 0-5433 {}} {130 0 0 0-5432 {}} {130 0 0 0-5431 {}} {130 0 0 0-5430 {}} {130 0 0 0-5429 {}} {130 0 0 0-5428 {}} {130 0 0 0-5426 {}} {130 0 0 0-5425 {}} {130 0 0 0-5424 {}} {130 0 0 0-5423 {}} {130 0 0 0-5421 {}} {130 0 0 0-5420 {}} {130 0 0 0-5419 {}} {130 0 0 0-5418 {}} {130 0 0 0-5417 {}} {130 0 0 0-5416 {}} {130 0 0 0-5415 {}} {130 0 0 0-5414 {}} {130 0 0 0-5413 {}} {130 0 0 0-5412 {}} {130 0 0 0-5411 {}} {130 0 0 0-5410 {}} {130 0 0 0-5409 {}} {130 0 0 0-5408 {}} {130 0 0 0-5407 {}} {130 0 0 0-5406 {}} {130 0 0 0-5405 {}} {130 0 0 0-5404 {}} {130 0 0 0-5403 {}}} SUCCS {{129 0 0 0-5442 {}}} CYCLES {}}
set a(0-5442) {AREA_SCORE {} NAME asn(VEC_LOOP:j#12(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4679 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5442 {}} {129 0 0 0-5441 {}} {258 0 0 0-5439 {}} {256 0 0 0-5437 {}} {256 0 0 0-5410 {}} {256 0 0 0-5403 {}}} SUCCS {{774 0 0 0-5403 {}} {774 0 0 0-5410 {}} {774 0 0 0-5437 {}} {772 0 0 0-5442 {}}} CYCLES {}}
set a(0-4679) {CHI {0-5403 0-5404 0-5405 0-5406 0-5407 0-5408 0-5409 0-5410 0-5411 0-5412 0-5413 0-5414 0-5415 0-5416 0-5417 0-5418 0-5419 0-5420 0-5421 0-5422 0-5423 0-5424 0-5425 0-5426 0-5427 0-5428 0-5429 0-5430 0-5431 0-5432 0-5433 0-5434 0-5435 0-5436 0-5437 0-5438 0-5439 0-5440 0-5441 0-5442} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-12:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-790 LOC {13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-5402 {}} {258 0 0 0-5401 {}} {258 0 0 0-5400 {}} {130 0 0 0-5399 {}} {130 0 0 0-5398 {}} {130 0 0 0-5397 {}} {130 0 0 0-5396 {}} {64 0 0 0-5395 {}} {64 0 0 0-4678 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-5402 {}} {131 0 0 0-5443 {}} {130 0 0 0-5444 {}} {130 0 0 0-5445 {}} {130 0 0 0-5446 {}} {130 0 0 0-5447 {}} {130 0 0 0-5448 {}} {130 0 0 0-5449 {}} {130 0 0 0-5450 {}} {130 0 0 0-5451 {}} {130 0 0 0-5452 {}} {64 0 0 0-4680 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5443) {AREA_SCORE {} NAME COMP_LOOP-13:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-791 LOC {13 1.0 14 0.90158655 14 0.90158655 14 0.90158655} PREDS {{131 0 0 0-4679 {}}} SUCCS {{259 0 0 0-5444 {}} {130 0 0 0-5452 {}}} CYCLES {}}
set a(0-5444) {AREA_SCORE {} NAME COMP_LOOP-13:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-792 LOC {13 1.0 14 0.90158655 14 0.90158655 14 0.90158655} PREDS {{259 0 0 0-5443 {}} {130 0 0 0-4679 {}}} SUCCS {{259 0 0 0-5445 {}} {130 0 0 0-5452 {}}} CYCLES {}}
set a(0-5445) {AREA_SCORE {} NAME COMP_LOOP-13:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-793 LOC {13 1.0 14 0.90158655 14 0.90158655 14 0.90158655} PREDS {{259 0 0 0-5444 {}} {130 0 0 0-4679 {}}} SUCCS {{258 0 0 0-5449 {}} {130 0 0 0-5452 {}}} CYCLES {}}
set a(0-5446) {AREA_SCORE {} NAME COMP_LOOP:k:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-794 LOC {13 1.0 14 0.0 14 0.0 14 0.0 14 0.90158655} PREDS {{130 0 0 0-4679 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5447 {}} {130 0 0 0-5452 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5447) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#48 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-795 LOC {13 1.0 14 0.0 14 0.0 14 0.90158655} PREDS {{259 0 0 0-5446 {}} {130 0 0 0-4679 {}}} SUCCS {{259 0 0 0-5448 {}} {130 0 0 0-5452 {}}} CYCLES {}}
set a(0-5448) {AREA_SCORE {} NAME COMP_LOOP:conc#36 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-796 LOC {13 1.0 14 0.90158655 14 0.90158655 14 0.90158655} PREDS {{259 0 0 0-5447 {}} {130 0 0 0-4679 {}}} SUCCS {{259 0 0 0-5449 {}} {130 0 0 0-5452 {}}} CYCLES {}}
set a(0-5449) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-13:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-797 LOC {14 0.0 14 0.90158655 14 0.90158655 14 0.9999998865384615 14 0.9999998865384615} PREDS {{259 0 0 0-5448 {}} {258 0 0 0-5445 {}} {130 0 0 0-4679 {}}} SUCCS {{259 0 0 0-5450 {}} {130 0 0 0-5452 {}}} CYCLES {}}
set a(0-5450) {AREA_SCORE {} NAME COMP_LOOP-13:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-798 LOC {14 0.09841345 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-5449 {}} {130 0 0 0-4679 {}}} SUCCS {{259 0 0 0-5451 {}} {130 0 0 0-5452 {}}} CYCLES {}}
set a(0-5451) {AREA_SCORE {} NAME COMP_LOOP-13:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-799 LOC {14 0.09841345 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-5450 {}} {130 0 0 0-4679 {}}} SUCCS {{259 0 0 0-5452 {}}} CYCLES {}}
set a(0-5452) {AREA_SCORE {} NAME COMP_LOOP-13:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-800 LOC {14 0.09841345 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-5451 {}} {130 0 0 0-5450 {}} {130 0 0 0-5449 {}} {130 0 0 0-5448 {}} {130 0 0 0-5447 {}} {130 0 0 0-5446 {}} {130 0 0 0-5445 {}} {130 0 0 0-5444 {}} {130 0 0 0-5443 {}} {130 0 0 0-4679 {}}} SUCCS {{128 0 0 0-5461 {}} {64 0 0 0-4680 {}}} CYCLES {}}
set a(0-5453) {AREA_SCORE {} NAME COMP_LOOP:k:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-801 LOC {0 1.0 13 0.0 13 0.0 13 0.0 13 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5454 {}} {130 0 0 0-4680 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5454) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#49 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-802 LOC {0 1.0 13 0.0 13 0.0 13 0.24947124999999998} PREDS {{259 0 0 0-5453 {}}} SUCCS {{259 0 0 0-5455 {}} {130 0 0 0-4680 {}}} CYCLES {}}
set a(0-5455) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#12 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-803 LOC {0 1.0 13 0.24947124999999998 13 0.24947124999999998 13 0.24947124999999998} PREDS {{259 0 0 0-5454 {}}} SUCCS {{259 0 0 0-5456 {}} {130 0 0 0-4680 {}}} CYCLES {}}
set a(0-5456) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-13:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-804 LOC {1 0.0645032 13 0.24947124999999998 13 0.24947124999999998 13 0.6501121491127013 13 0.6501121491127013} PREDS {{259 0 0 0-5455 {}} {258 0 0 0-4963 {}}} SUCCS {{259 0 0 0-5457 {}} {258 0 0 0-5459 {}} {130 0 0 0-4680 {}}} CYCLES {}}
set a(0-5457) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#68 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-805 LOC {1 0.46514419999999995 13 0.65011225 13 0.65011225 13 0.65011225} PREDS {{259 0 0 0-5456 {}}} SUCCS {{259 0 1.564 0-5458 {}} {130 0 0 0-4680 {}}} CYCLES {}}
set a(0-5458) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#12 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-806 LOC {1 1.0 13 0.877 13 1.0 14 0.254999875 14 0.254999875} PREDS {{259 0 1.564 0-5457 {}}} SUCCS {{258 0 0 0-4680 {}}} CYCLES {}}
set a(0-5459) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#6 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-807 LOC {1 0.46514419999999995 13 0.65011225 13 0.65011225 13 0.65011225} PREDS {{258 0 0 0-5456 {}}} SUCCS {{259 0 1.564 0-5460 {}} {130 0 0 0-4680 {}}} CYCLES {}}
set a(0-5460) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#12 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-808 LOC {1 1.0 13 0.877 13 1.0 14 0.254999875 14 0.254999875} PREDS {{259 0 1.564 0-5459 {}}} SUCCS {{258 0 0 0-4680 {}}} CYCLES {}}
set a(0-5461) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#13(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-809 LOC {14 0.0 14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{128 0 0 0-5452 {}} {772 0 0 0-4680 {}}} SUCCS {{259 0 0 0-4680 {}}} CYCLES {}}
set a(0-5462) {AREA_SCORE {} NAME VEC_LOOP:j:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-810 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5046235} PREDS {{774 0 0 0-5507 {}}} SUCCS {{259 0 0 0-5463 {}} {130 0 0 0-5506 {}} {256 0 0 0-5507 {}}} CYCLES {}}
set a(0-5463) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(14:0))(13-2) TYPE READSLICE PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-811 LOC {0 1.0 1 0.0 1 0.0 5 0.5046235} PREDS {{259 0 0 0-5462 {}}} SUCCS {{258 0 0 0-5467 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5464) {AREA_SCORE {} NAME COMP_LOOP:k:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-812 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5046235} PREDS {} SUCCS {{259 0 0 0-5465 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5465) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#50 TYPE READSLICE PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-813 LOC {0 1.0 1 0.0 1 0.0 5 0.5046235} PREDS {{259 0 0 0-5464 {}}} SUCCS {{259 0 0 0-5466 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5466) {AREA_SCORE {} NAME VEC_LOOP:conc#35 TYPE CONCATENATE PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-814 LOC {0 1.0 1 0.5046235 1 0.5046235 5 0.5046235} PREDS {{259 0 0 0-5465 {}}} SUCCS {{259 0 0 0-5467 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5467) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {0.77 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-815 LOC {1 0.0 1 0.5046235 1 0.5046235 1 0.6012339519230769 5 0.6012339519230769} PREDS {{259 0 0 0-5466 {}} {258 0 0 0-5463 {}}} SUCCS {{258 0 0 0-5470 {}} {258 0 0 0-5493 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5468) {AREA_SCORE {} NAME VEC_LOOP:j:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-816 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.60123405} PREDS {{774 0 0 0-5507 {}}} SUCCS {{259 0 0 0-5469 {}} {130 0 0 0-5506 {}} {256 0 0 0-5507 {}}} CYCLES {}}
set a(0-5469) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(14:0))(1-0)#1 TYPE READSLICE PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-817 LOC {0 1.0 1 0.0 1 0.0 5 0.60123405} PREDS {{259 0 0 0-5468 {}}} SUCCS {{259 0 0 0-5470 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5470) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-818 LOC {1 0.09661054999999999 1 0.60123405 1 0.60123405 5 0.60123405} PREDS {{259 0 0 0-5469 {}} {258 0 0 0-5467 {}}} SUCCS {{259 0 1.955 0-5471 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5471) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#24 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-819 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-5470 {}} {774 0 1.955 0-5501 {}} {774 0 1.955 0-5494 {}}} SUCCS {{258 0 0 0-5486 {}} {256 0 0 0-5494 {}} {258 0 0 0-5496 {}} {256 0 0 0-5501 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5472) {AREA_SCORE {} NAME VEC_LOOP:j:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-820 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5507 {}}} SUCCS {{259 0 0 0-5473 {}} {130 0 0 0-5506 {}} {256 0 0 0-5507 {}}} CYCLES {}}
set a(0-5473) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(14:0))(13-0) TYPE READSLICE PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-821 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5472 {}}} SUCCS {{258 0 0 0-5478 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5474) {AREA_SCORE {} NAME COMP_LOOP:k:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-822 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5475 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5475) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#51 TYPE READSLICE PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-823 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5474 {}}} SUCCS {{259 0 0 0-5476 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5476) {AREA_SCORE {} NAME VEC_LOOP:conc#36 TYPE CONCATENATE PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-824 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-5475 {}}} SUCCS {{258 0 0 0-5478 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5477) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-825 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5478 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5478) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-13:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-826 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-5477 {}} {258 0 0 0-5476 {}} {258 0 0 0-5473 {}}} SUCCS {{259 0 1.955 0-5479 {}} {258 0 1.955 0-5501 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5479) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#25 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-827 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-5478 {}} {774 0 1.955 0-5501 {}} {774 0 1.955 0-5494 {}}} SUCCS {{259 0 0 0-5480 {}} {256 0 0 0-5494 {}} {256 0 0 0-5501 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5480) {AREA_SCORE {} NAME COMP_LOOP-13:mult.x TYPE {C-CORE PORT} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-828 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-5479 {}} {128 0 0 0-5484 {}}} SUCCS {{258 0 0 0-5484 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5481) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y TYPE {C-CORE PORT} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-829 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5484 {}}} SUCCS {{258 0 0 0-5484 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5482) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y_ TYPE {C-CORE PORT} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-830 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5484 {}}} SUCCS {{258 0 0 0-5484 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5483) {AREA_SCORE {} NAME COMP_LOOP-13:mult.p TYPE {C-CORE PORT} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-831 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5484 {}}} SUCCS {{259 0 0 0-5484 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5484) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-13:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-832 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-5483 {}} {258 0 0 0-5482 {}} {258 0 0 0-5481 {}} {258 0 0 0-5480 {}}} SUCCS {{128 0 0 0-5480 {}} {128 0 0 0-5481 {}} {128 0 0 0-5482 {}} {128 0 0 0-5483 {}} {259 0 0 0-5485 {}}} CYCLES {}}
set a(0-5485) {AREA_SCORE {} NAME COMP_LOOP-13:mult.return TYPE {C-CORE PORT} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-833 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-5484 {}}} SUCCS {{259 0 0 0-5486 {}} {258 0 0 0-5495 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5486) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-834 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-5485 {}} {258 0 0 0-5471 {}}} SUCCS {{259 0 0 0-5487 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5487) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.base TYPE {C-CORE PORT} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-835 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-5486 {}} {128 0 0 0-5489 {}}} SUCCS {{258 0 0 0-5489 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5488) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.m TYPE {C-CORE PORT} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-836 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5489 {}}} SUCCS {{259 0 0 0-5489 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5489) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-13:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-837 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-5488 {}} {258 0 0 0-5487 {}}} SUCCS {{128 0 0 0-5487 {}} {128 0 0 0-5488 {}} {259 0 0 0-5490 {}}} CYCLES {}}
set a(0-5490) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.return TYPE {C-CORE PORT} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-838 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5489 {}}} SUCCS {{258 0 1.955 0-5494 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5491) {AREA_SCORE {} NAME VEC_LOOP:j:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-839 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.60123405} PREDS {{774 0 0 0-5507 {}}} SUCCS {{259 0 0 0-5492 {}} {130 0 0 0-5506 {}} {256 0 0 0-5507 {}}} CYCLES {}}
set a(0-5492) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(14:0))(1-0) TYPE READSLICE PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-840 LOC {0 1.0 1 0.0 1 0.0 7 0.60123405} PREDS {{259 0 0 0-5491 {}}} SUCCS {{259 0 0 0-5493 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5493) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-841 LOC {1 0.09661054999999999 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5492 {}} {258 0 0 0-5467 {}}} SUCCS {{259 0 1.955 0-5494 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5494) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#24 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-842 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5494 {}} {259 0 1.955 0-5493 {}} {258 0 1.955 0-5490 {}} {256 0 0 0-5479 {}} {256 0 0 0-5471 {}} {774 0 0 0-5501 {}}} SUCCS {{774 0 1.955 0-5471 {}} {774 0 1.955 0-5479 {}} {774 0 0 0-5494 {}} {258 0 0 0-5501 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5495) {AREA_SCORE {} NAME COMP_LOOP-13:factor2:not TYPE NOT PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-843 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-5485 {}}} SUCCS {{259 0 0 0-5496 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5496) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-844 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5495 {}} {258 0 0 0-5471 {}}} SUCCS {{259 0 0 0-5497 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5497) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-845 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5496 {}} {128 0 0 0-5499 {}}} SUCCS {{258 0 0 0-5499 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5498) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-846 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5499 {}}} SUCCS {{259 0 0 0-5499 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5499) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-13:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-847 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5498 {}} {258 0 0 0-5497 {}}} SUCCS {{128 0 0 0-5497 {}} {128 0 0 0-5498 {}} {259 0 0 0-5500 {}}} CYCLES {}}
set a(0-5500) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-848 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5499 {}}} SUCCS {{259 0 1.955 0-5501 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5501) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#25 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-849 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5501 {}} {259 0 1.955 0-5500 {}} {258 0 0 0-5494 {}} {256 0 0 0-5479 {}} {258 0 1.955 0-5478 {}} {256 0 0 0-5471 {}}} SUCCS {{774 0 1.955 0-5471 {}} {774 0 1.955 0-5479 {}} {774 0 0 0-5494 {}} {774 0 0 0-5501 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5502) {AREA_SCORE {} NAME VEC_LOOP:j:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-850 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5507 {}}} SUCCS {{259 0 0 0-5503 {}} {130 0 0 0-5506 {}} {256 0 0 0-5507 {}}} CYCLES {}}
set a(0-5503) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(14:0))(13-0)#1 TYPE READSLICE PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-851 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5502 {}}} SUCCS {{259 0 0 0-5504 {}} {130 0 0 0-5506 {}}} CYCLES {}}
set a(0-5504) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-13:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-852 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5503 {}}} SUCCS {{259 0 0 0-5505 {}} {130 0 0 0-5506 {}} {258 0 0 0-5507 {}}} CYCLES {}}
set a(0-5505) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(14:0))(14) TYPE READSLICE PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-853 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5504 {}}} SUCCS {{259 0 0 0-5506 {}}} CYCLES {}}
set a(0-5506) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4680 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-854 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5505 {}} {130 0 0 0-5504 {}} {130 0 0 0-5503 {}} {130 0 0 0-5502 {}} {130 0 0 0-5501 {}} {130 0 0 0-5500 {}} {130 0 0 0-5498 {}} {130 0 0 0-5497 {}} {130 0 0 0-5496 {}} {130 0 0 0-5495 {}} {130 0 0 0-5494 {}} {130 0 0 0-5493 {}} {130 0 0 0-5492 {}} {130 0 0 0-5491 {}} {130 0 0 0-5490 {}} {130 0 0 0-5488 {}} {130 0 0 0-5487 {}} {130 0 0 0-5486 {}} {130 0 0 0-5485 {}} {130 0 0 0-5483 {}} {130 0 0 0-5482 {}} {130 0 0 0-5481 {}} {130 0 0 0-5480 {}} {130 0 0 0-5479 {}} {130 0 0 0-5478 {}} {130 0 0 0-5477 {}} {130 0 0 0-5476 {}} {130 0 0 0-5475 {}} {130 0 0 0-5474 {}} {130 0 0 0-5473 {}} {130 0 0 0-5472 {}} {130 0 0 0-5471 {}} {130 0 0 0-5470 {}} {130 0 0 0-5469 {}} {130 0 0 0-5468 {}} {130 0 0 0-5467 {}} {130 0 0 0-5466 {}} {130 0 0 0-5465 {}} {130 0 0 0-5464 {}} {130 0 0 0-5463 {}} {130 0 0 0-5462 {}}} SUCCS {{129 0 0 0-5507 {}}} CYCLES {}}
set a(0-5507) {AREA_SCORE {} NAME asn(VEC_LOOP:j#13(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4680 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5507 {}} {129 0 0 0-5506 {}} {258 0 0 0-5504 {}} {256 0 0 0-5502 {}} {256 0 0 0-5491 {}} {256 0 0 0-5472 {}} {256 0 0 0-5468 {}} {256 0 0 0-5462 {}}} SUCCS {{774 0 0 0-5462 {}} {774 0 0 0-5468 {}} {774 0 0 0-5472 {}} {774 0 0 0-5491 {}} {774 0 0 0-5502 {}} {772 0 0 0-5507 {}}} CYCLES {}}
set a(0-4680) {CHI {0-5462 0-5463 0-5464 0-5465 0-5466 0-5467 0-5468 0-5469 0-5470 0-5471 0-5472 0-5473 0-5474 0-5475 0-5476 0-5477 0-5478 0-5479 0-5480 0-5481 0-5482 0-5483 0-5484 0-5485 0-5486 0-5487 0-5488 0-5489 0-5490 0-5491 0-5492 0-5493 0-5494 0-5495 0-5496 0-5497 0-5498 0-5499 0-5500 0-5501 0-5502 0-5503 0-5504 0-5505 0-5506 0-5507} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-13:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-855 LOC {14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-5461 {}} {258 0 0 0-5460 {}} {130 0 0 0-5459 {}} {258 0 0 0-5458 {}} {130 0 0 0-5457 {}} {130 0 0 0-5456 {}} {130 0 0 0-5455 {}} {130 0 0 0-5454 {}} {130 0 0 0-5453 {}} {64 0 0 0-5452 {}} {64 0 0 0-4679 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-5461 {}} {131 0 0 0-5508 {}} {130 0 0 0-5509 {}} {130 0 0 0-5510 {}} {130 0 0 0-5511 {}} {130 0 0 0-5512 {}} {130 0 0 0-5513 {}} {130 0 0 0-5514 {}} {130 0 0 0-5515 {}} {130 0 0 0-5516 {}} {130 0 0 0-5517 {}} {64 0 0 0-4681 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5508) {AREA_SCORE {} NAME COMP_LOOP-14:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-856 LOC {14 1.0 15 0.90158655 15 0.90158655 15 0.90158655} PREDS {{131 0 0 0-4680 {}}} SUCCS {{259 0 0 0-5509 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5509) {AREA_SCORE {} NAME COMP_LOOP-14:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-857 LOC {14 1.0 15 0.90158655 15 0.90158655 15 0.90158655} PREDS {{259 0 0 0-5508 {}} {130 0 0 0-4680 {}}} SUCCS {{259 0 0 0-5510 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5510) {AREA_SCORE {} NAME COMP_LOOP-14:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-858 LOC {14 1.0 15 0.90158655 15 0.90158655 15 0.90158655} PREDS {{259 0 0 0-5509 {}} {130 0 0 0-4680 {}}} SUCCS {{258 0 0 0-5514 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5511) {AREA_SCORE {} NAME COMP_LOOP:k:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-859 LOC {14 1.0 15 0.0 15 0.0 15 0.0 15 0.90158655} PREDS {{130 0 0 0-4680 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5512 {}} {130 0 0 0-5517 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5512) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#52 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-860 LOC {14 1.0 15 0.0 15 0.0 15 0.90158655} PREDS {{259 0 0 0-5511 {}} {130 0 0 0-4680 {}}} SUCCS {{259 0 0 0-5513 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5513) {AREA_SCORE {} NAME COMP_LOOP:conc#39 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-861 LOC {14 1.0 15 0.90158655 15 0.90158655 15 0.90158655} PREDS {{259 0 0 0-5512 {}} {130 0 0 0-4680 {}}} SUCCS {{259 0 0 0-5514 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5514) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-14:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-862 LOC {15 0.0 15 0.90158655 15 0.90158655 15 0.9999998865384615 15 0.9999998865384615} PREDS {{259 0 0 0-5513 {}} {258 0 0 0-5510 {}} {130 0 0 0-4680 {}}} SUCCS {{259 0 0 0-5515 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5515) {AREA_SCORE {} NAME COMP_LOOP-14:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-863 LOC {15 0.09841345 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-5514 {}} {130 0 0 0-4680 {}}} SUCCS {{259 0 0 0-5516 {}} {130 0 0 0-5517 {}}} CYCLES {}}
set a(0-5516) {AREA_SCORE {} NAME COMP_LOOP-14:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-864 LOC {15 0.09841345 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-5515 {}} {130 0 0 0-4680 {}}} SUCCS {{259 0 0 0-5517 {}}} CYCLES {}}
set a(0-5517) {AREA_SCORE {} NAME COMP_LOOP-14:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-865 LOC {15 0.09841345 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-5516 {}} {130 0 0 0-5515 {}} {130 0 0 0-5514 {}} {130 0 0 0-5513 {}} {130 0 0 0-5512 {}} {130 0 0 0-5511 {}} {130 0 0 0-5510 {}} {130 0 0 0-5509 {}} {130 0 0 0-5508 {}} {130 0 0 0-4680 {}}} SUCCS {{128 0 0 0-5524 {}} {64 0 0 0-4681 {}}} CYCLES {}}
set a(0-5518) {AREA_SCORE {} NAME COMP_LOOP:k:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-866 LOC {0 1.0 14 0.0 14 0.0 14 0.0 14 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5519 {}} {130 0 0 0-4681 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5519) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#53 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-867 LOC {0 1.0 14 0.0 14 0.0 14 0.24947124999999998} PREDS {{259 0 0 0-5518 {}}} SUCCS {{259 0 0 0-5520 {}} {130 0 0 0-4681 {}}} CYCLES {}}
set a(0-5520) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#13 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-868 LOC {0 1.0 14 0.24947124999999998 14 0.24947124999999998 14 0.24947124999999998} PREDS {{259 0 0 0-5519 {}}} SUCCS {{259 0 0 0-5521 {}} {130 0 0 0-4681 {}}} CYCLES {}}
set a(0-5521) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-14:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-869 LOC {1 0.0645032 14 0.24947124999999998 14 0.24947124999999998 14 0.6501121491127013 14 0.6501121491127013} PREDS {{259 0 0 0-5520 {}} {258 0 0 0-4782 {}}} SUCCS {{259 0 1.564 0-5522 {}} {258 0 1.564 0-5523 {}} {130 0 0 0-4681 {}}} CYCLES {}}
set a(0-5522) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#13 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-870 LOC {1 1.0 14 0.877 14 1.0 15 0.254999875 15 0.254999875} PREDS {{259 0 1.564 0-5521 {}}} SUCCS {{258 0 0 0-4681 {}}} CYCLES {}}
set a(0-5523) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#13 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-871 LOC {1 1.0 14 0.877 14 1.0 15 0.254999875 15 0.254999875} PREDS {{258 0 1.564 0-5521 {}}} SUCCS {{258 0 0 0-4681 {}}} CYCLES {}}
set a(0-5524) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#14(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-872 LOC {15 0.0 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{128 0 0 0-5517 {}} {772 0 0 0-4681 {}}} SUCCS {{259 0 0 0-4681 {}}} CYCLES {}}
set a(0-5525) {AREA_SCORE {} NAME VEC_LOOP:j:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-873 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {{774 0 0 0-5564 {}}} SUCCS {{259 0 0 0-5526 {}} {130 0 0 0-5563 {}} {256 0 0 0-5564 {}}} CYCLES {}}
set a(0-5526) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(14:0))(13-0) TYPE READSLICE PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-874 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-5525 {}}} SUCCS {{258 0 0 0-5530 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5527) {AREA_SCORE {} NAME COMP_LOOP:k:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-875 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {} SUCCS {{259 0 0 0-5528 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5528) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#54 TYPE READSLICE PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-876 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-5527 {}}} SUCCS {{259 0 0 0-5529 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5529) {AREA_SCORE {} NAME VEC_LOOP:conc#38 TYPE CONCATENATE PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-877 LOC {0 1.0 1 0.50342155 1 0.50342155 5 0.50342155} PREDS {{259 0 0 0-5528 {}}} SUCCS {{259 0 0 0-5530 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5530) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-14:VEC_LOOP:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-878 LOC {1 0.0 1 0.50342155 1 0.50342155 1 0.601233925 5 0.601233925} PREDS {{259 0 0 0-5529 {}} {258 0 0 0-5526 {}}} SUCCS {{259 0 1.955 0-5531 {}} {258 0 1.955 0-5551 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5531) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#26 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-879 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-5530 {}} {774 0 1.955 0-5558 {}} {774 0 1.955 0-5551 {}}} SUCCS {{258 0 0 0-5546 {}} {256 0 0 0-5551 {}} {258 0 0 0-5553 {}} {256 0 0 0-5558 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5532) {AREA_SCORE {} NAME VEC_LOOP:j:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-880 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5564 {}}} SUCCS {{259 0 0 0-5533 {}} {130 0 0 0-5563 {}} {256 0 0 0-5564 {}}} CYCLES {}}
set a(0-5533) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(14:0))(13-0)#1 TYPE READSLICE PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-881 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5532 {}}} SUCCS {{258 0 0 0-5538 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5534) {AREA_SCORE {} NAME COMP_LOOP:k:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-882 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5535 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5535) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#55 TYPE READSLICE PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-883 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5534 {}}} SUCCS {{259 0 0 0-5536 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5536) {AREA_SCORE {} NAME VEC_LOOP:conc#39 TYPE CONCATENATE PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-884 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-5535 {}}} SUCCS {{258 0 0 0-5538 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5537) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-885 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5538 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5538) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-14:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-886 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-5537 {}} {258 0 0 0-5536 {}} {258 0 0 0-5533 {}}} SUCCS {{259 0 1.955 0-5539 {}} {258 0 1.955 0-5558 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5539) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#27 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-887 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-5538 {}} {774 0 1.955 0-5558 {}} {774 0 1.955 0-5551 {}}} SUCCS {{259 0 0 0-5540 {}} {256 0 0 0-5551 {}} {256 0 0 0-5558 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5540) {AREA_SCORE {} NAME COMP_LOOP-14:mult.x TYPE {C-CORE PORT} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-888 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-5539 {}} {128 0 0 0-5544 {}}} SUCCS {{258 0 0 0-5544 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5541) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y TYPE {C-CORE PORT} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-889 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5544 {}}} SUCCS {{258 0 0 0-5544 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5542) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y_ TYPE {C-CORE PORT} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-890 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5544 {}}} SUCCS {{258 0 0 0-5544 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5543) {AREA_SCORE {} NAME COMP_LOOP-14:mult.p TYPE {C-CORE PORT} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-891 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5544 {}}} SUCCS {{259 0 0 0-5544 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5544) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-14:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-892 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-5543 {}} {258 0 0 0-5542 {}} {258 0 0 0-5541 {}} {258 0 0 0-5540 {}}} SUCCS {{128 0 0 0-5540 {}} {128 0 0 0-5541 {}} {128 0 0 0-5542 {}} {128 0 0 0-5543 {}} {259 0 0 0-5545 {}}} CYCLES {}}
set a(0-5545) {AREA_SCORE {} NAME COMP_LOOP-14:mult.return TYPE {C-CORE PORT} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-893 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-5544 {}}} SUCCS {{259 0 0 0-5546 {}} {258 0 0 0-5552 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5546) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-894 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-5545 {}} {258 0 0 0-5531 {}}} SUCCS {{259 0 0 0-5547 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5547) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.base TYPE {C-CORE PORT} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-895 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-5546 {}} {128 0 0 0-5549 {}}} SUCCS {{258 0 0 0-5549 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5548) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.m TYPE {C-CORE PORT} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-896 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5549 {}}} SUCCS {{259 0 0 0-5549 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5549) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-14:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-897 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-5548 {}} {258 0 0 0-5547 {}}} SUCCS {{128 0 0 0-5547 {}} {128 0 0 0-5548 {}} {259 0 0 0-5550 {}}} CYCLES {}}
set a(0-5550) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.return TYPE {C-CORE PORT} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-898 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5549 {}}} SUCCS {{259 0 1.955 0-5551 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5551) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#26 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-899 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5551 {}} {259 0 1.955 0-5550 {}} {256 0 0 0-5539 {}} {256 0 0 0-5531 {}} {258 0 1.955 0-5530 {}} {774 0 0 0-5558 {}}} SUCCS {{774 0 1.955 0-5531 {}} {774 0 1.955 0-5539 {}} {774 0 0 0-5551 {}} {258 0 0 0-5558 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5552) {AREA_SCORE {} NAME COMP_LOOP-14:factor2:not TYPE NOT PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-900 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-5545 {}}} SUCCS {{259 0 0 0-5553 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5553) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-901 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5552 {}} {258 0 0 0-5531 {}}} SUCCS {{259 0 0 0-5554 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5554) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-902 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5553 {}} {128 0 0 0-5556 {}}} SUCCS {{258 0 0 0-5556 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5555) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-903 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5556 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5556) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-14:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-904 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5555 {}} {258 0 0 0-5554 {}}} SUCCS {{128 0 0 0-5554 {}} {128 0 0 0-5555 {}} {259 0 0 0-5557 {}}} CYCLES {}}
set a(0-5557) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-905 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5556 {}}} SUCCS {{259 0 1.955 0-5558 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5558) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#27 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-906 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5558 {}} {259 0 1.955 0-5557 {}} {258 0 0 0-5551 {}} {256 0 0 0-5539 {}} {258 0 1.955 0-5538 {}} {256 0 0 0-5531 {}}} SUCCS {{774 0 1.955 0-5531 {}} {774 0 1.955 0-5539 {}} {774 0 0 0-5551 {}} {774 0 0 0-5558 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5559) {AREA_SCORE {} NAME VEC_LOOP:j:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-907 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5564 {}}} SUCCS {{259 0 0 0-5560 {}} {130 0 0 0-5563 {}} {256 0 0 0-5564 {}}} CYCLES {}}
set a(0-5560) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(14:0))(13-0)#2 TYPE READSLICE PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-908 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5559 {}}} SUCCS {{259 0 0 0-5561 {}} {130 0 0 0-5563 {}}} CYCLES {}}
set a(0-5561) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-14:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-909 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5560 {}}} SUCCS {{259 0 0 0-5562 {}} {130 0 0 0-5563 {}} {258 0 0 0-5564 {}}} CYCLES {}}
set a(0-5562) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(14:0))(14) TYPE READSLICE PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-910 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5561 {}}} SUCCS {{259 0 0 0-5563 {}}} CYCLES {}}
set a(0-5563) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4681 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-911 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5562 {}} {130 0 0 0-5561 {}} {130 0 0 0-5560 {}} {130 0 0 0-5559 {}} {130 0 0 0-5558 {}} {130 0 0 0-5557 {}} {130 0 0 0-5555 {}} {130 0 0 0-5554 {}} {130 0 0 0-5553 {}} {130 0 0 0-5552 {}} {130 0 0 0-5551 {}} {130 0 0 0-5550 {}} {130 0 0 0-5548 {}} {130 0 0 0-5547 {}} {130 0 0 0-5546 {}} {130 0 0 0-5545 {}} {130 0 0 0-5543 {}} {130 0 0 0-5542 {}} {130 0 0 0-5541 {}} {130 0 0 0-5540 {}} {130 0 0 0-5539 {}} {130 0 0 0-5538 {}} {130 0 0 0-5537 {}} {130 0 0 0-5536 {}} {130 0 0 0-5535 {}} {130 0 0 0-5534 {}} {130 0 0 0-5533 {}} {130 0 0 0-5532 {}} {130 0 0 0-5531 {}} {130 0 0 0-5530 {}} {130 0 0 0-5529 {}} {130 0 0 0-5528 {}} {130 0 0 0-5527 {}} {130 0 0 0-5526 {}} {130 0 0 0-5525 {}}} SUCCS {{129 0 0 0-5564 {}}} CYCLES {}}
set a(0-5564) {AREA_SCORE {} NAME asn(VEC_LOOP:j#14(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4681 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5564 {}} {129 0 0 0-5563 {}} {258 0 0 0-5561 {}} {256 0 0 0-5559 {}} {256 0 0 0-5532 {}} {256 0 0 0-5525 {}}} SUCCS {{774 0 0 0-5525 {}} {774 0 0 0-5532 {}} {774 0 0 0-5559 {}} {772 0 0 0-5564 {}}} CYCLES {}}
set a(0-4681) {CHI {0-5525 0-5526 0-5527 0-5528 0-5529 0-5530 0-5531 0-5532 0-5533 0-5534 0-5535 0-5536 0-5537 0-5538 0-5539 0-5540 0-5541 0-5542 0-5543 0-5544 0-5545 0-5546 0-5547 0-5548 0-5549 0-5550 0-5551 0-5552 0-5553 0-5554 0-5555 0-5556 0-5557 0-5558 0-5559 0-5560 0-5561 0-5562 0-5563 0-5564} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-14:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-912 LOC {15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-5524 {}} {258 0 0 0-5523 {}} {258 0 0 0-5522 {}} {130 0 0 0-5521 {}} {130 0 0 0-5520 {}} {130 0 0 0-5519 {}} {130 0 0 0-5518 {}} {64 0 0 0-5517 {}} {64 0 0 0-4680 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-5524 {}} {131 0 0 0-5565 {}} {130 0 0 0-5566 {}} {130 0 0 0-5567 {}} {130 0 0 0-5568 {}} {130 0 0 0-5569 {}} {130 0 0 0-5570 {}} {130 0 0 0-5571 {}} {130 0 0 0-5572 {}} {130 0 0 0-5573 {}} {130 0 0 0-5574 {}} {64 0 0 0-4682 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5565) {AREA_SCORE {} NAME COMP_LOOP-15:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-913 LOC {15 1.0 16 0.90158655 16 0.90158655 16 0.90158655} PREDS {{131 0 0 0-4681 {}}} SUCCS {{259 0 0 0-5566 {}} {130 0 0 0-5574 {}}} CYCLES {}}
set a(0-5566) {AREA_SCORE {} NAME COMP_LOOP-15:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-914 LOC {15 1.0 16 0.90158655 16 0.90158655 16 0.90158655} PREDS {{259 0 0 0-5565 {}} {130 0 0 0-4681 {}}} SUCCS {{259 0 0 0-5567 {}} {130 0 0 0-5574 {}}} CYCLES {}}
set a(0-5567) {AREA_SCORE {} NAME COMP_LOOP-15:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-915 LOC {15 1.0 16 0.90158655 16 0.90158655 16 0.90158655} PREDS {{259 0 0 0-5566 {}} {130 0 0 0-4681 {}}} SUCCS {{258 0 0 0-5571 {}} {130 0 0 0-5574 {}}} CYCLES {}}
set a(0-5568) {AREA_SCORE {} NAME COMP_LOOP:k:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-916 LOC {15 1.0 16 0.0 16 0.0 16 0.0 16 0.90158655} PREDS {{130 0 0 0-4681 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5569 {}} {130 0 0 0-5574 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5569) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#56 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-917 LOC {15 1.0 16 0.0 16 0.0 16 0.90158655} PREDS {{259 0 0 0-5568 {}} {130 0 0 0-4681 {}}} SUCCS {{259 0 0 0-5570 {}} {130 0 0 0-5574 {}}} CYCLES {}}
set a(0-5570) {AREA_SCORE {} NAME COMP_LOOP:conc#42 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-918 LOC {15 1.0 16 0.90158655 16 0.90158655 16 0.90158655} PREDS {{259 0 0 0-5569 {}} {130 0 0 0-4681 {}}} SUCCS {{259 0 0 0-5571 {}} {130 0 0 0-5574 {}}} CYCLES {}}
set a(0-5571) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-15:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-919 LOC {16 0.0 16 0.90158655 16 0.90158655 16 0.9999998865384615 16 0.9999998865384615} PREDS {{259 0 0 0-5570 {}} {258 0 0 0-5567 {}} {130 0 0 0-4681 {}}} SUCCS {{259 0 0 0-5572 {}} {130 0 0 0-5574 {}}} CYCLES {}}
set a(0-5572) {AREA_SCORE {} NAME COMP_LOOP-15:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-920 LOC {16 0.09841345 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-5571 {}} {130 0 0 0-4681 {}}} SUCCS {{259 0 0 0-5573 {}} {130 0 0 0-5574 {}}} CYCLES {}}
set a(0-5573) {AREA_SCORE {} NAME COMP_LOOP-15:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-921 LOC {16 0.09841345 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-5572 {}} {130 0 0 0-4681 {}}} SUCCS {{259 0 0 0-5574 {}}} CYCLES {}}
set a(0-5574) {AREA_SCORE {} NAME COMP_LOOP-15:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-922 LOC {16 0.09841345 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-5573 {}} {130 0 0 0-5572 {}} {130 0 0 0-5571 {}} {130 0 0 0-5570 {}} {130 0 0 0-5569 {}} {130 0 0 0-5568 {}} {130 0 0 0-5567 {}} {130 0 0 0-5566 {}} {130 0 0 0-5565 {}} {130 0 0 0-4681 {}}} SUCCS {{128 0 0 0-5583 {}} {64 0 0 0-4682 {}}} CYCLES {}}
set a(0-5575) {AREA_SCORE {} NAME COMP_LOOP:k:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-923 LOC {0 1.0 15 0.0 15 0.0 15 0.0 15 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5576 {}} {130 0 0 0-4682 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5576) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#57 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-924 LOC {0 1.0 15 0.0 15 0.0 15 0.24947124999999998} PREDS {{259 0 0 0-5575 {}}} SUCCS {{259 0 0 0-5577 {}} {130 0 0 0-4682 {}}} CYCLES {}}
set a(0-5577) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#14 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-925 LOC {0 1.0 15 0.24947124999999998 15 0.24947124999999998 15 0.24947124999999998} PREDS {{259 0 0 0-5576 {}}} SUCCS {{259 0 0 0-5578 {}} {130 0 0 0-4682 {}}} CYCLES {}}
set a(0-5578) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-15:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-926 LOC {1 0.0645032 15 0.24947124999999998 15 0.24947124999999998 15 0.6501121491127013 15 0.6501121491127013} PREDS {{259 0 0 0-5577 {}} {258 0 0 0-4840 {}}} SUCCS {{259 0 0 0-5579 {}} {258 0 0 0-5581 {}} {130 0 0 0-4682 {}}} CYCLES {}}
set a(0-5579) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#69 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-927 LOC {1 0.46514419999999995 15 0.65011225 15 0.65011225 15 0.65011225} PREDS {{259 0 0 0-5578 {}}} SUCCS {{259 0 1.564 0-5580 {}} {130 0 0 0-4682 {}}} CYCLES {}}
set a(0-5580) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#14 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-928 LOC {1 1.0 15 0.877 15 1.0 16 0.254999875 16 0.254999875} PREDS {{259 0 1.564 0-5579 {}}} SUCCS {{258 0 0 0-4682 {}}} CYCLES {}}
set a(0-5581) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#7 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-929 LOC {1 0.46514419999999995 15 0.65011225 15 0.65011225 15 0.65011225} PREDS {{258 0 0 0-5578 {}}} SUCCS {{259 0 1.564 0-5582 {}} {130 0 0 0-4682 {}}} CYCLES {}}
set a(0-5582) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#14 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-930 LOC {1 1.0 15 0.877 15 1.0 16 0.254999875 16 0.254999875} PREDS {{259 0 1.564 0-5581 {}}} SUCCS {{258 0 0 0-4682 {}}} CYCLES {}}
set a(0-5583) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#15(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-931 LOC {16 0.0 16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{128 0 0 0-5574 {}} {772 0 0 0-4682 {}}} SUCCS {{259 0 0 0-4682 {}}} CYCLES {}}
set a(0-5584) {AREA_SCORE {} NAME VEC_LOOP:j:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-932 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50402255} PREDS {{774 0 0 0-5629 {}}} SUCCS {{259 0 0 0-5585 {}} {130 0 0 0-5628 {}} {256 0 0 0-5629 {}}} CYCLES {}}
set a(0-5585) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(14:0))(13-1) TYPE READSLICE PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-933 LOC {0 1.0 1 0.0 1 0.0 5 0.50402255} PREDS {{259 0 0 0-5584 {}}} SUCCS {{258 0 0 0-5589 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5586) {AREA_SCORE {} NAME COMP_LOOP:k:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-934 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50402255} PREDS {} SUCCS {{259 0 0 0-5587 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5587) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#58 TYPE READSLICE PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-935 LOC {0 1.0 1 0.0 1 0.0 5 0.50402255} PREDS {{259 0 0 0-5586 {}}} SUCCS {{259 0 0 0-5588 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5588) {AREA_SCORE {} NAME VEC_LOOP:conc#41 TYPE CONCATENATE PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-936 LOC {0 1.0 1 0.50402255 1 0.50402255 5 0.50402255} PREDS {{259 0 0 0-5587 {}}} SUCCS {{259 0 0 0-5589 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5589) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {0.78 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-937 LOC {1 0.0 1 0.50402255 1 0.50402255 1 0.6012339634615385 5 0.6012339634615385} PREDS {{259 0 0 0-5588 {}} {258 0 0 0-5585 {}}} SUCCS {{258 0 0 0-5592 {}} {258 0 0 0-5615 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5590) {AREA_SCORE {} NAME VEC_LOOP:j:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-938 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.60123405} PREDS {{774 0 0 0-5629 {}}} SUCCS {{259 0 0 0-5591 {}} {130 0 0 0-5628 {}} {256 0 0 0-5629 {}}} CYCLES {}}
set a(0-5591) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(14:0))(0)#1 TYPE READSLICE PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-939 LOC {0 1.0 1 0.0 1 0.0 5 0.60123405} PREDS {{259 0 0 0-5590 {}}} SUCCS {{259 0 0 0-5592 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5592) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-940 LOC {1 0.09721149999999999 1 0.60123405 1 0.60123405 5 0.60123405} PREDS {{259 0 0 0-5591 {}} {258 0 0 0-5589 {}}} SUCCS {{259 0 1.955 0-5593 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5593) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#28 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-941 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-5592 {}} {774 0 1.955 0-5623 {}} {774 0 1.955 0-5616 {}}} SUCCS {{258 0 0 0-5608 {}} {256 0 0 0-5616 {}} {258 0 0 0-5618 {}} {256 0 0 0-5623 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5594) {AREA_SCORE {} NAME VEC_LOOP:j:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-942 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5629 {}}} SUCCS {{259 0 0 0-5595 {}} {130 0 0 0-5628 {}} {256 0 0 0-5629 {}}} CYCLES {}}
set a(0-5595) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(14:0))(13-0) TYPE READSLICE PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-943 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5594 {}}} SUCCS {{258 0 0 0-5600 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5596) {AREA_SCORE {} NAME COMP_LOOP:k:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-944 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5597 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5597) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#59 TYPE READSLICE PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-945 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5596 {}}} SUCCS {{259 0 0 0-5598 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5598) {AREA_SCORE {} NAME VEC_LOOP:conc#42 TYPE CONCATENATE PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-946 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-5597 {}}} SUCCS {{258 0 0 0-5600 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5599) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-947 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5600 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5600) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-15:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-948 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-5599 {}} {258 0 0 0-5598 {}} {258 0 0 0-5595 {}}} SUCCS {{259 0 1.955 0-5601 {}} {258 0 1.955 0-5623 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5601) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#29 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-949 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-5600 {}} {774 0 1.955 0-5623 {}} {774 0 1.955 0-5616 {}}} SUCCS {{259 0 0 0-5602 {}} {256 0 0 0-5616 {}} {256 0 0 0-5623 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5602) {AREA_SCORE {} NAME COMP_LOOP-15:mult.x TYPE {C-CORE PORT} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-950 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-5601 {}} {128 0 0 0-5606 {}}} SUCCS {{258 0 0 0-5606 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5603) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y TYPE {C-CORE PORT} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-951 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5606 {}}} SUCCS {{258 0 0 0-5606 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5604) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y_ TYPE {C-CORE PORT} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-952 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5606 {}}} SUCCS {{258 0 0 0-5606 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5605) {AREA_SCORE {} NAME COMP_LOOP-15:mult.p TYPE {C-CORE PORT} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-953 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5606 {}}} SUCCS {{259 0 0 0-5606 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5606) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-15:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-954 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-5605 {}} {258 0 0 0-5604 {}} {258 0 0 0-5603 {}} {258 0 0 0-5602 {}}} SUCCS {{128 0 0 0-5602 {}} {128 0 0 0-5603 {}} {128 0 0 0-5604 {}} {128 0 0 0-5605 {}} {259 0 0 0-5607 {}}} CYCLES {}}
set a(0-5607) {AREA_SCORE {} NAME COMP_LOOP-15:mult.return TYPE {C-CORE PORT} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-955 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-5606 {}}} SUCCS {{259 0 0 0-5608 {}} {258 0 0 0-5617 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5608) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-956 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-5607 {}} {258 0 0 0-5593 {}}} SUCCS {{259 0 0 0-5609 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5609) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.base TYPE {C-CORE PORT} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-957 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-5608 {}} {128 0 0 0-5611 {}}} SUCCS {{258 0 0 0-5611 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5610) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.m TYPE {C-CORE PORT} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-958 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5611 {}}} SUCCS {{259 0 0 0-5611 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5611) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-15:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-959 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-5610 {}} {258 0 0 0-5609 {}}} SUCCS {{128 0 0 0-5609 {}} {128 0 0 0-5610 {}} {259 0 0 0-5612 {}}} CYCLES {}}
set a(0-5612) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.return TYPE {C-CORE PORT} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-960 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5611 {}}} SUCCS {{258 0 1.955 0-5616 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5613) {AREA_SCORE {} NAME VEC_LOOP:j:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-961 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.60123405} PREDS {{774 0 0 0-5629 {}}} SUCCS {{259 0 0 0-5614 {}} {130 0 0 0-5628 {}} {256 0 0 0-5629 {}}} CYCLES {}}
set a(0-5614) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(14:0))(0) TYPE READSLICE PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-962 LOC {0 1.0 1 0.0 1 0.0 7 0.60123405} PREDS {{259 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5615 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5615) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-963 LOC {1 0.09721149999999999 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5614 {}} {258 0 0 0-5589 {}}} SUCCS {{259 0 1.955 0-5616 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5616) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#28 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-964 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5616 {}} {259 0 1.955 0-5615 {}} {258 0 1.955 0-5612 {}} {256 0 0 0-5601 {}} {256 0 0 0-5593 {}} {774 0 0 0-5623 {}}} SUCCS {{774 0 1.955 0-5593 {}} {774 0 1.955 0-5601 {}} {774 0 0 0-5616 {}} {258 0 0 0-5623 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5617) {AREA_SCORE {} NAME COMP_LOOP-15:factor2:not TYPE NOT PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-965 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-5607 {}}} SUCCS {{259 0 0 0-5618 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5618) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-966 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5617 {}} {258 0 0 0-5593 {}}} SUCCS {{259 0 0 0-5619 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5619) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-967 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5618 {}} {128 0 0 0-5621 {}}} SUCCS {{258 0 0 0-5621 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5620) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-968 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5621 {}}} SUCCS {{259 0 0 0-5621 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5621) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-15:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-969 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5620 {}} {258 0 0 0-5619 {}}} SUCCS {{128 0 0 0-5619 {}} {128 0 0 0-5620 {}} {259 0 0 0-5622 {}}} CYCLES {}}
set a(0-5622) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-970 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5621 {}}} SUCCS {{259 0 1.955 0-5623 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5623) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#29 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-971 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5623 {}} {259 0 1.955 0-5622 {}} {258 0 0 0-5616 {}} {256 0 0 0-5601 {}} {258 0 1.955 0-5600 {}} {256 0 0 0-5593 {}}} SUCCS {{774 0 1.955 0-5593 {}} {774 0 1.955 0-5601 {}} {774 0 0 0-5616 {}} {774 0 0 0-5623 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5624) {AREA_SCORE {} NAME VEC_LOOP:j:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-972 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5629 {}}} SUCCS {{259 0 0 0-5625 {}} {130 0 0 0-5628 {}} {256 0 0 0-5629 {}}} CYCLES {}}
set a(0-5625) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(14:0))(13-0)#1 TYPE READSLICE PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-973 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5624 {}}} SUCCS {{259 0 0 0-5626 {}} {130 0 0 0-5628 {}}} CYCLES {}}
set a(0-5626) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-15:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-974 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5625 {}}} SUCCS {{259 0 0 0-5627 {}} {130 0 0 0-5628 {}} {258 0 0 0-5629 {}}} CYCLES {}}
set a(0-5627) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(14:0))(14) TYPE READSLICE PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-975 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5626 {}}} SUCCS {{259 0 0 0-5628 {}}} CYCLES {}}
set a(0-5628) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4682 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-976 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5627 {}} {130 0 0 0-5626 {}} {130 0 0 0-5625 {}} {130 0 0 0-5624 {}} {130 0 0 0-5623 {}} {130 0 0 0-5622 {}} {130 0 0 0-5620 {}} {130 0 0 0-5619 {}} {130 0 0 0-5618 {}} {130 0 0 0-5617 {}} {130 0 0 0-5616 {}} {130 0 0 0-5615 {}} {130 0 0 0-5614 {}} {130 0 0 0-5613 {}} {130 0 0 0-5612 {}} {130 0 0 0-5610 {}} {130 0 0 0-5609 {}} {130 0 0 0-5608 {}} {130 0 0 0-5607 {}} {130 0 0 0-5605 {}} {130 0 0 0-5604 {}} {130 0 0 0-5603 {}} {130 0 0 0-5602 {}} {130 0 0 0-5601 {}} {130 0 0 0-5600 {}} {130 0 0 0-5599 {}} {130 0 0 0-5598 {}} {130 0 0 0-5597 {}} {130 0 0 0-5596 {}} {130 0 0 0-5595 {}} {130 0 0 0-5594 {}} {130 0 0 0-5593 {}} {130 0 0 0-5592 {}} {130 0 0 0-5591 {}} {130 0 0 0-5590 {}} {130 0 0 0-5589 {}} {130 0 0 0-5588 {}} {130 0 0 0-5587 {}} {130 0 0 0-5586 {}} {130 0 0 0-5585 {}} {130 0 0 0-5584 {}}} SUCCS {{129 0 0 0-5629 {}}} CYCLES {}}
set a(0-5629) {AREA_SCORE {} NAME asn(VEC_LOOP:j#15(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4682 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5629 {}} {129 0 0 0-5628 {}} {258 0 0 0-5626 {}} {256 0 0 0-5624 {}} {256 0 0 0-5613 {}} {256 0 0 0-5594 {}} {256 0 0 0-5590 {}} {256 0 0 0-5584 {}}} SUCCS {{774 0 0 0-5584 {}} {774 0 0 0-5590 {}} {774 0 0 0-5594 {}} {774 0 0 0-5613 {}} {774 0 0 0-5624 {}} {772 0 0 0-5629 {}}} CYCLES {}}
set a(0-4682) {CHI {0-5584 0-5585 0-5586 0-5587 0-5588 0-5589 0-5590 0-5591 0-5592 0-5593 0-5594 0-5595 0-5596 0-5597 0-5598 0-5599 0-5600 0-5601 0-5602 0-5603 0-5604 0-5605 0-5606 0-5607 0-5608 0-5609 0-5610 0-5611 0-5612 0-5613 0-5614 0-5615 0-5616 0-5617 0-5618 0-5619 0-5620 0-5621 0-5622 0-5623 0-5624 0-5625 0-5626 0-5627 0-5628 0-5629} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-15:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-977 LOC {16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-5583 {}} {258 0 0 0-5582 {}} {130 0 0 0-5581 {}} {258 0 0 0-5580 {}} {130 0 0 0-5579 {}} {130 0 0 0-5578 {}} {130 0 0 0-5577 {}} {130 0 0 0-5576 {}} {130 0 0 0-5575 {}} {64 0 0 0-5574 {}} {64 0 0 0-4681 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-5583 {}} {131 0 0 0-5630 {}} {130 0 0 0-5631 {}} {130 0 0 0-5632 {}} {130 0 0 0-5633 {}} {130 0 0 0-5634 {}} {130 0 0 0-5635 {}} {130 0 0 0-5636 {}} {130 0 0 0-5637 {}} {130 0 0 0-5638 {}} {130 0 0 0-5639 {}} {64 0 0 0-4683 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5630) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-5) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-978 LOC {16 1.0 17 0.9039904 17 0.9039904 17 0.9039904} PREDS {{131 0 0 0-4682 {}}} SUCCS {{259 0 0 0-5631 {}} {130 0 0 0-5639 {}}} CYCLES {}}
set a(0-5631) {AREA_SCORE {} NAME COMP_LOOP-16:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-979 LOC {16 1.0 17 0.9039904 17 0.9039904 17 0.9039904} PREDS {{259 0 0 0-5630 {}} {130 0 0 0-4682 {}}} SUCCS {{259 0 0 0-5632 {}} {130 0 0 0-5639 {}}} CYCLES {}}
set a(0-5632) {AREA_SCORE {} NAME COMP_LOOP-16:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-980 LOC {16 1.0 17 0.9039904 17 0.9039904 17 0.9039904} PREDS {{259 0 0 0-5631 {}} {130 0 0 0-4682 {}}} SUCCS {{258 0 0 0-5636 {}} {130 0 0 0-5639 {}}} CYCLES {}}
set a(0-5633) {AREA_SCORE {} NAME COMP_LOOP:k:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-981 LOC {16 1.0 17 0.0 17 0.0 17 0.0 17 0.9039904} PREDS {{130 0 0 0-4682 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5634 {}} {130 0 0 0-5639 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5634) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#60 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-982 LOC {16 1.0 17 0.0 17 0.0 17 0.9039904} PREDS {{259 0 0 0-5633 {}} {130 0 0 0-4682 {}}} SUCCS {{259 0 0 0-5635 {}} {130 0 0 0-5639 {}}} CYCLES {}}
set a(0-5635) {AREA_SCORE {} NAME COMP_LOOP:conc#45 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-983 LOC {16 1.0 17 0.9039904 17 0.9039904 17 0.9039904} PREDS {{259 0 0 0-5634 {}} {130 0 0 0-4682 {}}} SUCCS {{259 0 0 0-5636 {}} {130 0 0 0-5639 {}}} CYCLES {}}
set a(0-5636) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP:acc#4 TYPE ACCU DELAY {0.77 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-984 LOC {17 0.0 17 0.9039904 17 0.9039904 17 0.9999998903846153 17 0.9999998903846153} PREDS {{259 0 0 0-5635 {}} {258 0 0 0-5632 {}} {130 0 0 0-4682 {}}} SUCCS {{259 0 0 0-5637 {}} {130 0 0 0-5639 {}}} CYCLES {}}
set a(0-5637) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#4)(10) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-985 LOC {17 0.0960096 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-5636 {}} {130 0 0 0-4682 {}}} SUCCS {{259 0 0 0-5638 {}} {130 0 0 0-5639 {}}} CYCLES {}}
set a(0-5638) {AREA_SCORE {} NAME COMP_LOOP-16:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-986 LOC {17 0.0960096 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-5637 {}} {130 0 0 0-4682 {}}} SUCCS {{259 0 0 0-5639 {}}} CYCLES {}}
set a(0-5639) {AREA_SCORE {} NAME COMP_LOOP-16:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-987 LOC {17 0.0960096 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-5638 {}} {130 0 0 0-5637 {}} {130 0 0 0-5636 {}} {130 0 0 0-5635 {}} {130 0 0 0-5634 {}} {130 0 0 0-5633 {}} {130 0 0 0-5632 {}} {130 0 0 0-5631 {}} {130 0 0 0-5630 {}} {130 0 0 0-4682 {}}} SUCCS {{128 0 0 0-5646 {}} {64 0 0 0-4683 {}}} CYCLES {}}
set a(0-5640) {AREA_SCORE {} NAME COMP_LOOP:k:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-988 LOC {0 1.0 16 0.0 16 0.0 16 0.0 16 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5641 {}} {130 0 0 0-4683 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5641) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#61 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-989 LOC {0 1.0 16 0.0 16 0.0 16 0.24947124999999998} PREDS {{259 0 0 0-5640 {}}} SUCCS {{259 0 0 0-5642 {}} {130 0 0 0-4683 {}}} CYCLES {}}
set a(0-5642) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-990 LOC {0 1.0 16 0.24947124999999998 16 0.24947124999999998 16 0.24947124999999998} PREDS {{259 0 0 0-5641 {}}} SUCCS {{259 0 0 0-5643 {}} {130 0 0 0-4683 {}}} CYCLES {}}
set a(0-5643) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-16:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-991 LOC {1 0.0645032 16 0.24947124999999998 16 0.24947124999999998 16 0.6501121491127013 16 0.6501121491127013} PREDS {{259 0 0 0-5642 {}} {258 0 0 0-4782 {}}} SUCCS {{259 0 1.564 0-5644 {}} {258 0 1.564 0-5645 {}} {130 0 0 0-4683 {}}} CYCLES {}}
set a(0-5644) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#15 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-992 LOC {1 1.0 16 0.877 16 1.0 17 0.254999875 17 0.254999875} PREDS {{259 0 1.564 0-5643 {}}} SUCCS {{258 0 0 0-4683 {}}} CYCLES {}}
set a(0-5645) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#15 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-993 LOC {1 1.0 16 0.877 16 1.0 17 0.254999875 17 0.254999875} PREDS {{258 0 1.564 0-5643 {}}} SUCCS {{258 0 0 0-4683 {}}} CYCLES {}}
set a(0-5646) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#16(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-994 LOC {17 0.0 17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{128 0 0 0-5639 {}} {772 0 0 0-4683 {}}} SUCCS {{259 0 0 0-4683 {}}} CYCLES {}}
set a(0-5647) {AREA_SCORE {} NAME VEC_LOOP:j:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-995 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {{774 0 0 0-5686 {}}} SUCCS {{259 0 0 0-5648 {}} {130 0 0 0-5685 {}} {256 0 0 0-5686 {}}} CYCLES {}}
set a(0-5648) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#16(14:0))(13-0) TYPE READSLICE PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-996 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-5647 {}}} SUCCS {{258 0 0 0-5652 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5649) {AREA_SCORE {} NAME COMP_LOOP:k:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-997 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {} SUCCS {{259 0 0 0-5650 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5650) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#62 TYPE READSLICE PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-998 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-5649 {}}} SUCCS {{259 0 0 0-5651 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5651) {AREA_SCORE {} NAME VEC_LOOP:conc#44 TYPE CONCATENATE PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-999 LOC {0 1.0 1 0.50342155 1 0.50342155 5 0.50342155} PREDS {{259 0 0 0-5650 {}}} SUCCS {{259 0 0 0-5652 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5652) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-16:VEC_LOOP:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1000 LOC {1 0.0 1 0.50342155 1 0.50342155 1 0.601233925 5 0.601233925} PREDS {{259 0 0 0-5651 {}} {258 0 0 0-5648 {}}} SUCCS {{259 0 1.955 0-5653 {}} {258 0 1.955 0-5673 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5653) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#30 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1001 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-5652 {}} {774 0 1.955 0-5680 {}} {774 0 1.955 0-5673 {}}} SUCCS {{258 0 0 0-5668 {}} {256 0 0 0-5673 {}} {258 0 0 0-5675 {}} {256 0 0 0-5680 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5654) {AREA_SCORE {} NAME VEC_LOOP:j:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1002 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5686 {}}} SUCCS {{259 0 0 0-5655 {}} {130 0 0 0-5685 {}} {256 0 0 0-5686 {}}} CYCLES {}}
set a(0-5655) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#16(14:0))(13-0)#1 TYPE READSLICE PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1003 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5654 {}}} SUCCS {{258 0 0 0-5660 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5656) {AREA_SCORE {} NAME COMP_LOOP:k:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1004 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5657 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5657) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#63 TYPE READSLICE PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1005 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5656 {}}} SUCCS {{259 0 0 0-5658 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5658) {AREA_SCORE {} NAME VEC_LOOP:conc#45 TYPE CONCATENATE PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1006 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-5657 {}}} SUCCS {{258 0 0 0-5660 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5659) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1007 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5660 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5660) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-16:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1008 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-5659 {}} {258 0 0 0-5658 {}} {258 0 0 0-5655 {}}} SUCCS {{259 0 1.955 0-5661 {}} {258 0 1.955 0-5680 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5661) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#31 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1009 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-5660 {}} {774 0 1.955 0-5680 {}} {774 0 1.955 0-5673 {}}} SUCCS {{259 0 0 0-5662 {}} {256 0 0 0-5673 {}} {256 0 0 0-5680 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5662) {AREA_SCORE {} NAME COMP_LOOP-16:mult.x TYPE {C-CORE PORT} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1010 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-5661 {}} {128 0 0 0-5666 {}}} SUCCS {{258 0 0 0-5666 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5663) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y TYPE {C-CORE PORT} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1011 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5666 {}}} SUCCS {{258 0 0 0-5666 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5664) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y_ TYPE {C-CORE PORT} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1012 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5666 {}}} SUCCS {{258 0 0 0-5666 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5665) {AREA_SCORE {} NAME COMP_LOOP-16:mult.p TYPE {C-CORE PORT} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1013 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5666 {}}} SUCCS {{259 0 0 0-5666 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5666) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-16:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1014 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-5665 {}} {258 0 0 0-5664 {}} {258 0 0 0-5663 {}} {258 0 0 0-5662 {}}} SUCCS {{128 0 0 0-5662 {}} {128 0 0 0-5663 {}} {128 0 0 0-5664 {}} {128 0 0 0-5665 {}} {259 0 0 0-5667 {}}} CYCLES {}}
set a(0-5667) {AREA_SCORE {} NAME COMP_LOOP-16:mult.return TYPE {C-CORE PORT} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1015 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-5666 {}}} SUCCS {{259 0 0 0-5668 {}} {258 0 0 0-5674 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5668) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1016 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-5667 {}} {258 0 0 0-5653 {}}} SUCCS {{259 0 0 0-5669 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5669) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.base TYPE {C-CORE PORT} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1017 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-5668 {}} {128 0 0 0-5671 {}}} SUCCS {{258 0 0 0-5671 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5670) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.m TYPE {C-CORE PORT} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1018 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5671 {}}} SUCCS {{259 0 0 0-5671 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5671) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-16:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1019 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-5670 {}} {258 0 0 0-5669 {}}} SUCCS {{128 0 0 0-5669 {}} {128 0 0 0-5670 {}} {259 0 0 0-5672 {}}} CYCLES {}}
set a(0-5672) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.return TYPE {C-CORE PORT} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1020 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5671 {}}} SUCCS {{259 0 1.955 0-5673 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5673) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#30 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1021 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5673 {}} {259 0 1.955 0-5672 {}} {256 0 0 0-5661 {}} {256 0 0 0-5653 {}} {258 0 1.955 0-5652 {}} {774 0 0 0-5680 {}}} SUCCS {{774 0 1.955 0-5653 {}} {774 0 1.955 0-5661 {}} {774 0 0 0-5673 {}} {258 0 0 0-5680 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5674) {AREA_SCORE {} NAME COMP_LOOP-16:factor2:not TYPE NOT PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1022 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-5667 {}}} SUCCS {{259 0 0 0-5675 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5675) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1023 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5674 {}} {258 0 0 0-5653 {}}} SUCCS {{259 0 0 0-5676 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5676) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1024 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5675 {}} {128 0 0 0-5678 {}}} SUCCS {{258 0 0 0-5678 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5677) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1025 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5678 {}}} SUCCS {{259 0 0 0-5678 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5678) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-16:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1026 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5677 {}} {258 0 0 0-5676 {}}} SUCCS {{128 0 0 0-5676 {}} {128 0 0 0-5677 {}} {259 0 0 0-5679 {}}} CYCLES {}}
set a(0-5679) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1027 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5678 {}}} SUCCS {{259 0 1.955 0-5680 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5680) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#31 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1028 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5680 {}} {259 0 1.955 0-5679 {}} {258 0 0 0-5673 {}} {256 0 0 0-5661 {}} {258 0 1.955 0-5660 {}} {256 0 0 0-5653 {}}} SUCCS {{774 0 1.955 0-5653 {}} {774 0 1.955 0-5661 {}} {774 0 0 0-5673 {}} {774 0 0 0-5680 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5681) {AREA_SCORE {} NAME VEC_LOOP:j:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1029 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5686 {}}} SUCCS {{259 0 0 0-5682 {}} {130 0 0 0-5685 {}} {256 0 0 0-5686 {}}} CYCLES {}}
set a(0-5682) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#16(14:0))(13-0)#2 TYPE READSLICE PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1030 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5681 {}}} SUCCS {{259 0 0 0-5683 {}} {130 0 0 0-5685 {}}} CYCLES {}}
set a(0-5683) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-16:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1031 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5682 {}}} SUCCS {{259 0 0 0-5684 {}} {130 0 0 0-5685 {}} {258 0 0 0-5686 {}}} CYCLES {}}
set a(0-5684) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#16(14:0))(14) TYPE READSLICE PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1032 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5683 {}}} SUCCS {{259 0 0 0-5685 {}}} CYCLES {}}
set a(0-5685) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4683 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1033 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5684 {}} {130 0 0 0-5683 {}} {130 0 0 0-5682 {}} {130 0 0 0-5681 {}} {130 0 0 0-5680 {}} {130 0 0 0-5679 {}} {130 0 0 0-5677 {}} {130 0 0 0-5676 {}} {130 0 0 0-5675 {}} {130 0 0 0-5674 {}} {130 0 0 0-5673 {}} {130 0 0 0-5672 {}} {130 0 0 0-5670 {}} {130 0 0 0-5669 {}} {130 0 0 0-5668 {}} {130 0 0 0-5667 {}} {130 0 0 0-5665 {}} {130 0 0 0-5664 {}} {130 0 0 0-5663 {}} {130 0 0 0-5662 {}} {130 0 0 0-5661 {}} {130 0 0 0-5660 {}} {130 0 0 0-5659 {}} {130 0 0 0-5658 {}} {130 0 0 0-5657 {}} {130 0 0 0-5656 {}} {130 0 0 0-5655 {}} {130 0 0 0-5654 {}} {130 0 0 0-5653 {}} {130 0 0 0-5652 {}} {130 0 0 0-5651 {}} {130 0 0 0-5650 {}} {130 0 0 0-5649 {}} {130 0 0 0-5648 {}} {130 0 0 0-5647 {}}} SUCCS {{129 0 0 0-5686 {}}} CYCLES {}}
set a(0-5686) {AREA_SCORE {} NAME asn(VEC_LOOP:j#16(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4683 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5686 {}} {129 0 0 0-5685 {}} {258 0 0 0-5683 {}} {256 0 0 0-5681 {}} {256 0 0 0-5654 {}} {256 0 0 0-5647 {}}} SUCCS {{774 0 0 0-5647 {}} {774 0 0 0-5654 {}} {774 0 0 0-5681 {}} {772 0 0 0-5686 {}}} CYCLES {}}
set a(0-4683) {CHI {0-5647 0-5648 0-5649 0-5650 0-5651 0-5652 0-5653 0-5654 0-5655 0-5656 0-5657 0-5658 0-5659 0-5660 0-5661 0-5662 0-5663 0-5664 0-5665 0-5666 0-5667 0-5668 0-5669 0-5670 0-5671 0-5672 0-5673 0-5674 0-5675 0-5676 0-5677 0-5678 0-5679 0-5680 0-5681 0-5682 0-5683 0-5684 0-5685 0-5686} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-16:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1034 LOC {17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-5646 {}} {258 0 0 0-5645 {}} {258 0 0 0-5644 {}} {130 0 0 0-5643 {}} {130 0 0 0-5642 {}} {130 0 0 0-5641 {}} {130 0 0 0-5640 {}} {64 0 0 0-5639 {}} {64 0 0 0-4682 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-5646 {}} {131 0 0 0-5687 {}} {130 0 0 0-5688 {}} {130 0 0 0-5689 {}} {130 0 0 0-5690 {}} {130 0 0 0-5691 {}} {130 0 0 0-5692 {}} {130 0 0 0-5693 {}} {130 0 0 0-5694 {}} {130 0 0 0-5695 {}} {130 0 0 0-5696 {}} {64 0 0 0-4684 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5687) {AREA_SCORE {} NAME COMP_LOOP-17:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1035 LOC {17 1.0 18 0.90158655 18 0.90158655 18 0.90158655} PREDS {{131 0 0 0-4683 {}}} SUCCS {{259 0 0 0-5688 {}} {130 0 0 0-5696 {}}} CYCLES {}}
set a(0-5688) {AREA_SCORE {} NAME COMP_LOOP-17:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1036 LOC {17 1.0 18 0.90158655 18 0.90158655 18 0.90158655} PREDS {{259 0 0 0-5687 {}} {130 0 0 0-4683 {}}} SUCCS {{259 0 0 0-5689 {}} {130 0 0 0-5696 {}}} CYCLES {}}
set a(0-5689) {AREA_SCORE {} NAME COMP_LOOP-17:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1037 LOC {17 1.0 18 0.90158655 18 0.90158655 18 0.90158655} PREDS {{259 0 0 0-5688 {}} {130 0 0 0-4683 {}}} SUCCS {{258 0 0 0-5693 {}} {130 0 0 0-5696 {}}} CYCLES {}}
set a(0-5690) {AREA_SCORE {} NAME COMP_LOOP:k:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1038 LOC {17 1.0 18 0.0 18 0.0 18 0.0 18 0.90158655} PREDS {{130 0 0 0-4683 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5691 {}} {130 0 0 0-5696 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5691) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#64 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1039 LOC {17 1.0 18 0.0 18 0.0 18 0.90158655} PREDS {{259 0 0 0-5690 {}} {130 0 0 0-4683 {}}} SUCCS {{259 0 0 0-5692 {}} {130 0 0 0-5696 {}}} CYCLES {}}
set a(0-5692) {AREA_SCORE {} NAME COMP_LOOP:conc#48 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1040 LOC {17 1.0 18 0.90158655 18 0.90158655 18 0.90158655} PREDS {{259 0 0 0-5691 {}} {130 0 0 0-4683 {}}} SUCCS {{259 0 0 0-5693 {}} {130 0 0 0-5696 {}}} CYCLES {}}
set a(0-5693) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-17:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1041 LOC {18 0.0 18 0.90158655 18 0.90158655 18 0.9999998865384615 18 0.9999998865384615} PREDS {{259 0 0 0-5692 {}} {258 0 0 0-5689 {}} {130 0 0 0-4683 {}}} SUCCS {{259 0 0 0-5694 {}} {130 0 0 0-5696 {}}} CYCLES {}}
set a(0-5694) {AREA_SCORE {} NAME COMP_LOOP-17:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1042 LOC {18 0.09841345 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-5693 {}} {130 0 0 0-4683 {}}} SUCCS {{259 0 0 0-5695 {}} {130 0 0 0-5696 {}}} CYCLES {}}
set a(0-5695) {AREA_SCORE {} NAME COMP_LOOP-17:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1043 LOC {18 0.09841345 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-5694 {}} {130 0 0 0-4683 {}}} SUCCS {{259 0 0 0-5696 {}}} CYCLES {}}
set a(0-5696) {AREA_SCORE {} NAME COMP_LOOP-17:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1044 LOC {18 0.09841345 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-5695 {}} {130 0 0 0-5694 {}} {130 0 0 0-5693 {}} {130 0 0 0-5692 {}} {130 0 0 0-5691 {}} {130 0 0 0-5690 {}} {130 0 0 0-5689 {}} {130 0 0 0-5688 {}} {130 0 0 0-5687 {}} {130 0 0 0-4683 {}}} SUCCS {{128 0 0 0-5706 {}} {64 0 0 0-4684 {}}} CYCLES {}}
set a(0-5697) {AREA_SCORE 12.93 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_shift_l(1,0,4,15) QUANTITY 1 NAME COMP_LOOP-17:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1045 LOC {1 0.03125 1 0.9667467999999999 1 0.9667467999999999 1 0.9999998801282051 17 0.24947113012820513} PREDS {{258 0 0 0-4715 {}}} SUCCS {{258 0 0 0-5701 {}} {130 0 0 0-4684 {}}} CYCLES {}}
set a(0-5698) {AREA_SCORE {} NAME COMP_LOOP:k:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1046 LOC {0 1.0 17 0.0 17 0.0 17 0.0 17 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5699 {}} {130 0 0 0-4684 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5699) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#65 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1047 LOC {0 1.0 17 0.0 17 0.0 17 0.24947124999999998} PREDS {{259 0 0 0-5698 {}}} SUCCS {{259 0 0 0-5700 {}} {130 0 0 0-4684 {}}} CYCLES {}}
set a(0-5700) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#16 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1048 LOC {0 1.0 17 0.24947124999999998 17 0.24947124999999998 17 0.24947124999999998} PREDS {{259 0 0 0-5699 {}}} SUCCS {{259 0 0 0-5701 {}} {130 0 0 0-4684 {}}} CYCLES {}}
set a(0-5701) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-17:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1049 LOC {1 0.0645032 17 0.24947124999999998 17 0.24947124999999998 17 0.6501121491127013 17 0.6501121491127013} PREDS {{259 0 0 0-5700 {}} {258 0 0 0-5697 {}}} SUCCS {{259 0 0 0-5702 {}} {258 0 0 0-5704 {}} {130 0 0 0-4684 {}}} CYCLES {}}
set a(0-5702) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#70 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1050 LOC {1 0.46514419999999995 17 0.65011225 17 0.65011225 17 0.65011225} PREDS {{259 0 0 0-5701 {}}} SUCCS {{259 0 1.564 0-5703 {}} {130 0 0 0-4684 {}}} CYCLES {}}
set a(0-5703) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#16 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1051 LOC {1 1.0 17 0.877 17 1.0 18 0.254999875 18 0.254999875} PREDS {{259 0 1.564 0-5702 {}}} SUCCS {{258 0 0 0-4684 {}}} CYCLES {}}
set a(0-5704) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#8 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1052 LOC {1 0.46514419999999995 17 0.65011225 17 0.65011225 17 0.65011225} PREDS {{258 0 0 0-5701 {}}} SUCCS {{259 0 1.564 0-5705 {}} {130 0 0 0-4684 {}}} CYCLES {}}
set a(0-5705) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#16 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1053 LOC {1 1.0 17 0.877 17 1.0 18 0.254999875 18 0.254999875} PREDS {{259 0 1.564 0-5704 {}}} SUCCS {{258 0 0 0-4684 {}}} CYCLES {}}
set a(0-5706) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#17(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1054 LOC {18 0.0 18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{128 0 0 0-5696 {}} {772 0 0 0-4684 {}}} SUCCS {{259 0 0 0-4684 {}}} CYCLES {}}
set a(0-5707) {AREA_SCORE {} NAME VEC_LOOP:j:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1055 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5058254} PREDS {{774 0 0 0-5752 {}}} SUCCS {{259 0 0 0-5708 {}} {130 0 0 0-5751 {}} {256 0 0 0-5752 {}}} CYCLES {}}
set a(0-5708) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(14:0))(13-4) TYPE READSLICE PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1056 LOC {0 1.0 1 0.0 1 0.0 5 0.5058254} PREDS {{259 0 0 0-5707 {}}} SUCCS {{258 0 0 0-5712 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5709) {AREA_SCORE {} NAME COMP_LOOP:k:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1057 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5058254} PREDS {} SUCCS {{259 0 0 0-5710 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5710) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#66 TYPE READSLICE PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1058 LOC {0 1.0 1 0.0 1 0.0 5 0.5058254} PREDS {{259 0 0 0-5709 {}}} SUCCS {{259 0 0 0-5711 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5711) {AREA_SCORE {} NAME VEC_LOOP:conc#47 TYPE CONCATENATE PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1059 LOC {0 1.0 1 0.5058254 1 0.5058254 5 0.5058254} PREDS {{259 0 0 0-5710 {}}} SUCCS {{259 0 0 0-5712 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5712) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {0.76 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1060 LOC {1 0.0 1 0.5058254 1 0.5058254 1 0.6012339288461538 5 0.6012339288461538} PREDS {{259 0 0 0-5711 {}} {258 0 0 0-5708 {}}} SUCCS {{258 0 0 0-5715 {}} {258 0 0 0-5738 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5713) {AREA_SCORE {} NAME VEC_LOOP:j:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1061 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.60123405} PREDS {{774 0 0 0-5752 {}}} SUCCS {{259 0 0 0-5714 {}} {130 0 0 0-5751 {}} {256 0 0 0-5752 {}}} CYCLES {}}
set a(0-5714) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(14:0))(3-0)#1 TYPE READSLICE PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1062 LOC {0 1.0 1 0.0 1 0.0 5 0.60123405} PREDS {{259 0 0 0-5713 {}}} SUCCS {{259 0 0 0-5715 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5715) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1063 LOC {1 0.09540865 1 0.60123405 1 0.60123405 5 0.60123405} PREDS {{259 0 0 0-5714 {}} {258 0 0 0-5712 {}}} SUCCS {{259 0 1.955 0-5716 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5716) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#32 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1064 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-5715 {}} {774 0 1.955 0-5746 {}} {774 0 1.955 0-5739 {}}} SUCCS {{258 0 0 0-5731 {}} {256 0 0 0-5739 {}} {258 0 0 0-5741 {}} {256 0 0 0-5746 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5717) {AREA_SCORE {} NAME VEC_LOOP:j:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1065 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5752 {}}} SUCCS {{259 0 0 0-5718 {}} {130 0 0 0-5751 {}} {256 0 0 0-5752 {}}} CYCLES {}}
set a(0-5718) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(14:0))(13-0) TYPE READSLICE PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1066 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5717 {}}} SUCCS {{258 0 0 0-5723 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5719) {AREA_SCORE {} NAME COMP_LOOP:k:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1067 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5720 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5720) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#67 TYPE READSLICE PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1068 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5719 {}}} SUCCS {{259 0 0 0-5721 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5721) {AREA_SCORE {} NAME VEC_LOOP:conc#48 TYPE CONCATENATE PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1069 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-5720 {}}} SUCCS {{258 0 0 0-5723 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5722) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1070 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5723 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5723) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-17:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1071 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-5722 {}} {258 0 0 0-5721 {}} {258 0 0 0-5718 {}}} SUCCS {{259 0 1.955 0-5724 {}} {258 0 1.955 0-5746 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5724) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#33 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1072 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-5723 {}} {774 0 1.955 0-5746 {}} {774 0 1.955 0-5739 {}}} SUCCS {{259 0 0 0-5725 {}} {256 0 0 0-5739 {}} {256 0 0 0-5746 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5725) {AREA_SCORE {} NAME COMP_LOOP-17:mult.x TYPE {C-CORE PORT} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1073 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-5724 {}} {128 0 0 0-5729 {}}} SUCCS {{258 0 0 0-5729 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5726) {AREA_SCORE {} NAME COMP_LOOP-17:mult.y TYPE {C-CORE PORT} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1074 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5729 {}}} SUCCS {{258 0 0 0-5729 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5727) {AREA_SCORE {} NAME COMP_LOOP-17:mult.y_ TYPE {C-CORE PORT} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1075 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5729 {}}} SUCCS {{258 0 0 0-5729 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5728) {AREA_SCORE {} NAME COMP_LOOP-17:mult.p TYPE {C-CORE PORT} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1076 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5729 {}}} SUCCS {{259 0 0 0-5729 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5729) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-17:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1077 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-5728 {}} {258 0 0 0-5727 {}} {258 0 0 0-5726 {}} {258 0 0 0-5725 {}}} SUCCS {{128 0 0 0-5725 {}} {128 0 0 0-5726 {}} {128 0 0 0-5727 {}} {128 0 0 0-5728 {}} {259 0 0 0-5730 {}}} CYCLES {}}
set a(0-5730) {AREA_SCORE {} NAME COMP_LOOP-17:mult.return TYPE {C-CORE PORT} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1078 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-5729 {}}} SUCCS {{259 0 0 0-5731 {}} {258 0 0 0-5740 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5731) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-17:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1079 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-5730 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 0 0-5732 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5732) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.base TYPE {C-CORE PORT} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1080 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-5731 {}} {128 0 0 0-5734 {}}} SUCCS {{258 0 0 0-5734 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5733) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.m TYPE {C-CORE PORT} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1081 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5734 {}}} SUCCS {{259 0 0 0-5734 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5734) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-17:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1082 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-5733 {}} {258 0 0 0-5732 {}}} SUCCS {{128 0 0 0-5732 {}} {128 0 0 0-5733 {}} {259 0 0 0-5735 {}}} CYCLES {}}
set a(0-5735) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.return TYPE {C-CORE PORT} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1083 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5734 {}}} SUCCS {{258 0 1.955 0-5739 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5736) {AREA_SCORE {} NAME VEC_LOOP:j:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1084 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.60123405} PREDS {{774 0 0 0-5752 {}}} SUCCS {{259 0 0 0-5737 {}} {130 0 0 0-5751 {}} {256 0 0 0-5752 {}}} CYCLES {}}
set a(0-5737) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(14:0))(3-0) TYPE READSLICE PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1085 LOC {0 1.0 1 0.0 1 0.0 7 0.60123405} PREDS {{259 0 0 0-5736 {}}} SUCCS {{259 0 0 0-5738 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5738) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1086 LOC {1 0.09540865 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5737 {}} {258 0 0 0-5712 {}}} SUCCS {{259 0 1.955 0-5739 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5739) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#32 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1087 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5739 {}} {259 0 1.955 0-5738 {}} {258 0 1.955 0-5735 {}} {256 0 0 0-5724 {}} {256 0 0 0-5716 {}} {774 0 0 0-5746 {}}} SUCCS {{774 0 1.955 0-5716 {}} {774 0 1.955 0-5724 {}} {774 0 0 0-5739 {}} {258 0 0 0-5746 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5740) {AREA_SCORE {} NAME COMP_LOOP-17:factor2:not TYPE NOT PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1088 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-5730 {}}} SUCCS {{259 0 0 0-5741 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5741) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-17:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1089 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5740 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 0 0-5742 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5742) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1090 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5741 {}} {128 0 0 0-5744 {}}} SUCCS {{258 0 0 0-5744 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5743) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1091 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5744 {}}} SUCCS {{259 0 0 0-5744 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5744) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-17:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1092 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5743 {}} {258 0 0 0-5742 {}}} SUCCS {{128 0 0 0-5742 {}} {128 0 0 0-5743 {}} {259 0 0 0-5745 {}}} CYCLES {}}
set a(0-5745) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1093 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5744 {}}} SUCCS {{259 0 1.955 0-5746 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5746) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#33 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1094 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5746 {}} {259 0 1.955 0-5745 {}} {258 0 0 0-5739 {}} {256 0 0 0-5724 {}} {258 0 1.955 0-5723 {}} {256 0 0 0-5716 {}}} SUCCS {{774 0 1.955 0-5716 {}} {774 0 1.955 0-5724 {}} {774 0 0 0-5739 {}} {774 0 0 0-5746 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5747) {AREA_SCORE {} NAME VEC_LOOP:j:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1095 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5752 {}}} SUCCS {{259 0 0 0-5748 {}} {130 0 0 0-5751 {}} {256 0 0 0-5752 {}}} CYCLES {}}
set a(0-5748) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(14:0))(13-0)#1 TYPE READSLICE PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1096 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5747 {}}} SUCCS {{259 0 0 0-5749 {}} {130 0 0 0-5751 {}}} CYCLES {}}
set a(0-5749) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-17:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1097 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5748 {}}} SUCCS {{259 0 0 0-5750 {}} {130 0 0 0-5751 {}} {258 0 0 0-5752 {}}} CYCLES {}}
set a(0-5750) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(14:0))(14) TYPE READSLICE PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1098 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5749 {}}} SUCCS {{259 0 0 0-5751 {}}} CYCLES {}}
set a(0-5751) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4684 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1099 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5750 {}} {130 0 0 0-5749 {}} {130 0 0 0-5748 {}} {130 0 0 0-5747 {}} {130 0 0 0-5746 {}} {130 0 0 0-5745 {}} {130 0 0 0-5743 {}} {130 0 0 0-5742 {}} {130 0 0 0-5741 {}} {130 0 0 0-5740 {}} {130 0 0 0-5739 {}} {130 0 0 0-5738 {}} {130 0 0 0-5737 {}} {130 0 0 0-5736 {}} {130 0 0 0-5735 {}} {130 0 0 0-5733 {}} {130 0 0 0-5732 {}} {130 0 0 0-5731 {}} {130 0 0 0-5730 {}} {130 0 0 0-5728 {}} {130 0 0 0-5727 {}} {130 0 0 0-5726 {}} {130 0 0 0-5725 {}} {130 0 0 0-5724 {}} {130 0 0 0-5723 {}} {130 0 0 0-5722 {}} {130 0 0 0-5721 {}} {130 0 0 0-5720 {}} {130 0 0 0-5719 {}} {130 0 0 0-5718 {}} {130 0 0 0-5717 {}} {130 0 0 0-5716 {}} {130 0 0 0-5715 {}} {130 0 0 0-5714 {}} {130 0 0 0-5713 {}} {130 0 0 0-5712 {}} {130 0 0 0-5711 {}} {130 0 0 0-5710 {}} {130 0 0 0-5709 {}} {130 0 0 0-5708 {}} {130 0 0 0-5707 {}}} SUCCS {{129 0 0 0-5752 {}}} CYCLES {}}
set a(0-5752) {AREA_SCORE {} NAME asn(VEC_LOOP:j#17(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4684 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5752 {}} {129 0 0 0-5751 {}} {258 0 0 0-5749 {}} {256 0 0 0-5747 {}} {256 0 0 0-5736 {}} {256 0 0 0-5717 {}} {256 0 0 0-5713 {}} {256 0 0 0-5707 {}}} SUCCS {{774 0 0 0-5707 {}} {774 0 0 0-5713 {}} {774 0 0 0-5717 {}} {774 0 0 0-5736 {}} {774 0 0 0-5747 {}} {772 0 0 0-5752 {}}} CYCLES {}}
set a(0-4684) {CHI {0-5707 0-5708 0-5709 0-5710 0-5711 0-5712 0-5713 0-5714 0-5715 0-5716 0-5717 0-5718 0-5719 0-5720 0-5721 0-5722 0-5723 0-5724 0-5725 0-5726 0-5727 0-5728 0-5729 0-5730 0-5731 0-5732 0-5733 0-5734 0-5735 0-5736 0-5737 0-5738 0-5739 0-5740 0-5741 0-5742 0-5743 0-5744 0-5745 0-5746 0-5747 0-5748 0-5749 0-5750 0-5751 0-5752} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-17:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1100 LOC {18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-5706 {}} {258 0 0 0-5705 {}} {130 0 0 0-5704 {}} {258 0 0 0-5703 {}} {130 0 0 0-5702 {}} {130 0 0 0-5701 {}} {130 0 0 0-5700 {}} {130 0 0 0-5699 {}} {130 0 0 0-5698 {}} {130 0 0 0-5697 {}} {64 0 0 0-5696 {}} {64 0 0 0-4683 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-5706 {}} {131 0 0 0-5753 {}} {130 0 0 0-5754 {}} {130 0 0 0-5755 {}} {130 0 0 0-5756 {}} {130 0 0 0-5757 {}} {130 0 0 0-5758 {}} {130 0 0 0-5759 {}} {130 0 0 0-5760 {}} {130 0 0 0-5761 {}} {130 0 0 0-5762 {}} {64 0 0 0-4685 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5753) {AREA_SCORE {} NAME COMP_LOOP-18:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1101 LOC {18 1.0 19 0.90158655 19 0.90158655 19 0.90158655} PREDS {{131 0 0 0-4684 {}}} SUCCS {{259 0 0 0-5754 {}} {130 0 0 0-5762 {}}} CYCLES {}}
set a(0-5754) {AREA_SCORE {} NAME COMP_LOOP-18:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1102 LOC {18 1.0 19 0.90158655 19 0.90158655 19 0.90158655} PREDS {{259 0 0 0-5753 {}} {130 0 0 0-4684 {}}} SUCCS {{259 0 0 0-5755 {}} {130 0 0 0-5762 {}}} CYCLES {}}
set a(0-5755) {AREA_SCORE {} NAME COMP_LOOP-18:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1103 LOC {18 1.0 19 0.90158655 19 0.90158655 19 0.90158655} PREDS {{259 0 0 0-5754 {}} {130 0 0 0-4684 {}}} SUCCS {{258 0 0 0-5759 {}} {130 0 0 0-5762 {}}} CYCLES {}}
set a(0-5756) {AREA_SCORE {} NAME COMP_LOOP:k:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1104 LOC {18 1.0 19 0.0 19 0.0 19 0.0 19 0.90158655} PREDS {{130 0 0 0-4684 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5757 {}} {130 0 0 0-5762 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5757) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#68 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1105 LOC {18 1.0 19 0.0 19 0.0 19 0.90158655} PREDS {{259 0 0 0-5756 {}} {130 0 0 0-4684 {}}} SUCCS {{259 0 0 0-5758 {}} {130 0 0 0-5762 {}}} CYCLES {}}
set a(0-5758) {AREA_SCORE {} NAME COMP_LOOP:conc#51 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1106 LOC {18 1.0 19 0.90158655 19 0.90158655 19 0.90158655} PREDS {{259 0 0 0-5757 {}} {130 0 0 0-4684 {}}} SUCCS {{259 0 0 0-5759 {}} {130 0 0 0-5762 {}}} CYCLES {}}
set a(0-5759) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-18:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1107 LOC {19 0.0 19 0.90158655 19 0.90158655 19 0.9999998865384615 19 0.9999998865384615} PREDS {{259 0 0 0-5758 {}} {258 0 0 0-5755 {}} {130 0 0 0-4684 {}}} SUCCS {{259 0 0 0-5760 {}} {130 0 0 0-5762 {}}} CYCLES {}}
set a(0-5760) {AREA_SCORE {} NAME COMP_LOOP-18:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1108 LOC {19 0.09841345 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-5759 {}} {130 0 0 0-4684 {}}} SUCCS {{259 0 0 0-5761 {}} {130 0 0 0-5762 {}}} CYCLES {}}
set a(0-5761) {AREA_SCORE {} NAME COMP_LOOP-18:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1109 LOC {19 0.09841345 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-5760 {}} {130 0 0 0-4684 {}}} SUCCS {{259 0 0 0-5762 {}}} CYCLES {}}
set a(0-5762) {AREA_SCORE {} NAME COMP_LOOP-18:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1110 LOC {19 0.09841345 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-5761 {}} {130 0 0 0-5760 {}} {130 0 0 0-5759 {}} {130 0 0 0-5758 {}} {130 0 0 0-5757 {}} {130 0 0 0-5756 {}} {130 0 0 0-5755 {}} {130 0 0 0-5754 {}} {130 0 0 0-5753 {}} {130 0 0 0-4684 {}}} SUCCS {{128 0 0 0-5769 {}} {64 0 0 0-4685 {}}} CYCLES {}}
set a(0-5763) {AREA_SCORE {} NAME COMP_LOOP:k:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1111 LOC {0 1.0 18 0.0 18 0.0 18 0.0 18 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5764 {}} {130 0 0 0-4685 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5764) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#69 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1112 LOC {0 1.0 18 0.0 18 0.0 18 0.24947124999999998} PREDS {{259 0 0 0-5763 {}}} SUCCS {{259 0 0 0-5765 {}} {130 0 0 0-4685 {}}} CYCLES {}}
set a(0-5765) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#17 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1113 LOC {0 1.0 18 0.24947124999999998 18 0.24947124999999998 18 0.24947124999999998} PREDS {{259 0 0 0-5764 {}}} SUCCS {{259 0 0 0-5766 {}} {130 0 0 0-4685 {}}} CYCLES {}}
set a(0-5766) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-18:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1114 LOC {1 0.0645032 18 0.24947124999999998 18 0.24947124999999998 18 0.6501121491127013 18 0.6501121491127013} PREDS {{259 0 0 0-5765 {}} {258 0 0 0-4782 {}}} SUCCS {{259 0 1.564 0-5767 {}} {258 0 1.564 0-5768 {}} {130 0 0 0-4685 {}}} CYCLES {}}
set a(0-5767) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#17 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1115 LOC {1 1.0 18 0.877 18 1.0 19 0.254999875 19 0.254999875} PREDS {{259 0 1.564 0-5766 {}}} SUCCS {{258 0 0 0-4685 {}}} CYCLES {}}
set a(0-5768) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#17 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1116 LOC {1 1.0 18 0.877 18 1.0 19 0.254999875 19 0.254999875} PREDS {{258 0 1.564 0-5766 {}}} SUCCS {{258 0 0 0-4685 {}}} CYCLES {}}
set a(0-5769) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#18(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1117 LOC {19 0.0 19 1.0 19 1.0 19 1.0 19 1.0} PREDS {{128 0 0 0-5762 {}} {772 0 0 0-4685 {}}} SUCCS {{259 0 0 0-4685 {}}} CYCLES {}}
set a(0-5770) {AREA_SCORE {} NAME VEC_LOOP:j:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1118 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {{774 0 0 0-5809 {}}} SUCCS {{259 0 0 0-5771 {}} {130 0 0 0-5808 {}} {256 0 0 0-5809 {}}} CYCLES {}}
set a(0-5771) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#18(14:0))(13-0) TYPE READSLICE PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1119 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-5770 {}}} SUCCS {{258 0 0 0-5775 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5772) {AREA_SCORE {} NAME COMP_LOOP:k:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1120 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {} SUCCS {{259 0 0 0-5773 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5773) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#70 TYPE READSLICE PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1121 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-5772 {}}} SUCCS {{259 0 0 0-5774 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5774) {AREA_SCORE {} NAME VEC_LOOP:conc#50 TYPE CONCATENATE PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1122 LOC {0 1.0 1 0.50342155 1 0.50342155 5 0.50342155} PREDS {{259 0 0 0-5773 {}}} SUCCS {{259 0 0 0-5775 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5775) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-18:VEC_LOOP:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1123 LOC {1 0.0 1 0.50342155 1 0.50342155 1 0.601233925 5 0.601233925} PREDS {{259 0 0 0-5774 {}} {258 0 0 0-5771 {}}} SUCCS {{259 0 1.955 0-5776 {}} {258 0 1.955 0-5796 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5776) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#34 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1124 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-5775 {}} {774 0 1.955 0-5803 {}} {774 0 1.955 0-5796 {}}} SUCCS {{258 0 0 0-5791 {}} {256 0 0 0-5796 {}} {258 0 0 0-5798 {}} {256 0 0 0-5803 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5777) {AREA_SCORE {} NAME VEC_LOOP:j:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1125 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5809 {}}} SUCCS {{259 0 0 0-5778 {}} {130 0 0 0-5808 {}} {256 0 0 0-5809 {}}} CYCLES {}}
set a(0-5778) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#18(14:0))(13-0)#1 TYPE READSLICE PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1126 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5777 {}}} SUCCS {{258 0 0 0-5783 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5779) {AREA_SCORE {} NAME COMP_LOOP:k:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1127 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5780 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5780) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#71 TYPE READSLICE PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1128 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5779 {}}} SUCCS {{259 0 0 0-5781 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5781) {AREA_SCORE {} NAME VEC_LOOP:conc#51 TYPE CONCATENATE PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1129 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-5780 {}}} SUCCS {{258 0 0 0-5783 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5782) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1130 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5783 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5783) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-18:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1131 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-5782 {}} {258 0 0 0-5781 {}} {258 0 0 0-5778 {}}} SUCCS {{259 0 1.955 0-5784 {}} {258 0 1.955 0-5803 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5784) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#35 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1132 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-5783 {}} {774 0 1.955 0-5803 {}} {774 0 1.955 0-5796 {}}} SUCCS {{259 0 0 0-5785 {}} {256 0 0 0-5796 {}} {256 0 0 0-5803 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5785) {AREA_SCORE {} NAME COMP_LOOP-18:mult.x TYPE {C-CORE PORT} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1133 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-5784 {}} {128 0 0 0-5789 {}}} SUCCS {{258 0 0 0-5789 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5786) {AREA_SCORE {} NAME COMP_LOOP-18:mult.y TYPE {C-CORE PORT} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1134 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5789 {}}} SUCCS {{258 0 0 0-5789 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5787) {AREA_SCORE {} NAME COMP_LOOP-18:mult.y_ TYPE {C-CORE PORT} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1135 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5789 {}}} SUCCS {{258 0 0 0-5789 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5788) {AREA_SCORE {} NAME COMP_LOOP-18:mult.p TYPE {C-CORE PORT} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1136 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5789 {}}} SUCCS {{259 0 0 0-5789 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5789) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-18:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1137 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-5788 {}} {258 0 0 0-5787 {}} {258 0 0 0-5786 {}} {258 0 0 0-5785 {}}} SUCCS {{128 0 0 0-5785 {}} {128 0 0 0-5786 {}} {128 0 0 0-5787 {}} {128 0 0 0-5788 {}} {259 0 0 0-5790 {}}} CYCLES {}}
set a(0-5790) {AREA_SCORE {} NAME COMP_LOOP-18:mult.return TYPE {C-CORE PORT} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1138 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-5789 {}}} SUCCS {{259 0 0 0-5791 {}} {258 0 0 0-5797 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5791) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1139 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-5790 {}} {258 0 0 0-5776 {}}} SUCCS {{259 0 0 0-5792 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5792) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.base TYPE {C-CORE PORT} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1140 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-5791 {}} {128 0 0 0-5794 {}}} SUCCS {{258 0 0 0-5794 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5793) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.m TYPE {C-CORE PORT} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1141 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5794 {}}} SUCCS {{259 0 0 0-5794 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5794) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-18:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1142 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-5793 {}} {258 0 0 0-5792 {}}} SUCCS {{128 0 0 0-5792 {}} {128 0 0 0-5793 {}} {259 0 0 0-5795 {}}} CYCLES {}}
set a(0-5795) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.return TYPE {C-CORE PORT} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1143 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5794 {}}} SUCCS {{259 0 1.955 0-5796 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5796) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#34 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1144 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5796 {}} {259 0 1.955 0-5795 {}} {256 0 0 0-5784 {}} {256 0 0 0-5776 {}} {258 0 1.955 0-5775 {}} {774 0 0 0-5803 {}}} SUCCS {{774 0 1.955 0-5776 {}} {774 0 1.955 0-5784 {}} {774 0 0 0-5796 {}} {258 0 0 0-5803 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5797) {AREA_SCORE {} NAME COMP_LOOP-18:factor2:not TYPE NOT PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1145 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-5790 {}}} SUCCS {{259 0 0 0-5798 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5798) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1146 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5797 {}} {258 0 0 0-5776 {}}} SUCCS {{259 0 0 0-5799 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5799) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1147 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5798 {}} {128 0 0 0-5801 {}}} SUCCS {{258 0 0 0-5801 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5800) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1148 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5801 {}}} SUCCS {{259 0 0 0-5801 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5801) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-18:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1149 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5800 {}} {258 0 0 0-5799 {}}} SUCCS {{128 0 0 0-5799 {}} {128 0 0 0-5800 {}} {259 0 0 0-5802 {}}} CYCLES {}}
set a(0-5802) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1150 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5801 {}}} SUCCS {{259 0 1.955 0-5803 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5803) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#35 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1151 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5803 {}} {259 0 1.955 0-5802 {}} {258 0 0 0-5796 {}} {256 0 0 0-5784 {}} {258 0 1.955 0-5783 {}} {256 0 0 0-5776 {}}} SUCCS {{774 0 1.955 0-5776 {}} {774 0 1.955 0-5784 {}} {774 0 0 0-5796 {}} {774 0 0 0-5803 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5804) {AREA_SCORE {} NAME VEC_LOOP:j:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1152 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5809 {}}} SUCCS {{259 0 0 0-5805 {}} {130 0 0 0-5808 {}} {256 0 0 0-5809 {}}} CYCLES {}}
set a(0-5805) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#18(14:0))(13-0)#2 TYPE READSLICE PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1153 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5804 {}}} SUCCS {{259 0 0 0-5806 {}} {130 0 0 0-5808 {}}} CYCLES {}}
set a(0-5806) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-18:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1154 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5805 {}}} SUCCS {{259 0 0 0-5807 {}} {130 0 0 0-5808 {}} {258 0 0 0-5809 {}}} CYCLES {}}
set a(0-5807) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#18(14:0))(14) TYPE READSLICE PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1155 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5806 {}}} SUCCS {{259 0 0 0-5808 {}}} CYCLES {}}
set a(0-5808) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4685 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1156 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5807 {}} {130 0 0 0-5806 {}} {130 0 0 0-5805 {}} {130 0 0 0-5804 {}} {130 0 0 0-5803 {}} {130 0 0 0-5802 {}} {130 0 0 0-5800 {}} {130 0 0 0-5799 {}} {130 0 0 0-5798 {}} {130 0 0 0-5797 {}} {130 0 0 0-5796 {}} {130 0 0 0-5795 {}} {130 0 0 0-5793 {}} {130 0 0 0-5792 {}} {130 0 0 0-5791 {}} {130 0 0 0-5790 {}} {130 0 0 0-5788 {}} {130 0 0 0-5787 {}} {130 0 0 0-5786 {}} {130 0 0 0-5785 {}} {130 0 0 0-5784 {}} {130 0 0 0-5783 {}} {130 0 0 0-5782 {}} {130 0 0 0-5781 {}} {130 0 0 0-5780 {}} {130 0 0 0-5779 {}} {130 0 0 0-5778 {}} {130 0 0 0-5777 {}} {130 0 0 0-5776 {}} {130 0 0 0-5775 {}} {130 0 0 0-5774 {}} {130 0 0 0-5773 {}} {130 0 0 0-5772 {}} {130 0 0 0-5771 {}} {130 0 0 0-5770 {}}} SUCCS {{129 0 0 0-5809 {}}} CYCLES {}}
set a(0-5809) {AREA_SCORE {} NAME asn(VEC_LOOP:j#18(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4685 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5809 {}} {129 0 0 0-5808 {}} {258 0 0 0-5806 {}} {256 0 0 0-5804 {}} {256 0 0 0-5777 {}} {256 0 0 0-5770 {}}} SUCCS {{774 0 0 0-5770 {}} {774 0 0 0-5777 {}} {774 0 0 0-5804 {}} {772 0 0 0-5809 {}}} CYCLES {}}
set a(0-4685) {CHI {0-5770 0-5771 0-5772 0-5773 0-5774 0-5775 0-5776 0-5777 0-5778 0-5779 0-5780 0-5781 0-5782 0-5783 0-5784 0-5785 0-5786 0-5787 0-5788 0-5789 0-5790 0-5791 0-5792 0-5793 0-5794 0-5795 0-5796 0-5797 0-5798 0-5799 0-5800 0-5801 0-5802 0-5803 0-5804 0-5805 0-5806 0-5807 0-5808 0-5809} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-18:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1157 LOC {19 1.0 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-5769 {}} {258 0 0 0-5768 {}} {258 0 0 0-5767 {}} {130 0 0 0-5766 {}} {130 0 0 0-5765 {}} {130 0 0 0-5764 {}} {130 0 0 0-5763 {}} {64 0 0 0-5762 {}} {64 0 0 0-4684 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-5769 {}} {131 0 0 0-5810 {}} {130 0 0 0-5811 {}} {130 0 0 0-5812 {}} {130 0 0 0-5813 {}} {130 0 0 0-5814 {}} {130 0 0 0-5815 {}} {130 0 0 0-5816 {}} {130 0 0 0-5817 {}} {130 0 0 0-5818 {}} {130 0 0 0-5819 {}} {64 0 0 0-4686 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5810) {AREA_SCORE {} NAME COMP_LOOP-19:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1158 LOC {19 1.0 20 0.90158655 20 0.90158655 20 0.90158655} PREDS {{131 0 0 0-4685 {}}} SUCCS {{259 0 0 0-5811 {}} {130 0 0 0-5819 {}}} CYCLES {}}
set a(0-5811) {AREA_SCORE {} NAME COMP_LOOP-19:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1159 LOC {19 1.0 20 0.90158655 20 0.90158655 20 0.90158655} PREDS {{259 0 0 0-5810 {}} {130 0 0 0-4685 {}}} SUCCS {{259 0 0 0-5812 {}} {130 0 0 0-5819 {}}} CYCLES {}}
set a(0-5812) {AREA_SCORE {} NAME COMP_LOOP-19:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1160 LOC {19 1.0 20 0.90158655 20 0.90158655 20 0.90158655} PREDS {{259 0 0 0-5811 {}} {130 0 0 0-4685 {}}} SUCCS {{258 0 0 0-5816 {}} {130 0 0 0-5819 {}}} CYCLES {}}
set a(0-5813) {AREA_SCORE {} NAME COMP_LOOP:k:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1161 LOC {19 1.0 20 0.0 20 0.0 20 0.0 20 0.90158655} PREDS {{130 0 0 0-4685 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5814 {}} {130 0 0 0-5819 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5814) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#72 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1162 LOC {19 1.0 20 0.0 20 0.0 20 0.90158655} PREDS {{259 0 0 0-5813 {}} {130 0 0 0-4685 {}}} SUCCS {{259 0 0 0-5815 {}} {130 0 0 0-5819 {}}} CYCLES {}}
set a(0-5815) {AREA_SCORE {} NAME COMP_LOOP:conc#54 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1163 LOC {19 1.0 20 0.90158655 20 0.90158655 20 0.90158655} PREDS {{259 0 0 0-5814 {}} {130 0 0 0-4685 {}}} SUCCS {{259 0 0 0-5816 {}} {130 0 0 0-5819 {}}} CYCLES {}}
set a(0-5816) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-19:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1164 LOC {20 0.0 20 0.90158655 20 0.90158655 20 0.9999998865384615 20 0.9999998865384615} PREDS {{259 0 0 0-5815 {}} {258 0 0 0-5812 {}} {130 0 0 0-4685 {}}} SUCCS {{259 0 0 0-5817 {}} {130 0 0 0-5819 {}}} CYCLES {}}
set a(0-5817) {AREA_SCORE {} NAME COMP_LOOP-19:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1165 LOC {20 0.09841345 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-5816 {}} {130 0 0 0-4685 {}}} SUCCS {{259 0 0 0-5818 {}} {130 0 0 0-5819 {}}} CYCLES {}}
set a(0-5818) {AREA_SCORE {} NAME COMP_LOOP-19:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1166 LOC {20 0.09841345 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-5817 {}} {130 0 0 0-4685 {}}} SUCCS {{259 0 0 0-5819 {}}} CYCLES {}}
set a(0-5819) {AREA_SCORE {} NAME COMP_LOOP-19:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1167 LOC {20 0.09841345 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-5818 {}} {130 0 0 0-5817 {}} {130 0 0 0-5816 {}} {130 0 0 0-5815 {}} {130 0 0 0-5814 {}} {130 0 0 0-5813 {}} {130 0 0 0-5812 {}} {130 0 0 0-5811 {}} {130 0 0 0-5810 {}} {130 0 0 0-4685 {}}} SUCCS {{128 0 0 0-5828 {}} {64 0 0 0-4686 {}}} CYCLES {}}
set a(0-5820) {AREA_SCORE {} NAME COMP_LOOP:k:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1168 LOC {0 1.0 19 0.0 19 0.0 19 0.0 19 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5821 {}} {130 0 0 0-4686 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5821) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#73 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1169 LOC {0 1.0 19 0.0 19 0.0 19 0.24947124999999998} PREDS {{259 0 0 0-5820 {}}} SUCCS {{259 0 0 0-5822 {}} {130 0 0 0-4686 {}}} CYCLES {}}
set a(0-5822) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#18 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1170 LOC {0 1.0 19 0.24947124999999998 19 0.24947124999999998 19 0.24947124999999998} PREDS {{259 0 0 0-5821 {}}} SUCCS {{259 0 0 0-5823 {}} {130 0 0 0-4686 {}}} CYCLES {}}
set a(0-5823) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-19:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1171 LOC {1 0.0645032 19 0.24947124999999998 19 0.24947124999999998 19 0.6501121491127013 19 0.6501121491127013} PREDS {{259 0 0 0-5822 {}} {258 0 0 0-4840 {}}} SUCCS {{259 0 0 0-5824 {}} {258 0 0 0-5826 {}} {130 0 0 0-4686 {}}} CYCLES {}}
set a(0-5824) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#71 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1172 LOC {1 0.46514419999999995 19 0.65011225 19 0.65011225 19 0.65011225} PREDS {{259 0 0 0-5823 {}}} SUCCS {{259 0 1.564 0-5825 {}} {130 0 0 0-4686 {}}} CYCLES {}}
set a(0-5825) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#18 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1173 LOC {1 1.0 19 0.877 19 1.0 20 0.254999875 20 0.254999875} PREDS {{259 0 1.564 0-5824 {}}} SUCCS {{258 0 0 0-4686 {}}} CYCLES {}}
set a(0-5826) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#9 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1174 LOC {1 0.46514419999999995 19 0.65011225 19 0.65011225 19 0.65011225} PREDS {{258 0 0 0-5823 {}}} SUCCS {{259 0 1.564 0-5827 {}} {130 0 0 0-4686 {}}} CYCLES {}}
set a(0-5827) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#18 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1175 LOC {1 1.0 19 0.877 19 1.0 20 0.254999875 20 0.254999875} PREDS {{259 0 1.564 0-5826 {}}} SUCCS {{258 0 0 0-4686 {}}} CYCLES {}}
set a(0-5828) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#19(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1176 LOC {20 0.0 20 1.0 20 1.0 20 1.0 20 1.0} PREDS {{128 0 0 0-5819 {}} {772 0 0 0-4686 {}}} SUCCS {{259 0 0 0-4686 {}}} CYCLES {}}
set a(0-5829) {AREA_SCORE {} NAME VEC_LOOP:j:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1177 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50402255} PREDS {{774 0 0 0-5874 {}}} SUCCS {{259 0 0 0-5830 {}} {130 0 0 0-5873 {}} {256 0 0 0-5874 {}}} CYCLES {}}
set a(0-5830) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(14:0))(13-1) TYPE READSLICE PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1178 LOC {0 1.0 1 0.0 1 0.0 5 0.50402255} PREDS {{259 0 0 0-5829 {}}} SUCCS {{258 0 0 0-5834 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5831) {AREA_SCORE {} NAME COMP_LOOP:k:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1179 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50402255} PREDS {} SUCCS {{259 0 0 0-5832 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5832) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#74 TYPE READSLICE PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1180 LOC {0 1.0 1 0.0 1 0.0 5 0.50402255} PREDS {{259 0 0 0-5831 {}}} SUCCS {{259 0 0 0-5833 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5833) {AREA_SCORE {} NAME VEC_LOOP:conc#53 TYPE CONCATENATE PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1181 LOC {0 1.0 1 0.50402255 1 0.50402255 5 0.50402255} PREDS {{259 0 0 0-5832 {}}} SUCCS {{259 0 0 0-5834 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5834) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {0.78 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1182 LOC {1 0.0 1 0.50402255 1 0.50402255 1 0.6012339634615385 5 0.6012339634615385} PREDS {{259 0 0 0-5833 {}} {258 0 0 0-5830 {}}} SUCCS {{258 0 0 0-5837 {}} {258 0 0 0-5860 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5835) {AREA_SCORE {} NAME VEC_LOOP:j:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1183 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.60123405} PREDS {{774 0 0 0-5874 {}}} SUCCS {{259 0 0 0-5836 {}} {130 0 0 0-5873 {}} {256 0 0 0-5874 {}}} CYCLES {}}
set a(0-5836) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(14:0))(0)#1 TYPE READSLICE PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1184 LOC {0 1.0 1 0.0 1 0.0 5 0.60123405} PREDS {{259 0 0 0-5835 {}}} SUCCS {{259 0 0 0-5837 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5837) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1185 LOC {1 0.09721149999999999 1 0.60123405 1 0.60123405 5 0.60123405} PREDS {{259 0 0 0-5836 {}} {258 0 0 0-5834 {}}} SUCCS {{259 0 1.955 0-5838 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5838) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#36 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1186 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-5837 {}} {774 0 1.955 0-5868 {}} {774 0 1.955 0-5861 {}}} SUCCS {{258 0 0 0-5853 {}} {256 0 0 0-5861 {}} {258 0 0 0-5863 {}} {256 0 0 0-5868 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5839) {AREA_SCORE {} NAME VEC_LOOP:j:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1187 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5874 {}}} SUCCS {{259 0 0 0-5840 {}} {130 0 0 0-5873 {}} {256 0 0 0-5874 {}}} CYCLES {}}
set a(0-5840) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(14:0))(13-0) TYPE READSLICE PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1188 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5839 {}}} SUCCS {{258 0 0 0-5845 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5841) {AREA_SCORE {} NAME COMP_LOOP:k:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1189 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5842 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5842) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#75 TYPE READSLICE PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1190 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5841 {}}} SUCCS {{259 0 0 0-5843 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5843) {AREA_SCORE {} NAME VEC_LOOP:conc#54 TYPE CONCATENATE PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1191 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-5842 {}}} SUCCS {{258 0 0 0-5845 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5844) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1192 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5845 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5845) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-19:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1193 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-5844 {}} {258 0 0 0-5843 {}} {258 0 0 0-5840 {}}} SUCCS {{259 0 1.955 0-5846 {}} {258 0 1.955 0-5868 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5846) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#37 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1194 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-5845 {}} {774 0 1.955 0-5868 {}} {774 0 1.955 0-5861 {}}} SUCCS {{259 0 0 0-5847 {}} {256 0 0 0-5861 {}} {256 0 0 0-5868 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5847) {AREA_SCORE {} NAME COMP_LOOP-19:mult.x TYPE {C-CORE PORT} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1195 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-5846 {}} {128 0 0 0-5851 {}}} SUCCS {{258 0 0 0-5851 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5848) {AREA_SCORE {} NAME COMP_LOOP-19:mult.y TYPE {C-CORE PORT} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1196 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5851 {}}} SUCCS {{258 0 0 0-5851 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5849) {AREA_SCORE {} NAME COMP_LOOP-19:mult.y_ TYPE {C-CORE PORT} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1197 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5851 {}}} SUCCS {{258 0 0 0-5851 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5850) {AREA_SCORE {} NAME COMP_LOOP-19:mult.p TYPE {C-CORE PORT} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1198 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5851 {}}} SUCCS {{259 0 0 0-5851 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5851) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-19:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1199 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-5850 {}} {258 0 0 0-5849 {}} {258 0 0 0-5848 {}} {258 0 0 0-5847 {}}} SUCCS {{128 0 0 0-5847 {}} {128 0 0 0-5848 {}} {128 0 0 0-5849 {}} {128 0 0 0-5850 {}} {259 0 0 0-5852 {}}} CYCLES {}}
set a(0-5852) {AREA_SCORE {} NAME COMP_LOOP-19:mult.return TYPE {C-CORE PORT} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1200 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-5851 {}}} SUCCS {{259 0 0 0-5853 {}} {258 0 0 0-5862 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5853) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-19:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1201 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-5852 {}} {258 0 0 0-5838 {}}} SUCCS {{259 0 0 0-5854 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5854) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.base TYPE {C-CORE PORT} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1202 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-5853 {}} {128 0 0 0-5856 {}}} SUCCS {{258 0 0 0-5856 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5855) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.m TYPE {C-CORE PORT} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1203 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5856 {}}} SUCCS {{259 0 0 0-5856 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5856) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-19:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1204 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-5855 {}} {258 0 0 0-5854 {}}} SUCCS {{128 0 0 0-5854 {}} {128 0 0 0-5855 {}} {259 0 0 0-5857 {}}} CYCLES {}}
set a(0-5857) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.return TYPE {C-CORE PORT} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1205 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5856 {}}} SUCCS {{258 0 1.955 0-5861 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5858) {AREA_SCORE {} NAME VEC_LOOP:j:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1206 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.60123405} PREDS {{774 0 0 0-5874 {}}} SUCCS {{259 0 0 0-5859 {}} {130 0 0 0-5873 {}} {256 0 0 0-5874 {}}} CYCLES {}}
set a(0-5859) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(14:0))(0) TYPE READSLICE PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1207 LOC {0 1.0 1 0.0 1 0.0 7 0.60123405} PREDS {{259 0 0 0-5858 {}}} SUCCS {{259 0 0 0-5860 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5860) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1208 LOC {1 0.09721149999999999 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5859 {}} {258 0 0 0-5834 {}}} SUCCS {{259 0 1.955 0-5861 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5861) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#36 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1209 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5861 {}} {259 0 1.955 0-5860 {}} {258 0 1.955 0-5857 {}} {256 0 0 0-5846 {}} {256 0 0 0-5838 {}} {774 0 0 0-5868 {}}} SUCCS {{774 0 1.955 0-5838 {}} {774 0 1.955 0-5846 {}} {774 0 0 0-5861 {}} {258 0 0 0-5868 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5862) {AREA_SCORE {} NAME COMP_LOOP-19:factor2:not TYPE NOT PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1210 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-5852 {}}} SUCCS {{259 0 0 0-5863 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5863) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-19:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1211 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5862 {}} {258 0 0 0-5838 {}}} SUCCS {{259 0 0 0-5864 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5864) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1212 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5863 {}} {128 0 0 0-5866 {}}} SUCCS {{258 0 0 0-5866 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5865) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1213 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5866 {}}} SUCCS {{259 0 0 0-5866 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5866) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-19:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1214 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5865 {}} {258 0 0 0-5864 {}}} SUCCS {{128 0 0 0-5864 {}} {128 0 0 0-5865 {}} {259 0 0 0-5867 {}}} CYCLES {}}
set a(0-5867) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1215 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5866 {}}} SUCCS {{259 0 1.955 0-5868 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5868) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#37 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1216 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5868 {}} {259 0 1.955 0-5867 {}} {258 0 0 0-5861 {}} {256 0 0 0-5846 {}} {258 0 1.955 0-5845 {}} {256 0 0 0-5838 {}}} SUCCS {{774 0 1.955 0-5838 {}} {774 0 1.955 0-5846 {}} {774 0 0 0-5861 {}} {774 0 0 0-5868 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5869) {AREA_SCORE {} NAME VEC_LOOP:j:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1217 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5874 {}}} SUCCS {{259 0 0 0-5870 {}} {130 0 0 0-5873 {}} {256 0 0 0-5874 {}}} CYCLES {}}
set a(0-5870) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(14:0))(13-0)#1 TYPE READSLICE PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1218 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5869 {}}} SUCCS {{259 0 0 0-5871 {}} {130 0 0 0-5873 {}}} CYCLES {}}
set a(0-5871) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-19:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1219 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5870 {}}} SUCCS {{259 0 0 0-5872 {}} {130 0 0 0-5873 {}} {258 0 0 0-5874 {}}} CYCLES {}}
set a(0-5872) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(14:0))(14) TYPE READSLICE PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1220 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5871 {}}} SUCCS {{259 0 0 0-5873 {}}} CYCLES {}}
set a(0-5873) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4686 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1221 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5872 {}} {130 0 0 0-5871 {}} {130 0 0 0-5870 {}} {130 0 0 0-5869 {}} {130 0 0 0-5868 {}} {130 0 0 0-5867 {}} {130 0 0 0-5865 {}} {130 0 0 0-5864 {}} {130 0 0 0-5863 {}} {130 0 0 0-5862 {}} {130 0 0 0-5861 {}} {130 0 0 0-5860 {}} {130 0 0 0-5859 {}} {130 0 0 0-5858 {}} {130 0 0 0-5857 {}} {130 0 0 0-5855 {}} {130 0 0 0-5854 {}} {130 0 0 0-5853 {}} {130 0 0 0-5852 {}} {130 0 0 0-5850 {}} {130 0 0 0-5849 {}} {130 0 0 0-5848 {}} {130 0 0 0-5847 {}} {130 0 0 0-5846 {}} {130 0 0 0-5845 {}} {130 0 0 0-5844 {}} {130 0 0 0-5843 {}} {130 0 0 0-5842 {}} {130 0 0 0-5841 {}} {130 0 0 0-5840 {}} {130 0 0 0-5839 {}} {130 0 0 0-5838 {}} {130 0 0 0-5837 {}} {130 0 0 0-5836 {}} {130 0 0 0-5835 {}} {130 0 0 0-5834 {}} {130 0 0 0-5833 {}} {130 0 0 0-5832 {}} {130 0 0 0-5831 {}} {130 0 0 0-5830 {}} {130 0 0 0-5829 {}}} SUCCS {{129 0 0 0-5874 {}}} CYCLES {}}
set a(0-5874) {AREA_SCORE {} NAME asn(VEC_LOOP:j#19(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4686 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5874 {}} {129 0 0 0-5873 {}} {258 0 0 0-5871 {}} {256 0 0 0-5869 {}} {256 0 0 0-5858 {}} {256 0 0 0-5839 {}} {256 0 0 0-5835 {}} {256 0 0 0-5829 {}}} SUCCS {{774 0 0 0-5829 {}} {774 0 0 0-5835 {}} {774 0 0 0-5839 {}} {774 0 0 0-5858 {}} {774 0 0 0-5869 {}} {772 0 0 0-5874 {}}} CYCLES {}}
set a(0-4686) {CHI {0-5829 0-5830 0-5831 0-5832 0-5833 0-5834 0-5835 0-5836 0-5837 0-5838 0-5839 0-5840 0-5841 0-5842 0-5843 0-5844 0-5845 0-5846 0-5847 0-5848 0-5849 0-5850 0-5851 0-5852 0-5853 0-5854 0-5855 0-5856 0-5857 0-5858 0-5859 0-5860 0-5861 0-5862 0-5863 0-5864 0-5865 0-5866 0-5867 0-5868 0-5869 0-5870 0-5871 0-5872 0-5873 0-5874} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-19:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1222 LOC {20 1.0 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-5828 {}} {258 0 0 0-5827 {}} {130 0 0 0-5826 {}} {258 0 0 0-5825 {}} {130 0 0 0-5824 {}} {130 0 0 0-5823 {}} {130 0 0 0-5822 {}} {130 0 0 0-5821 {}} {130 0 0 0-5820 {}} {64 0 0 0-5819 {}} {64 0 0 0-4685 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-5828 {}} {131 0 0 0-5875 {}} {130 0 0 0-5876 {}} {130 0 0 0-5877 {}} {130 0 0 0-5878 {}} {130 0 0 0-5879 {}} {130 0 0 0-5880 {}} {130 0 0 0-5881 {}} {130 0 0 0-5882 {}} {130 0 0 0-5883 {}} {130 0 0 0-5884 {}} {64 0 0 0-4687 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5875) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-3)#2 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1223 LOC {20 1.0 21 0.9027885 21 0.9027885 21 0.9027885} PREDS {{131 0 0 0-4686 {}}} SUCCS {{259 0 0 0-5876 {}} {130 0 0 0-5884 {}}} CYCLES {}}
set a(0-5876) {AREA_SCORE {} NAME COMP_LOOP-20:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1224 LOC {20 1.0 21 0.9027885 21 0.9027885 21 0.9027885} PREDS {{259 0 0 0-5875 {}} {130 0 0 0-4686 {}}} SUCCS {{259 0 0 0-5877 {}} {130 0 0 0-5884 {}}} CYCLES {}}
set a(0-5877) {AREA_SCORE {} NAME COMP_LOOP-20:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1225 LOC {20 1.0 21 0.9027885 21 0.9027885 21 0.9027885} PREDS {{259 0 0 0-5876 {}} {130 0 0 0-4686 {}}} SUCCS {{258 0 0 0-5881 {}} {130 0 0 0-5884 {}}} CYCLES {}}
set a(0-5878) {AREA_SCORE {} NAME COMP_LOOP:k:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1226 LOC {20 1.0 21 0.0 21 0.0 21 0.0 21 0.9027885} PREDS {{130 0 0 0-4686 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5879 {}} {130 0 0 0-5884 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5879) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#76 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1227 LOC {20 1.0 21 0.0 21 0.0 21 0.9027885} PREDS {{259 0 0 0-5878 {}} {130 0 0 0-4686 {}}} SUCCS {{259 0 0 0-5880 {}} {130 0 0 0-5884 {}}} CYCLES {}}
set a(0-5880) {AREA_SCORE {} NAME COMP_LOOP:conc#57 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1228 LOC {20 1.0 21 0.9027885 21 0.9027885 21 0.9027885} PREDS {{259 0 0 0-5879 {}} {130 0 0 0-4686 {}}} SUCCS {{259 0 0 0-5881 {}} {130 0 0 0-5884 {}}} CYCLES {}}
set a(0-5881) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME COMP_LOOP:acc#5 TYPE ACCU DELAY {0.78 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1229 LOC {21 0.0 21 0.9027885 21 0.9027885 21 0.9999999134615385 21 0.9999999134615385} PREDS {{259 0 0 0-5880 {}} {258 0 0 0-5877 {}} {130 0 0 0-4686 {}}} SUCCS {{259 0 0 0-5882 {}} {130 0 0 0-5884 {}}} CYCLES {}}
set a(0-5882) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#5)(12) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1230 LOC {21 0.09721149999999999 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-5881 {}} {130 0 0 0-4686 {}}} SUCCS {{259 0 0 0-5883 {}} {130 0 0 0-5884 {}}} CYCLES {}}
set a(0-5883) {AREA_SCORE {} NAME COMP_LOOP-20:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1231 LOC {21 0.09721149999999999 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-5882 {}} {130 0 0 0-4686 {}}} SUCCS {{259 0 0 0-5884 {}}} CYCLES {}}
set a(0-5884) {AREA_SCORE {} NAME COMP_LOOP-20:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1232 LOC {21 0.09721149999999999 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-5883 {}} {130 0 0 0-5882 {}} {130 0 0 0-5881 {}} {130 0 0 0-5880 {}} {130 0 0 0-5879 {}} {130 0 0 0-5878 {}} {130 0 0 0-5877 {}} {130 0 0 0-5876 {}} {130 0 0 0-5875 {}} {130 0 0 0-4686 {}}} SUCCS {{128 0 0 0-5891 {}} {64 0 0 0-4687 {}}} CYCLES {}}
set a(0-5885) {AREA_SCORE {} NAME COMP_LOOP:k:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1233 LOC {0 1.0 20 0.0 20 0.0 20 0.0 20 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5886 {}} {130 0 0 0-4687 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5886) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#77 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1234 LOC {0 1.0 20 0.0 20 0.0 20 0.24947124999999998} PREDS {{259 0 0 0-5885 {}}} SUCCS {{259 0 0 0-5887 {}} {130 0 0 0-4687 {}}} CYCLES {}}
set a(0-5887) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#19 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1235 LOC {0 1.0 20 0.24947124999999998 20 0.24947124999999998 20 0.24947124999999998} PREDS {{259 0 0 0-5886 {}}} SUCCS {{259 0 0 0-5888 {}} {130 0 0 0-4687 {}}} CYCLES {}}
set a(0-5888) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-20:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1236 LOC {1 0.0645032 20 0.24947124999999998 20 0.24947124999999998 20 0.6501121491127013 20 0.6501121491127013} PREDS {{259 0 0 0-5887 {}} {258 0 0 0-4782 {}}} SUCCS {{259 0 1.564 0-5889 {}} {258 0 1.564 0-5890 {}} {130 0 0 0-4687 {}}} CYCLES {}}
set a(0-5889) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#19 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1237 LOC {1 1.0 20 0.877 20 1.0 21 0.254999875 21 0.254999875} PREDS {{259 0 1.564 0-5888 {}}} SUCCS {{258 0 0 0-4687 {}}} CYCLES {}}
set a(0-5890) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#19 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1238 LOC {1 1.0 20 0.877 20 1.0 21 0.254999875 21 0.254999875} PREDS {{258 0 1.564 0-5888 {}}} SUCCS {{258 0 0 0-4687 {}}} CYCLES {}}
set a(0-5891) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#20(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1239 LOC {21 0.0 21 1.0 21 1.0 21 1.0 21 1.0} PREDS {{128 0 0 0-5884 {}} {772 0 0 0-4687 {}}} SUCCS {{259 0 0 0-4687 {}}} CYCLES {}}
set a(0-5892) {AREA_SCORE {} NAME VEC_LOOP:j:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1240 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {{774 0 0 0-5931 {}}} SUCCS {{259 0 0 0-5893 {}} {130 0 0 0-5930 {}} {256 0 0 0-5931 {}}} CYCLES {}}
set a(0-5893) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#20(14:0))(13-0) TYPE READSLICE PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1241 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-5892 {}}} SUCCS {{258 0 0 0-5897 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5894) {AREA_SCORE {} NAME COMP_LOOP:k:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1242 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {} SUCCS {{259 0 0 0-5895 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5895) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#78 TYPE READSLICE PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1243 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-5894 {}}} SUCCS {{259 0 0 0-5896 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5896) {AREA_SCORE {} NAME VEC_LOOP:conc#56 TYPE CONCATENATE PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1244 LOC {0 1.0 1 0.50342155 1 0.50342155 5 0.50342155} PREDS {{259 0 0 0-5895 {}}} SUCCS {{259 0 0 0-5897 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5897) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-20:VEC_LOOP:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1245 LOC {1 0.0 1 0.50342155 1 0.50342155 1 0.601233925 5 0.601233925} PREDS {{259 0 0 0-5896 {}} {258 0 0 0-5893 {}}} SUCCS {{259 0 1.955 0-5898 {}} {258 0 1.955 0-5918 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5898) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#38 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1246 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-5897 {}} {774 0 1.955 0-5925 {}} {774 0 1.955 0-5918 {}}} SUCCS {{258 0 0 0-5913 {}} {256 0 0 0-5918 {}} {258 0 0 0-5920 {}} {256 0 0 0-5925 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5899) {AREA_SCORE {} NAME VEC_LOOP:j:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1247 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5931 {}}} SUCCS {{259 0 0 0-5900 {}} {130 0 0 0-5930 {}} {256 0 0 0-5931 {}}} CYCLES {}}
set a(0-5900) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#20(14:0))(13-0)#1 TYPE READSLICE PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1248 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5899 {}}} SUCCS {{258 0 0 0-5905 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5901) {AREA_SCORE {} NAME COMP_LOOP:k:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1249 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5902 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5902) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#79 TYPE READSLICE PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1250 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5901 {}}} SUCCS {{259 0 0 0-5903 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5903) {AREA_SCORE {} NAME VEC_LOOP:conc#57 TYPE CONCATENATE PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1251 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-5902 {}}} SUCCS {{258 0 0 0-5905 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5904) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1252 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5905 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5905) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-20:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1253 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-5904 {}} {258 0 0 0-5903 {}} {258 0 0 0-5900 {}}} SUCCS {{259 0 1.955 0-5906 {}} {258 0 1.955 0-5925 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5906) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#39 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1254 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-5905 {}} {774 0 1.955 0-5925 {}} {774 0 1.955 0-5918 {}}} SUCCS {{259 0 0 0-5907 {}} {256 0 0 0-5918 {}} {256 0 0 0-5925 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5907) {AREA_SCORE {} NAME COMP_LOOP-20:mult.x TYPE {C-CORE PORT} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1255 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-5906 {}} {128 0 0 0-5911 {}}} SUCCS {{258 0 0 0-5911 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5908) {AREA_SCORE {} NAME COMP_LOOP-20:mult.y TYPE {C-CORE PORT} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1256 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5911 {}}} SUCCS {{258 0 0 0-5911 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5909) {AREA_SCORE {} NAME COMP_LOOP-20:mult.y_ TYPE {C-CORE PORT} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1257 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5911 {}}} SUCCS {{258 0 0 0-5911 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5910) {AREA_SCORE {} NAME COMP_LOOP-20:mult.p TYPE {C-CORE PORT} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1258 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5911 {}}} SUCCS {{259 0 0 0-5911 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5911) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-20:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1259 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-5910 {}} {258 0 0 0-5909 {}} {258 0 0 0-5908 {}} {258 0 0 0-5907 {}}} SUCCS {{128 0 0 0-5907 {}} {128 0 0 0-5908 {}} {128 0 0 0-5909 {}} {128 0 0 0-5910 {}} {259 0 0 0-5912 {}}} CYCLES {}}
set a(0-5912) {AREA_SCORE {} NAME COMP_LOOP-20:mult.return TYPE {C-CORE PORT} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1260 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-5911 {}}} SUCCS {{259 0 0 0-5913 {}} {258 0 0 0-5919 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5913) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1261 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-5912 {}} {258 0 0 0-5898 {}}} SUCCS {{259 0 0 0-5914 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5914) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.base TYPE {C-CORE PORT} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1262 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-5913 {}} {128 0 0 0-5916 {}}} SUCCS {{258 0 0 0-5916 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5915) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.m TYPE {C-CORE PORT} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1263 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5916 {}}} SUCCS {{259 0 0 0-5916 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5916) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-20:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1264 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-5915 {}} {258 0 0 0-5914 {}}} SUCCS {{128 0 0 0-5914 {}} {128 0 0 0-5915 {}} {259 0 0 0-5917 {}}} CYCLES {}}
set a(0-5917) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.return TYPE {C-CORE PORT} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1265 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5916 {}}} SUCCS {{259 0 1.955 0-5918 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5918) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#38 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1266 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5918 {}} {259 0 1.955 0-5917 {}} {256 0 0 0-5906 {}} {256 0 0 0-5898 {}} {258 0 1.955 0-5897 {}} {774 0 0 0-5925 {}}} SUCCS {{774 0 1.955 0-5898 {}} {774 0 1.955 0-5906 {}} {774 0 0 0-5918 {}} {258 0 0 0-5925 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5919) {AREA_SCORE {} NAME COMP_LOOP-20:factor2:not TYPE NOT PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1267 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-5912 {}}} SUCCS {{259 0 0 0-5920 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5920) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1268 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5919 {}} {258 0 0 0-5898 {}}} SUCCS {{259 0 0 0-5921 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5921) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1269 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5920 {}} {128 0 0 0-5923 {}}} SUCCS {{258 0 0 0-5923 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5922) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1270 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5923 {}}} SUCCS {{259 0 0 0-5923 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5923) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-20:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1271 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5922 {}} {258 0 0 0-5921 {}}} SUCCS {{128 0 0 0-5921 {}} {128 0 0 0-5922 {}} {259 0 0 0-5924 {}}} CYCLES {}}
set a(0-5924) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1272 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5923 {}}} SUCCS {{259 0 1.955 0-5925 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5925) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#39 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1273 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5925 {}} {259 0 1.955 0-5924 {}} {258 0 0 0-5918 {}} {256 0 0 0-5906 {}} {258 0 1.955 0-5905 {}} {256 0 0 0-5898 {}}} SUCCS {{774 0 1.955 0-5898 {}} {774 0 1.955 0-5906 {}} {774 0 0 0-5918 {}} {774 0 0 0-5925 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5926) {AREA_SCORE {} NAME VEC_LOOP:j:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1274 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5931 {}}} SUCCS {{259 0 0 0-5927 {}} {130 0 0 0-5930 {}} {256 0 0 0-5931 {}}} CYCLES {}}
set a(0-5927) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#20(14:0))(13-0)#2 TYPE READSLICE PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1275 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5926 {}}} SUCCS {{259 0 0 0-5928 {}} {130 0 0 0-5930 {}}} CYCLES {}}
set a(0-5928) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-20:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1276 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5927 {}}} SUCCS {{259 0 0 0-5929 {}} {130 0 0 0-5930 {}} {258 0 0 0-5931 {}}} CYCLES {}}
set a(0-5929) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#20(14:0))(14) TYPE READSLICE PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1277 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5928 {}}} SUCCS {{259 0 0 0-5930 {}}} CYCLES {}}
set a(0-5930) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4687 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1278 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5929 {}} {130 0 0 0-5928 {}} {130 0 0 0-5927 {}} {130 0 0 0-5926 {}} {130 0 0 0-5925 {}} {130 0 0 0-5924 {}} {130 0 0 0-5922 {}} {130 0 0 0-5921 {}} {130 0 0 0-5920 {}} {130 0 0 0-5919 {}} {130 0 0 0-5918 {}} {130 0 0 0-5917 {}} {130 0 0 0-5915 {}} {130 0 0 0-5914 {}} {130 0 0 0-5913 {}} {130 0 0 0-5912 {}} {130 0 0 0-5910 {}} {130 0 0 0-5909 {}} {130 0 0 0-5908 {}} {130 0 0 0-5907 {}} {130 0 0 0-5906 {}} {130 0 0 0-5905 {}} {130 0 0 0-5904 {}} {130 0 0 0-5903 {}} {130 0 0 0-5902 {}} {130 0 0 0-5901 {}} {130 0 0 0-5900 {}} {130 0 0 0-5899 {}} {130 0 0 0-5898 {}} {130 0 0 0-5897 {}} {130 0 0 0-5896 {}} {130 0 0 0-5895 {}} {130 0 0 0-5894 {}} {130 0 0 0-5893 {}} {130 0 0 0-5892 {}}} SUCCS {{129 0 0 0-5931 {}}} CYCLES {}}
set a(0-5931) {AREA_SCORE {} NAME asn(VEC_LOOP:j#20(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4687 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5931 {}} {129 0 0 0-5930 {}} {258 0 0 0-5928 {}} {256 0 0 0-5926 {}} {256 0 0 0-5899 {}} {256 0 0 0-5892 {}}} SUCCS {{774 0 0 0-5892 {}} {774 0 0 0-5899 {}} {774 0 0 0-5926 {}} {772 0 0 0-5931 {}}} CYCLES {}}
set a(0-4687) {CHI {0-5892 0-5893 0-5894 0-5895 0-5896 0-5897 0-5898 0-5899 0-5900 0-5901 0-5902 0-5903 0-5904 0-5905 0-5906 0-5907 0-5908 0-5909 0-5910 0-5911 0-5912 0-5913 0-5914 0-5915 0-5916 0-5917 0-5918 0-5919 0-5920 0-5921 0-5922 0-5923 0-5924 0-5925 0-5926 0-5927 0-5928 0-5929 0-5930 0-5931} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-20:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1279 LOC {21 1.0 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-5891 {}} {258 0 0 0-5890 {}} {258 0 0 0-5889 {}} {130 0 0 0-5888 {}} {130 0 0 0-5887 {}} {130 0 0 0-5886 {}} {130 0 0 0-5885 {}} {64 0 0 0-5884 {}} {64 0 0 0-4686 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-5891 {}} {131 0 0 0-5932 {}} {130 0 0 0-5933 {}} {130 0 0 0-5934 {}} {130 0 0 0-5935 {}} {130 0 0 0-5936 {}} {130 0 0 0-5937 {}} {130 0 0 0-5938 {}} {130 0 0 0-5939 {}} {130 0 0 0-5940 {}} {130 0 0 0-5941 {}} {64 0 0 0-4688 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5932) {AREA_SCORE {} NAME COMP_LOOP-21:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1280 LOC {21 1.0 22 0.90158655 22 0.90158655 22 0.90158655} PREDS {{131 0 0 0-4687 {}}} SUCCS {{259 0 0 0-5933 {}} {130 0 0 0-5941 {}}} CYCLES {}}
set a(0-5933) {AREA_SCORE {} NAME COMP_LOOP-21:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1281 LOC {21 1.0 22 0.90158655 22 0.90158655 22 0.90158655} PREDS {{259 0 0 0-5932 {}} {130 0 0 0-4687 {}}} SUCCS {{259 0 0 0-5934 {}} {130 0 0 0-5941 {}}} CYCLES {}}
set a(0-5934) {AREA_SCORE {} NAME COMP_LOOP-21:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1282 LOC {21 1.0 22 0.90158655 22 0.90158655 22 0.90158655} PREDS {{259 0 0 0-5933 {}} {130 0 0 0-4687 {}}} SUCCS {{258 0 0 0-5938 {}} {130 0 0 0-5941 {}}} CYCLES {}}
set a(0-5935) {AREA_SCORE {} NAME COMP_LOOP:k:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1283 LOC {21 1.0 22 0.0 22 0.0 22 0.0 22 0.90158655} PREDS {{130 0 0 0-4687 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5936 {}} {130 0 0 0-5941 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5936) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#80 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1284 LOC {21 1.0 22 0.0 22 0.0 22 0.90158655} PREDS {{259 0 0 0-5935 {}} {130 0 0 0-4687 {}}} SUCCS {{259 0 0 0-5937 {}} {130 0 0 0-5941 {}}} CYCLES {}}
set a(0-5937) {AREA_SCORE {} NAME COMP_LOOP:conc#60 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1285 LOC {21 1.0 22 0.90158655 22 0.90158655 22 0.90158655} PREDS {{259 0 0 0-5936 {}} {130 0 0 0-4687 {}}} SUCCS {{259 0 0 0-5938 {}} {130 0 0 0-5941 {}}} CYCLES {}}
set a(0-5938) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-21:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1286 LOC {22 0.0 22 0.90158655 22 0.90158655 22 0.9999998865384615 22 0.9999998865384615} PREDS {{259 0 0 0-5937 {}} {258 0 0 0-5934 {}} {130 0 0 0-4687 {}}} SUCCS {{259 0 0 0-5939 {}} {130 0 0 0-5941 {}}} CYCLES {}}
set a(0-5939) {AREA_SCORE {} NAME COMP_LOOP-21:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1287 LOC {22 0.09841345 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-5938 {}} {130 0 0 0-4687 {}}} SUCCS {{259 0 0 0-5940 {}} {130 0 0 0-5941 {}}} CYCLES {}}
set a(0-5940) {AREA_SCORE {} NAME COMP_LOOP-21:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1288 LOC {22 0.09841345 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-5939 {}} {130 0 0 0-4687 {}}} SUCCS {{259 0 0 0-5941 {}}} CYCLES {}}
set a(0-5941) {AREA_SCORE {} NAME COMP_LOOP-21:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1289 LOC {22 0.09841345 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-5940 {}} {130 0 0 0-5939 {}} {130 0 0 0-5938 {}} {130 0 0 0-5937 {}} {130 0 0 0-5936 {}} {130 0 0 0-5935 {}} {130 0 0 0-5934 {}} {130 0 0 0-5933 {}} {130 0 0 0-5932 {}} {130 0 0 0-4687 {}}} SUCCS {{128 0 0 0-5950 {}} {64 0 0 0-4688 {}}} CYCLES {}}
set a(0-5942) {AREA_SCORE {} NAME COMP_LOOP:k:asn#80 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1290 LOC {0 1.0 21 0.0 21 0.0 21 0.0 21 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-5943 {}} {130 0 0 0-4688 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5943) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#81 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1291 LOC {0 1.0 21 0.0 21 0.0 21 0.24947124999999998} PREDS {{259 0 0 0-5942 {}}} SUCCS {{259 0 0 0-5944 {}} {130 0 0 0-4688 {}}} CYCLES {}}
set a(0-5944) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#20 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1292 LOC {0 1.0 21 0.24947124999999998 21 0.24947124999999998 21 0.24947124999999998} PREDS {{259 0 0 0-5943 {}}} SUCCS {{259 0 0 0-5945 {}} {130 0 0 0-4688 {}}} CYCLES {}}
set a(0-5945) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-21:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1293 LOC {1 0.0645032 21 0.24947124999999998 21 0.24947124999999998 21 0.6501121491127013 21 0.6501121491127013} PREDS {{259 0 0 0-5944 {}} {258 0 0 0-4963 {}}} SUCCS {{259 0 0 0-5946 {}} {258 0 0 0-5948 {}} {130 0 0 0-4688 {}}} CYCLES {}}
set a(0-5946) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#72 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1294 LOC {1 0.46514419999999995 21 0.65011225 21 0.65011225 21 0.65011225} PREDS {{259 0 0 0-5945 {}}} SUCCS {{259 0 1.564 0-5947 {}} {130 0 0 0-4688 {}}} CYCLES {}}
set a(0-5947) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#20 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1295 LOC {1 1.0 21 0.877 21 1.0 22 0.254999875 22 0.254999875} PREDS {{259 0 1.564 0-5946 {}}} SUCCS {{258 0 0 0-4688 {}}} CYCLES {}}
set a(0-5948) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#10 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1296 LOC {1 0.46514419999999995 21 0.65011225 21 0.65011225 21 0.65011225} PREDS {{258 0 0 0-5945 {}}} SUCCS {{259 0 1.564 0-5949 {}} {130 0 0 0-4688 {}}} CYCLES {}}
set a(0-5949) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#20 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1297 LOC {1 1.0 21 0.877 21 1.0 22 0.254999875 22 0.254999875} PREDS {{259 0 1.564 0-5948 {}}} SUCCS {{258 0 0 0-4688 {}}} CYCLES {}}
set a(0-5950) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#21(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1298 LOC {22 0.0 22 1.0 22 1.0 22 1.0 22 1.0} PREDS {{128 0 0 0-5941 {}} {772 0 0 0-4688 {}}} SUCCS {{259 0 0 0-4688 {}}} CYCLES {}}
set a(0-5951) {AREA_SCORE {} NAME VEC_LOOP:j:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1299 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5046235} PREDS {{774 0 0 0-5996 {}}} SUCCS {{259 0 0 0-5952 {}} {130 0 0 0-5995 {}} {256 0 0 0-5996 {}}} CYCLES {}}
set a(0-5952) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(14:0))(13-2) TYPE READSLICE PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1300 LOC {0 1.0 1 0.0 1 0.0 5 0.5046235} PREDS {{259 0 0 0-5951 {}}} SUCCS {{258 0 0 0-5956 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5953) {AREA_SCORE {} NAME COMP_LOOP:k:asn#81 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1301 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5046235} PREDS {} SUCCS {{259 0 0 0-5954 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5954) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#82 TYPE READSLICE PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1302 LOC {0 1.0 1 0.0 1 0.0 5 0.5046235} PREDS {{259 0 0 0-5953 {}}} SUCCS {{259 0 0 0-5955 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5955) {AREA_SCORE {} NAME VEC_LOOP:conc#59 TYPE CONCATENATE PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1303 LOC {0 1.0 1 0.5046235 1 0.5046235 5 0.5046235} PREDS {{259 0 0 0-5954 {}}} SUCCS {{259 0 0 0-5956 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5956) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {0.77 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1304 LOC {1 0.0 1 0.5046235 1 0.5046235 1 0.6012339519230769 5 0.6012339519230769} PREDS {{259 0 0 0-5955 {}} {258 0 0 0-5952 {}}} SUCCS {{258 0 0 0-5959 {}} {258 0 0 0-5982 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5957) {AREA_SCORE {} NAME VEC_LOOP:j:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1305 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.60123405} PREDS {{774 0 0 0-5996 {}}} SUCCS {{259 0 0 0-5958 {}} {130 0 0 0-5995 {}} {256 0 0 0-5996 {}}} CYCLES {}}
set a(0-5958) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(14:0))(1-0)#1 TYPE READSLICE PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1306 LOC {0 1.0 1 0.0 1 0.0 5 0.60123405} PREDS {{259 0 0 0-5957 {}}} SUCCS {{259 0 0 0-5959 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5959) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1307 LOC {1 0.09661054999999999 1 0.60123405 1 0.60123405 5 0.60123405} PREDS {{259 0 0 0-5958 {}} {258 0 0 0-5956 {}}} SUCCS {{259 0 1.955 0-5960 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5960) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#40 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1308 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-5959 {}} {774 0 1.955 0-5990 {}} {774 0 1.955 0-5983 {}}} SUCCS {{258 0 0 0-5975 {}} {256 0 0 0-5983 {}} {258 0 0 0-5985 {}} {256 0 0 0-5990 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5961) {AREA_SCORE {} NAME VEC_LOOP:j:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1309 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-5996 {}}} SUCCS {{259 0 0 0-5962 {}} {130 0 0 0-5995 {}} {256 0 0 0-5996 {}}} CYCLES {}}
set a(0-5962) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(14:0))(13-0) TYPE READSLICE PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1310 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5961 {}}} SUCCS {{258 0 0 0-5967 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5963) {AREA_SCORE {} NAME COMP_LOOP:k:asn#82 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1311 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5964 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5964) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#83 TYPE READSLICE PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1312 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-5963 {}}} SUCCS {{259 0 0 0-5965 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5965) {AREA_SCORE {} NAME VEC_LOOP:conc#60 TYPE CONCATENATE PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1313 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-5964 {}}} SUCCS {{258 0 0 0-5967 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5966) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1314 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-5967 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5967) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-21:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1315 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-5966 {}} {258 0 0 0-5965 {}} {258 0 0 0-5962 {}}} SUCCS {{259 0 1.955 0-5968 {}} {258 0 1.955 0-5990 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5968) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#41 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1316 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-5967 {}} {774 0 1.955 0-5990 {}} {774 0 1.955 0-5983 {}}} SUCCS {{259 0 0 0-5969 {}} {256 0 0 0-5983 {}} {256 0 0 0-5990 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5969) {AREA_SCORE {} NAME COMP_LOOP-21:mult.x TYPE {C-CORE PORT} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1317 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-5968 {}} {128 0 0 0-5973 {}}} SUCCS {{258 0 0 0-5973 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5970) {AREA_SCORE {} NAME COMP_LOOP-21:mult.y TYPE {C-CORE PORT} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1318 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5973 {}}} SUCCS {{258 0 0 0-5973 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5971) {AREA_SCORE {} NAME COMP_LOOP-21:mult.y_ TYPE {C-CORE PORT} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1319 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5973 {}}} SUCCS {{258 0 0 0-5973 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5972) {AREA_SCORE {} NAME COMP_LOOP-21:mult.p TYPE {C-CORE PORT} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1320 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-5973 {}}} SUCCS {{259 0 0 0-5973 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5973) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-21:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1321 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-5972 {}} {258 0 0 0-5971 {}} {258 0 0 0-5970 {}} {258 0 0 0-5969 {}}} SUCCS {{128 0 0 0-5969 {}} {128 0 0 0-5970 {}} {128 0 0 0-5971 {}} {128 0 0 0-5972 {}} {259 0 0 0-5974 {}}} CYCLES {}}
set a(0-5974) {AREA_SCORE {} NAME COMP_LOOP-21:mult.return TYPE {C-CORE PORT} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1322 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-5973 {}}} SUCCS {{259 0 0 0-5975 {}} {258 0 0 0-5984 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5975) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-21:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1323 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-5974 {}} {258 0 0 0-5960 {}}} SUCCS {{259 0 0 0-5976 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5976) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.base TYPE {C-CORE PORT} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1324 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-5975 {}} {128 0 0 0-5978 {}}} SUCCS {{258 0 0 0-5978 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5977) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.m TYPE {C-CORE PORT} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1325 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-5978 {}}} SUCCS {{259 0 0 0-5978 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5978) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-21:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1326 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-5977 {}} {258 0 0 0-5976 {}}} SUCCS {{128 0 0 0-5976 {}} {128 0 0 0-5977 {}} {259 0 0 0-5979 {}}} CYCLES {}}
set a(0-5979) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.return TYPE {C-CORE PORT} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1327 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5978 {}}} SUCCS {{258 0 1.955 0-5983 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5980) {AREA_SCORE {} NAME VEC_LOOP:j:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1328 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.60123405} PREDS {{774 0 0 0-5996 {}}} SUCCS {{259 0 0 0-5981 {}} {130 0 0 0-5995 {}} {256 0 0 0-5996 {}}} CYCLES {}}
set a(0-5981) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(14:0))(1-0) TYPE READSLICE PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1329 LOC {0 1.0 1 0.0 1 0.0 7 0.60123405} PREDS {{259 0 0 0-5980 {}}} SUCCS {{259 0 0 0-5982 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5982) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1330 LOC {1 0.09661054999999999 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-5981 {}} {258 0 0 0-5956 {}}} SUCCS {{259 0 1.955 0-5983 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5983) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#40 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1331 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-5983 {}} {259 0 1.955 0-5982 {}} {258 0 1.955 0-5979 {}} {256 0 0 0-5968 {}} {256 0 0 0-5960 {}} {774 0 0 0-5990 {}}} SUCCS {{774 0 1.955 0-5960 {}} {774 0 1.955 0-5968 {}} {774 0 0 0-5983 {}} {258 0 0 0-5990 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5984) {AREA_SCORE {} NAME COMP_LOOP-21:factor2:not TYPE NOT PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1332 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-5974 {}}} SUCCS {{259 0 0 0-5985 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5985) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-21:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1333 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-5984 {}} {258 0 0 0-5960 {}}} SUCCS {{259 0 0 0-5986 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5986) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1334 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-5985 {}} {128 0 0 0-5988 {}}} SUCCS {{258 0 0 0-5988 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5987) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1335 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-5988 {}}} SUCCS {{259 0 0 0-5988 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5988) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-21:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1336 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-5987 {}} {258 0 0 0-5986 {}}} SUCCS {{128 0 0 0-5986 {}} {128 0 0 0-5987 {}} {259 0 0 0-5989 {}}} CYCLES {}}
set a(0-5989) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1337 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-5988 {}}} SUCCS {{259 0 1.955 0-5990 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5990) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#41 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1338 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-5990 {}} {259 0 1.955 0-5989 {}} {258 0 0 0-5983 {}} {256 0 0 0-5968 {}} {258 0 1.955 0-5967 {}} {256 0 0 0-5960 {}}} SUCCS {{774 0 1.955 0-5960 {}} {774 0 1.955 0-5968 {}} {774 0 0 0-5983 {}} {774 0 0 0-5990 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5991) {AREA_SCORE {} NAME VEC_LOOP:j:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1339 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-5996 {}}} SUCCS {{259 0 0 0-5992 {}} {130 0 0 0-5995 {}} {256 0 0 0-5996 {}}} CYCLES {}}
set a(0-5992) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(14:0))(13-0)#1 TYPE READSLICE PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1340 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-5991 {}}} SUCCS {{259 0 0 0-5993 {}} {130 0 0 0-5995 {}}} CYCLES {}}
set a(0-5993) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-21:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1341 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-5992 {}}} SUCCS {{259 0 0 0-5994 {}} {130 0 0 0-5995 {}} {258 0 0 0-5996 {}}} CYCLES {}}
set a(0-5994) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(14:0))(14) TYPE READSLICE PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1342 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5993 {}}} SUCCS {{259 0 0 0-5995 {}}} CYCLES {}}
set a(0-5995) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4688 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1343 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-5994 {}} {130 0 0 0-5993 {}} {130 0 0 0-5992 {}} {130 0 0 0-5991 {}} {130 0 0 0-5990 {}} {130 0 0 0-5989 {}} {130 0 0 0-5987 {}} {130 0 0 0-5986 {}} {130 0 0 0-5985 {}} {130 0 0 0-5984 {}} {130 0 0 0-5983 {}} {130 0 0 0-5982 {}} {130 0 0 0-5981 {}} {130 0 0 0-5980 {}} {130 0 0 0-5979 {}} {130 0 0 0-5977 {}} {130 0 0 0-5976 {}} {130 0 0 0-5975 {}} {130 0 0 0-5974 {}} {130 0 0 0-5972 {}} {130 0 0 0-5971 {}} {130 0 0 0-5970 {}} {130 0 0 0-5969 {}} {130 0 0 0-5968 {}} {130 0 0 0-5967 {}} {130 0 0 0-5966 {}} {130 0 0 0-5965 {}} {130 0 0 0-5964 {}} {130 0 0 0-5963 {}} {130 0 0 0-5962 {}} {130 0 0 0-5961 {}} {130 0 0 0-5960 {}} {130 0 0 0-5959 {}} {130 0 0 0-5958 {}} {130 0 0 0-5957 {}} {130 0 0 0-5956 {}} {130 0 0 0-5955 {}} {130 0 0 0-5954 {}} {130 0 0 0-5953 {}} {130 0 0 0-5952 {}} {130 0 0 0-5951 {}}} SUCCS {{129 0 0 0-5996 {}}} CYCLES {}}
set a(0-5996) {AREA_SCORE {} NAME asn(VEC_LOOP:j#21(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4688 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-5996 {}} {129 0 0 0-5995 {}} {258 0 0 0-5993 {}} {256 0 0 0-5991 {}} {256 0 0 0-5980 {}} {256 0 0 0-5961 {}} {256 0 0 0-5957 {}} {256 0 0 0-5951 {}}} SUCCS {{774 0 0 0-5951 {}} {774 0 0 0-5957 {}} {774 0 0 0-5961 {}} {774 0 0 0-5980 {}} {774 0 0 0-5991 {}} {772 0 0 0-5996 {}}} CYCLES {}}
set a(0-4688) {CHI {0-5951 0-5952 0-5953 0-5954 0-5955 0-5956 0-5957 0-5958 0-5959 0-5960 0-5961 0-5962 0-5963 0-5964 0-5965 0-5966 0-5967 0-5968 0-5969 0-5970 0-5971 0-5972 0-5973 0-5974 0-5975 0-5976 0-5977 0-5978 0-5979 0-5980 0-5981 0-5982 0-5983 0-5984 0-5985 0-5986 0-5987 0-5988 0-5989 0-5990 0-5991 0-5992 0-5993 0-5994 0-5995 0-5996} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-21:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1344 LOC {22 1.0 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-5950 {}} {258 0 0 0-5949 {}} {130 0 0 0-5948 {}} {258 0 0 0-5947 {}} {130 0 0 0-5946 {}} {130 0 0 0-5945 {}} {130 0 0 0-5944 {}} {130 0 0 0-5943 {}} {130 0 0 0-5942 {}} {64 0 0 0-5941 {}} {64 0 0 0-4687 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-5950 {}} {131 0 0 0-5997 {}} {130 0 0 0-5998 {}} {130 0 0 0-5999 {}} {130 0 0 0-6000 {}} {130 0 0 0-6001 {}} {130 0 0 0-6002 {}} {130 0 0 0-6003 {}} {130 0 0 0-6004 {}} {130 0 0 0-6005 {}} {130 0 0 0-6006 {}} {64 0 0 0-4689 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-5997) {AREA_SCORE {} NAME COMP_LOOP-22:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1345 LOC {22 1.0 23 0.90158655 23 0.90158655 23 0.90158655} PREDS {{131 0 0 0-4688 {}}} SUCCS {{259 0 0 0-5998 {}} {130 0 0 0-6006 {}}} CYCLES {}}
set a(0-5998) {AREA_SCORE {} NAME COMP_LOOP-22:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1346 LOC {22 1.0 23 0.90158655 23 0.90158655 23 0.90158655} PREDS {{259 0 0 0-5997 {}} {130 0 0 0-4688 {}}} SUCCS {{259 0 0 0-5999 {}} {130 0 0 0-6006 {}}} CYCLES {}}
set a(0-5999) {AREA_SCORE {} NAME COMP_LOOP-22:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1347 LOC {22 1.0 23 0.90158655 23 0.90158655 23 0.90158655} PREDS {{259 0 0 0-5998 {}} {130 0 0 0-4688 {}}} SUCCS {{258 0 0 0-6003 {}} {130 0 0 0-6006 {}}} CYCLES {}}
set a(0-6000) {AREA_SCORE {} NAME COMP_LOOP:k:asn#83 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1348 LOC {22 1.0 23 0.0 23 0.0 23 0.0 23 0.90158655} PREDS {{130 0 0 0-4688 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6001 {}} {130 0 0 0-6006 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6001) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#84 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1349 LOC {22 1.0 23 0.0 23 0.0 23 0.90158655} PREDS {{259 0 0 0-6000 {}} {130 0 0 0-4688 {}}} SUCCS {{259 0 0 0-6002 {}} {130 0 0 0-6006 {}}} CYCLES {}}
set a(0-6002) {AREA_SCORE {} NAME COMP_LOOP:conc#63 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1350 LOC {22 1.0 23 0.90158655 23 0.90158655 23 0.90158655} PREDS {{259 0 0 0-6001 {}} {130 0 0 0-4688 {}}} SUCCS {{259 0 0 0-6003 {}} {130 0 0 0-6006 {}}} CYCLES {}}
set a(0-6003) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-22:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1351 LOC {23 0.0 23 0.90158655 23 0.90158655 23 0.9999998865384615 23 0.9999998865384615} PREDS {{259 0 0 0-6002 {}} {258 0 0 0-5999 {}} {130 0 0 0-4688 {}}} SUCCS {{259 0 0 0-6004 {}} {130 0 0 0-6006 {}}} CYCLES {}}
set a(0-6004) {AREA_SCORE {} NAME COMP_LOOP-22:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1352 LOC {23 0.09841345 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-6003 {}} {130 0 0 0-4688 {}}} SUCCS {{259 0 0 0-6005 {}} {130 0 0 0-6006 {}}} CYCLES {}}
set a(0-6005) {AREA_SCORE {} NAME COMP_LOOP-22:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1353 LOC {23 0.09841345 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-6004 {}} {130 0 0 0-4688 {}}} SUCCS {{259 0 0 0-6006 {}}} CYCLES {}}
set a(0-6006) {AREA_SCORE {} NAME COMP_LOOP-22:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1354 LOC {23 0.09841345 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-6005 {}} {130 0 0 0-6004 {}} {130 0 0 0-6003 {}} {130 0 0 0-6002 {}} {130 0 0 0-6001 {}} {130 0 0 0-6000 {}} {130 0 0 0-5999 {}} {130 0 0 0-5998 {}} {130 0 0 0-5997 {}} {130 0 0 0-4688 {}}} SUCCS {{128 0 0 0-6013 {}} {64 0 0 0-4689 {}}} CYCLES {}}
set a(0-6007) {AREA_SCORE {} NAME COMP_LOOP:k:asn#84 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1355 LOC {0 1.0 22 0.0 22 0.0 22 0.0 22 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6008 {}} {130 0 0 0-4689 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6008) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#85 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1356 LOC {0 1.0 22 0.0 22 0.0 22 0.24947124999999998} PREDS {{259 0 0 0-6007 {}}} SUCCS {{259 0 0 0-6009 {}} {130 0 0 0-4689 {}}} CYCLES {}}
set a(0-6009) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#21 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1357 LOC {0 1.0 22 0.24947124999999998 22 0.24947124999999998 22 0.24947124999999998} PREDS {{259 0 0 0-6008 {}}} SUCCS {{259 0 0 0-6010 {}} {130 0 0 0-4689 {}}} CYCLES {}}
set a(0-6010) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-22:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1358 LOC {1 0.0645032 22 0.24947124999999998 22 0.24947124999999998 22 0.6501121491127013 22 0.6501121491127013} PREDS {{259 0 0 0-6009 {}} {258 0 0 0-4782 {}}} SUCCS {{259 0 1.564 0-6011 {}} {258 0 1.564 0-6012 {}} {130 0 0 0-4689 {}}} CYCLES {}}
set a(0-6011) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#21 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1359 LOC {1 1.0 22 0.877 22 1.0 23 0.254999875 23 0.254999875} PREDS {{259 0 1.564 0-6010 {}}} SUCCS {{258 0 0 0-4689 {}}} CYCLES {}}
set a(0-6012) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#21 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1360 LOC {1 1.0 22 0.877 22 1.0 23 0.254999875 23 0.254999875} PREDS {{258 0 1.564 0-6010 {}}} SUCCS {{258 0 0 0-4689 {}}} CYCLES {}}
set a(0-6013) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#22(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1361 LOC {23 0.0 23 1.0 23 1.0 23 1.0 23 1.0} PREDS {{128 0 0 0-6006 {}} {772 0 0 0-4689 {}}} SUCCS {{259 0 0 0-4689 {}}} CYCLES {}}
set a(0-6014) {AREA_SCORE {} NAME VEC_LOOP:j:asn#80 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1362 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {{774 0 0 0-6053 {}}} SUCCS {{259 0 0 0-6015 {}} {130 0 0 0-6052 {}} {256 0 0 0-6053 {}}} CYCLES {}}
set a(0-6015) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#22(14:0))(13-0) TYPE READSLICE PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1363 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-6014 {}}} SUCCS {{258 0 0 0-6019 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6016) {AREA_SCORE {} NAME COMP_LOOP:k:asn#85 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1364 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {} SUCCS {{259 0 0 0-6017 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6017) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#86 TYPE READSLICE PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1365 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-6016 {}}} SUCCS {{259 0 0 0-6018 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6018) {AREA_SCORE {} NAME VEC_LOOP:conc#62 TYPE CONCATENATE PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1366 LOC {0 1.0 1 0.50342155 1 0.50342155 5 0.50342155} PREDS {{259 0 0 0-6017 {}}} SUCCS {{259 0 0 0-6019 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6019) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-22:VEC_LOOP:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1367 LOC {1 0.0 1 0.50342155 1 0.50342155 1 0.601233925 5 0.601233925} PREDS {{259 0 0 0-6018 {}} {258 0 0 0-6015 {}}} SUCCS {{259 0 1.955 0-6020 {}} {258 0 1.955 0-6040 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6020) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#42 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1368 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-6019 {}} {774 0 1.955 0-6047 {}} {774 0 1.955 0-6040 {}}} SUCCS {{258 0 0 0-6035 {}} {256 0 0 0-6040 {}} {258 0 0 0-6042 {}} {256 0 0 0-6047 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6021) {AREA_SCORE {} NAME VEC_LOOP:j:asn#81 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1369 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-6053 {}}} SUCCS {{259 0 0 0-6022 {}} {130 0 0 0-6052 {}} {256 0 0 0-6053 {}}} CYCLES {}}
set a(0-6022) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#22(14:0))(13-0)#1 TYPE READSLICE PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1370 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6021 {}}} SUCCS {{258 0 0 0-6027 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6023) {AREA_SCORE {} NAME COMP_LOOP:k:asn#86 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1371 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6024 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6024) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#87 TYPE READSLICE PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1372 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6023 {}}} SUCCS {{259 0 0 0-6025 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6025) {AREA_SCORE {} NAME VEC_LOOP:conc#63 TYPE CONCATENATE PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1373 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-6024 {}}} SUCCS {{258 0 0 0-6027 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6026) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1374 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6027 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6027) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-22:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1375 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-6026 {}} {258 0 0 0-6025 {}} {258 0 0 0-6022 {}}} SUCCS {{259 0 1.955 0-6028 {}} {258 0 1.955 0-6047 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6028) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#43 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1376 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-6027 {}} {774 0 1.955 0-6047 {}} {774 0 1.955 0-6040 {}}} SUCCS {{259 0 0 0-6029 {}} {256 0 0 0-6040 {}} {256 0 0 0-6047 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6029) {AREA_SCORE {} NAME COMP_LOOP-22:mult.x TYPE {C-CORE PORT} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1377 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-6028 {}} {128 0 0 0-6033 {}}} SUCCS {{258 0 0 0-6033 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6030) {AREA_SCORE {} NAME COMP_LOOP-22:mult.y TYPE {C-CORE PORT} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1378 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6033 {}}} SUCCS {{258 0 0 0-6033 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6031) {AREA_SCORE {} NAME COMP_LOOP-22:mult.y_ TYPE {C-CORE PORT} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1379 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6033 {}}} SUCCS {{258 0 0 0-6033 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6032) {AREA_SCORE {} NAME COMP_LOOP-22:mult.p TYPE {C-CORE PORT} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1380 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6033 {}}} SUCCS {{259 0 0 0-6033 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6033) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-22:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1381 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-6032 {}} {258 0 0 0-6031 {}} {258 0 0 0-6030 {}} {258 0 0 0-6029 {}}} SUCCS {{128 0 0 0-6029 {}} {128 0 0 0-6030 {}} {128 0 0 0-6031 {}} {128 0 0 0-6032 {}} {259 0 0 0-6034 {}}} CYCLES {}}
set a(0-6034) {AREA_SCORE {} NAME COMP_LOOP-22:mult.return TYPE {C-CORE PORT} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1382 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-6033 {}}} SUCCS {{259 0 0 0-6035 {}} {258 0 0 0-6041 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6035) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1383 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-6034 {}} {258 0 0 0-6020 {}}} SUCCS {{259 0 0 0-6036 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6036) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.base TYPE {C-CORE PORT} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1384 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-6035 {}} {128 0 0 0-6038 {}}} SUCCS {{258 0 0 0-6038 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6037) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.m TYPE {C-CORE PORT} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1385 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-6038 {}}} SUCCS {{259 0 0 0-6038 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6038) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-22:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1386 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-6037 {}} {258 0 0 0-6036 {}}} SUCCS {{128 0 0 0-6036 {}} {128 0 0 0-6037 {}} {259 0 0 0-6039 {}}} CYCLES {}}
set a(0-6039) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.return TYPE {C-CORE PORT} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1387 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-6038 {}}} SUCCS {{259 0 1.955 0-6040 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6040) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#42 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1388 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-6040 {}} {259 0 1.955 0-6039 {}} {256 0 0 0-6028 {}} {256 0 0 0-6020 {}} {258 0 1.955 0-6019 {}} {774 0 0 0-6047 {}}} SUCCS {{774 0 1.955 0-6020 {}} {774 0 1.955 0-6028 {}} {774 0 0 0-6040 {}} {258 0 0 0-6047 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6041) {AREA_SCORE {} NAME COMP_LOOP-22:factor2:not TYPE NOT PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1389 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-6034 {}}} SUCCS {{259 0 0 0-6042 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6042) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1390 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-6041 {}} {258 0 0 0-6020 {}}} SUCCS {{259 0 0 0-6043 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6043) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1391 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-6042 {}} {128 0 0 0-6045 {}}} SUCCS {{258 0 0 0-6045 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6044) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1392 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-6045 {}}} SUCCS {{259 0 0 0-6045 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6045) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-22:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1393 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-6044 {}} {258 0 0 0-6043 {}}} SUCCS {{128 0 0 0-6043 {}} {128 0 0 0-6044 {}} {259 0 0 0-6046 {}}} CYCLES {}}
set a(0-6046) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1394 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-6045 {}}} SUCCS {{259 0 1.955 0-6047 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6047) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#43 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1395 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-6047 {}} {259 0 1.955 0-6046 {}} {258 0 0 0-6040 {}} {256 0 0 0-6028 {}} {258 0 1.955 0-6027 {}} {256 0 0 0-6020 {}}} SUCCS {{774 0 1.955 0-6020 {}} {774 0 1.955 0-6028 {}} {774 0 0 0-6040 {}} {774 0 0 0-6047 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6048) {AREA_SCORE {} NAME VEC_LOOP:j:asn#82 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1396 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-6053 {}}} SUCCS {{259 0 0 0-6049 {}} {130 0 0 0-6052 {}} {256 0 0 0-6053 {}}} CYCLES {}}
set a(0-6049) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#22(14:0))(13-0)#2 TYPE READSLICE PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1397 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-6048 {}}} SUCCS {{259 0 0 0-6050 {}} {130 0 0 0-6052 {}}} CYCLES {}}
set a(0-6050) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-22:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1398 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-6049 {}}} SUCCS {{259 0 0 0-6051 {}} {130 0 0 0-6052 {}} {258 0 0 0-6053 {}}} CYCLES {}}
set a(0-6051) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#22(14:0))(14) TYPE READSLICE PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1399 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6050 {}}} SUCCS {{259 0 0 0-6052 {}}} CYCLES {}}
set a(0-6052) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4689 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1400 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6051 {}} {130 0 0 0-6050 {}} {130 0 0 0-6049 {}} {130 0 0 0-6048 {}} {130 0 0 0-6047 {}} {130 0 0 0-6046 {}} {130 0 0 0-6044 {}} {130 0 0 0-6043 {}} {130 0 0 0-6042 {}} {130 0 0 0-6041 {}} {130 0 0 0-6040 {}} {130 0 0 0-6039 {}} {130 0 0 0-6037 {}} {130 0 0 0-6036 {}} {130 0 0 0-6035 {}} {130 0 0 0-6034 {}} {130 0 0 0-6032 {}} {130 0 0 0-6031 {}} {130 0 0 0-6030 {}} {130 0 0 0-6029 {}} {130 0 0 0-6028 {}} {130 0 0 0-6027 {}} {130 0 0 0-6026 {}} {130 0 0 0-6025 {}} {130 0 0 0-6024 {}} {130 0 0 0-6023 {}} {130 0 0 0-6022 {}} {130 0 0 0-6021 {}} {130 0 0 0-6020 {}} {130 0 0 0-6019 {}} {130 0 0 0-6018 {}} {130 0 0 0-6017 {}} {130 0 0 0-6016 {}} {130 0 0 0-6015 {}} {130 0 0 0-6014 {}}} SUCCS {{129 0 0 0-6053 {}}} CYCLES {}}
set a(0-6053) {AREA_SCORE {} NAME asn(VEC_LOOP:j#22(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4689 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-6053 {}} {129 0 0 0-6052 {}} {258 0 0 0-6050 {}} {256 0 0 0-6048 {}} {256 0 0 0-6021 {}} {256 0 0 0-6014 {}}} SUCCS {{774 0 0 0-6014 {}} {774 0 0 0-6021 {}} {774 0 0 0-6048 {}} {772 0 0 0-6053 {}}} CYCLES {}}
set a(0-4689) {CHI {0-6014 0-6015 0-6016 0-6017 0-6018 0-6019 0-6020 0-6021 0-6022 0-6023 0-6024 0-6025 0-6026 0-6027 0-6028 0-6029 0-6030 0-6031 0-6032 0-6033 0-6034 0-6035 0-6036 0-6037 0-6038 0-6039 0-6040 0-6041 0-6042 0-6043 0-6044 0-6045 0-6046 0-6047 0-6048 0-6049 0-6050 0-6051 0-6052 0-6053} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-22:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1401 LOC {23 1.0 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-6013 {}} {258 0 0 0-6012 {}} {258 0 0 0-6011 {}} {130 0 0 0-6010 {}} {130 0 0 0-6009 {}} {130 0 0 0-6008 {}} {130 0 0 0-6007 {}} {64 0 0 0-6006 {}} {64 0 0 0-4688 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-6013 {}} {131 0 0 0-6054 {}} {130 0 0 0-6055 {}} {130 0 0 0-6056 {}} {130 0 0 0-6057 {}} {130 0 0 0-6058 {}} {130 0 0 0-6059 {}} {130 0 0 0-6060 {}} {130 0 0 0-6061 {}} {130 0 0 0-6062 {}} {130 0 0 0-6063 {}} {64 0 0 0-4690 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6054) {AREA_SCORE {} NAME COMP_LOOP-23:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1402 LOC {23 1.0 24 0.90158655 24 0.90158655 24 0.90158655} PREDS {{131 0 0 0-4689 {}}} SUCCS {{259 0 0 0-6055 {}} {130 0 0 0-6063 {}}} CYCLES {}}
set a(0-6055) {AREA_SCORE {} NAME COMP_LOOP-23:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1403 LOC {23 1.0 24 0.90158655 24 0.90158655 24 0.90158655} PREDS {{259 0 0 0-6054 {}} {130 0 0 0-4689 {}}} SUCCS {{259 0 0 0-6056 {}} {130 0 0 0-6063 {}}} CYCLES {}}
set a(0-6056) {AREA_SCORE {} NAME COMP_LOOP-23:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1404 LOC {23 1.0 24 0.90158655 24 0.90158655 24 0.90158655} PREDS {{259 0 0 0-6055 {}} {130 0 0 0-4689 {}}} SUCCS {{258 0 0 0-6060 {}} {130 0 0 0-6063 {}}} CYCLES {}}
set a(0-6057) {AREA_SCORE {} NAME COMP_LOOP:k:asn#87 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1405 LOC {23 1.0 24 0.0 24 0.0 24 0.0 24 0.90158655} PREDS {{130 0 0 0-4689 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6058 {}} {130 0 0 0-6063 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6058) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#89 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1406 LOC {23 1.0 24 0.0 24 0.0 24 0.90158655} PREDS {{259 0 0 0-6057 {}} {130 0 0 0-4689 {}}} SUCCS {{259 0 0 0-6059 {}} {130 0 0 0-6063 {}}} CYCLES {}}
set a(0-6059) {AREA_SCORE {} NAME COMP_LOOP:conc#66 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1407 LOC {23 1.0 24 0.90158655 24 0.90158655 24 0.90158655} PREDS {{259 0 0 0-6058 {}} {130 0 0 0-4689 {}}} SUCCS {{259 0 0 0-6060 {}} {130 0 0 0-6063 {}}} CYCLES {}}
set a(0-6060) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-23:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1408 LOC {24 0.0 24 0.90158655 24 0.90158655 24 0.9999998865384615 24 0.9999998865384615} PREDS {{259 0 0 0-6059 {}} {258 0 0 0-6056 {}} {130 0 0 0-4689 {}}} SUCCS {{259 0 0 0-6061 {}} {130 0 0 0-6063 {}}} CYCLES {}}
set a(0-6061) {AREA_SCORE {} NAME COMP_LOOP-23:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1409 LOC {24 0.09841345 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-6060 {}} {130 0 0 0-4689 {}}} SUCCS {{259 0 0 0-6062 {}} {130 0 0 0-6063 {}}} CYCLES {}}
set a(0-6062) {AREA_SCORE {} NAME COMP_LOOP-23:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1410 LOC {24 0.09841345 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-6061 {}} {130 0 0 0-4689 {}}} SUCCS {{259 0 0 0-6063 {}}} CYCLES {}}
set a(0-6063) {AREA_SCORE {} NAME COMP_LOOP-23:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1411 LOC {24 0.09841345 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-6062 {}} {130 0 0 0-6061 {}} {130 0 0 0-6060 {}} {130 0 0 0-6059 {}} {130 0 0 0-6058 {}} {130 0 0 0-6057 {}} {130 0 0 0-6056 {}} {130 0 0 0-6055 {}} {130 0 0 0-6054 {}} {130 0 0 0-4689 {}}} SUCCS {{128 0 0 0-6072 {}} {64 0 0 0-4690 {}}} CYCLES {}}
set a(0-6064) {AREA_SCORE {} NAME COMP_LOOP:k:asn#88 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1412 LOC {0 1.0 23 0.0 23 0.0 23 0.0 23 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6065 {}} {130 0 0 0-4690 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6065) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#44 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1413 LOC {0 1.0 23 0.0 23 0.0 23 0.24947124999999998} PREDS {{259 0 0 0-6064 {}}} SUCCS {{259 0 0 0-6066 {}} {130 0 0 0-4690 {}}} CYCLES {}}
set a(0-6066) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#22 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1414 LOC {0 1.0 23 0.24947124999999998 23 0.24947124999999998 23 0.24947124999999998} PREDS {{259 0 0 0-6065 {}}} SUCCS {{259 0 0 0-6067 {}} {130 0 0 0-4690 {}}} CYCLES {}}
set a(0-6067) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-23:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1415 LOC {1 0.0645032 23 0.24947124999999998 23 0.24947124999999998 23 0.6501121491127013 23 0.6501121491127013} PREDS {{259 0 0 0-6066 {}} {258 0 0 0-4840 {}}} SUCCS {{259 0 0 0-6068 {}} {258 0 0 0-6070 {}} {130 0 0 0-4690 {}}} CYCLES {}}
set a(0-6068) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#73 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1416 LOC {1 0.46514419999999995 23 0.65011225 23 0.65011225 23 0.65011225} PREDS {{259 0 0 0-6067 {}}} SUCCS {{259 0 1.564 0-6069 {}} {130 0 0 0-4690 {}}} CYCLES {}}
set a(0-6069) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#22 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1417 LOC {1 1.0 23 0.877 23 1.0 24 0.254999875 24 0.254999875} PREDS {{259 0 1.564 0-6068 {}}} SUCCS {{258 0 0 0-4690 {}}} CYCLES {}}
set a(0-6070) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#11 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1418 LOC {1 0.46514419999999995 23 0.65011225 23 0.65011225 23 0.65011225} PREDS {{258 0 0 0-6067 {}}} SUCCS {{259 0 1.564 0-6071 {}} {130 0 0 0-4690 {}}} CYCLES {}}
set a(0-6071) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#22 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1419 LOC {1 1.0 23 0.877 23 1.0 24 0.254999875 24 0.254999875} PREDS {{259 0 1.564 0-6070 {}}} SUCCS {{258 0 0 0-4690 {}}} CYCLES {}}
set a(0-6072) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#23(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1420 LOC {24 0.0 24 1.0 24 1.0 24 1.0 24 1.0} PREDS {{128 0 0 0-6063 {}} {772 0 0 0-4690 {}}} SUCCS {{259 0 0 0-4690 {}}} CYCLES {}}
set a(0-6073) {AREA_SCORE {} NAME VEC_LOOP:j:asn#83 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1421 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50402255} PREDS {{774 0 0 0-6118 {}}} SUCCS {{259 0 0 0-6074 {}} {130 0 0 0-6117 {}} {256 0 0 0-6118 {}}} CYCLES {}}
set a(0-6074) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(14:0))(13-1) TYPE READSLICE PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1422 LOC {0 1.0 1 0.0 1 0.0 5 0.50402255} PREDS {{259 0 0 0-6073 {}}} SUCCS {{258 0 0 0-6078 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6075) {AREA_SCORE {} NAME COMP_LOOP:k:asn#89 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1423 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50402255} PREDS {} SUCCS {{259 0 0 0-6076 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6076) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#90 TYPE READSLICE PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1424 LOC {0 1.0 1 0.0 1 0.0 5 0.50402255} PREDS {{259 0 0 0-6075 {}}} SUCCS {{259 0 0 0-6077 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6077) {AREA_SCORE {} NAME VEC_LOOP:conc#65 TYPE CONCATENATE PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1425 LOC {0 1.0 1 0.50402255 1 0.50402255 5 0.50402255} PREDS {{259 0 0 0-6076 {}}} SUCCS {{259 0 0 0-6078 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6078) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#22 TYPE ACCU DELAY {0.78 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1426 LOC {1 0.0 1 0.50402255 1 0.50402255 1 0.6012339634615385 5 0.6012339634615385} PREDS {{259 0 0 0-6077 {}} {258 0 0 0-6074 {}}} SUCCS {{258 0 0 0-6081 {}} {258 0 0 0-6104 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6079) {AREA_SCORE {} NAME VEC_LOOP:j:asn#84 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1427 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.60123405} PREDS {{774 0 0 0-6118 {}}} SUCCS {{259 0 0 0-6080 {}} {130 0 0 0-6117 {}} {256 0 0 0-6118 {}}} CYCLES {}}
set a(0-6080) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(14:0))(0)#1 TYPE READSLICE PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1428 LOC {0 1.0 1 0.0 1 0.0 5 0.60123405} PREDS {{259 0 0 0-6079 {}}} SUCCS {{259 0 0 0-6081 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6081) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1429 LOC {1 0.09721149999999999 1 0.60123405 1 0.60123405 5 0.60123405} PREDS {{259 0 0 0-6080 {}} {258 0 0 0-6078 {}}} SUCCS {{259 0 1.955 0-6082 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6082) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#44 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1430 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-6081 {}} {774 0 1.955 0-6112 {}} {774 0 1.955 0-6105 {}}} SUCCS {{258 0 0 0-6097 {}} {256 0 0 0-6105 {}} {258 0 0 0-6107 {}} {256 0 0 0-6112 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6083) {AREA_SCORE {} NAME VEC_LOOP:j:asn#85 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1431 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-6118 {}}} SUCCS {{259 0 0 0-6084 {}} {130 0 0 0-6117 {}} {256 0 0 0-6118 {}}} CYCLES {}}
set a(0-6084) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(14:0))(13-0) TYPE READSLICE PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1432 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6083 {}}} SUCCS {{258 0 0 0-6089 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6085) {AREA_SCORE {} NAME COMP_LOOP:k:asn#90 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1433 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6086 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6086) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#91 TYPE READSLICE PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1434 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6087 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6087) {AREA_SCORE {} NAME VEC_LOOP:conc#66 TYPE CONCATENATE PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1435 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-6086 {}}} SUCCS {{258 0 0 0-6089 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6088) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1436 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6089 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6089) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-23:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1437 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-6088 {}} {258 0 0 0-6087 {}} {258 0 0 0-6084 {}}} SUCCS {{259 0 1.955 0-6090 {}} {258 0 1.955 0-6112 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6090) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#45 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1438 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-6089 {}} {774 0 1.955 0-6112 {}} {774 0 1.955 0-6105 {}}} SUCCS {{259 0 0 0-6091 {}} {256 0 0 0-6105 {}} {256 0 0 0-6112 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6091) {AREA_SCORE {} NAME COMP_LOOP-23:mult.x TYPE {C-CORE PORT} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1439 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-6090 {}} {128 0 0 0-6095 {}}} SUCCS {{258 0 0 0-6095 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6092) {AREA_SCORE {} NAME COMP_LOOP-23:mult.y TYPE {C-CORE PORT} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1440 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6095 {}}} SUCCS {{258 0 0 0-6095 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6093) {AREA_SCORE {} NAME COMP_LOOP-23:mult.y_ TYPE {C-CORE PORT} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1441 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6095 {}}} SUCCS {{258 0 0 0-6095 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6094) {AREA_SCORE {} NAME COMP_LOOP-23:mult.p TYPE {C-CORE PORT} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1442 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6095 {}}} SUCCS {{259 0 0 0-6095 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6095) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-23:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1443 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-6094 {}} {258 0 0 0-6093 {}} {258 0 0 0-6092 {}} {258 0 0 0-6091 {}}} SUCCS {{128 0 0 0-6091 {}} {128 0 0 0-6092 {}} {128 0 0 0-6093 {}} {128 0 0 0-6094 {}} {259 0 0 0-6096 {}}} CYCLES {}}
set a(0-6096) {AREA_SCORE {} NAME COMP_LOOP-23:mult.return TYPE {C-CORE PORT} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1444 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-6095 {}}} SUCCS {{259 0 0 0-6097 {}} {258 0 0 0-6106 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6097) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-23:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1445 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-6096 {}} {258 0 0 0-6082 {}}} SUCCS {{259 0 0 0-6098 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6098) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.base TYPE {C-CORE PORT} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1446 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-6097 {}} {128 0 0 0-6100 {}}} SUCCS {{258 0 0 0-6100 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6099) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.m TYPE {C-CORE PORT} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1447 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-6100 {}}} SUCCS {{259 0 0 0-6100 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6100) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-23:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1448 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-6099 {}} {258 0 0 0-6098 {}}} SUCCS {{128 0 0 0-6098 {}} {128 0 0 0-6099 {}} {259 0 0 0-6101 {}}} CYCLES {}}
set a(0-6101) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.return TYPE {C-CORE PORT} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1449 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-6100 {}}} SUCCS {{258 0 1.955 0-6105 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6102) {AREA_SCORE {} NAME VEC_LOOP:j:asn#86 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1450 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.60123405} PREDS {{774 0 0 0-6118 {}}} SUCCS {{259 0 0 0-6103 {}} {130 0 0 0-6117 {}} {256 0 0 0-6118 {}}} CYCLES {}}
set a(0-6103) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(14:0))(0) TYPE READSLICE PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1451 LOC {0 1.0 1 0.0 1 0.0 7 0.60123405} PREDS {{259 0 0 0-6102 {}}} SUCCS {{259 0 0 0-6104 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6104) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1452 LOC {1 0.09721149999999999 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-6103 {}} {258 0 0 0-6078 {}}} SUCCS {{259 0 1.955 0-6105 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6105) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#44 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1453 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-6105 {}} {259 0 1.955 0-6104 {}} {258 0 1.955 0-6101 {}} {256 0 0 0-6090 {}} {256 0 0 0-6082 {}} {774 0 0 0-6112 {}}} SUCCS {{774 0 1.955 0-6082 {}} {774 0 1.955 0-6090 {}} {774 0 0 0-6105 {}} {258 0 0 0-6112 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6106) {AREA_SCORE {} NAME COMP_LOOP-23:factor2:not TYPE NOT PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1454 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-6096 {}}} SUCCS {{259 0 0 0-6107 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6107) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-23:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1455 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-6106 {}} {258 0 0 0-6082 {}}} SUCCS {{259 0 0 0-6108 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6108) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1456 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-6107 {}} {128 0 0 0-6110 {}}} SUCCS {{258 0 0 0-6110 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6109) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1457 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-6110 {}}} SUCCS {{259 0 0 0-6110 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6110) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-23:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1458 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-6109 {}} {258 0 0 0-6108 {}}} SUCCS {{128 0 0 0-6108 {}} {128 0 0 0-6109 {}} {259 0 0 0-6111 {}}} CYCLES {}}
set a(0-6111) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1459 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-6110 {}}} SUCCS {{259 0 1.955 0-6112 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6112) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#45 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1460 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-6112 {}} {259 0 1.955 0-6111 {}} {258 0 0 0-6105 {}} {256 0 0 0-6090 {}} {258 0 1.955 0-6089 {}} {256 0 0 0-6082 {}}} SUCCS {{774 0 1.955 0-6082 {}} {774 0 1.955 0-6090 {}} {774 0 0 0-6105 {}} {774 0 0 0-6112 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6113) {AREA_SCORE {} NAME VEC_LOOP:j:asn#87 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1461 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-6118 {}}} SUCCS {{259 0 0 0-6114 {}} {130 0 0 0-6117 {}} {256 0 0 0-6118 {}}} CYCLES {}}
set a(0-6114) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(14:0))(13-0)#1 TYPE READSLICE PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1462 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-6113 {}}} SUCCS {{259 0 0 0-6115 {}} {130 0 0 0-6117 {}}} CYCLES {}}
set a(0-6115) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-23:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1463 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-6114 {}}} SUCCS {{259 0 0 0-6116 {}} {130 0 0 0-6117 {}} {258 0 0 0-6118 {}}} CYCLES {}}
set a(0-6116) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(14:0))(14) TYPE READSLICE PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1464 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6115 {}}} SUCCS {{259 0 0 0-6117 {}}} CYCLES {}}
set a(0-6117) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4690 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1465 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6116 {}} {130 0 0 0-6115 {}} {130 0 0 0-6114 {}} {130 0 0 0-6113 {}} {130 0 0 0-6112 {}} {130 0 0 0-6111 {}} {130 0 0 0-6109 {}} {130 0 0 0-6108 {}} {130 0 0 0-6107 {}} {130 0 0 0-6106 {}} {130 0 0 0-6105 {}} {130 0 0 0-6104 {}} {130 0 0 0-6103 {}} {130 0 0 0-6102 {}} {130 0 0 0-6101 {}} {130 0 0 0-6099 {}} {130 0 0 0-6098 {}} {130 0 0 0-6097 {}} {130 0 0 0-6096 {}} {130 0 0 0-6094 {}} {130 0 0 0-6093 {}} {130 0 0 0-6092 {}} {130 0 0 0-6091 {}} {130 0 0 0-6090 {}} {130 0 0 0-6089 {}} {130 0 0 0-6088 {}} {130 0 0 0-6087 {}} {130 0 0 0-6086 {}} {130 0 0 0-6085 {}} {130 0 0 0-6084 {}} {130 0 0 0-6083 {}} {130 0 0 0-6082 {}} {130 0 0 0-6081 {}} {130 0 0 0-6080 {}} {130 0 0 0-6079 {}} {130 0 0 0-6078 {}} {130 0 0 0-6077 {}} {130 0 0 0-6076 {}} {130 0 0 0-6075 {}} {130 0 0 0-6074 {}} {130 0 0 0-6073 {}}} SUCCS {{129 0 0 0-6118 {}}} CYCLES {}}
set a(0-6118) {AREA_SCORE {} NAME asn(VEC_LOOP:j#23(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4690 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-6118 {}} {129 0 0 0-6117 {}} {258 0 0 0-6115 {}} {256 0 0 0-6113 {}} {256 0 0 0-6102 {}} {256 0 0 0-6083 {}} {256 0 0 0-6079 {}} {256 0 0 0-6073 {}}} SUCCS {{774 0 0 0-6073 {}} {774 0 0 0-6079 {}} {774 0 0 0-6083 {}} {774 0 0 0-6102 {}} {774 0 0 0-6113 {}} {772 0 0 0-6118 {}}} CYCLES {}}
set a(0-4690) {CHI {0-6073 0-6074 0-6075 0-6076 0-6077 0-6078 0-6079 0-6080 0-6081 0-6082 0-6083 0-6084 0-6085 0-6086 0-6087 0-6088 0-6089 0-6090 0-6091 0-6092 0-6093 0-6094 0-6095 0-6096 0-6097 0-6098 0-6099 0-6100 0-6101 0-6102 0-6103 0-6104 0-6105 0-6106 0-6107 0-6108 0-6109 0-6110 0-6111 0-6112 0-6113 0-6114 0-6115 0-6116 0-6117 0-6118} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-23:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1466 LOC {24 1.0 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-6072 {}} {258 0 0 0-6071 {}} {130 0 0 0-6070 {}} {258 0 0 0-6069 {}} {130 0 0 0-6068 {}} {130 0 0 0-6067 {}} {130 0 0 0-6066 {}} {130 0 0 0-6065 {}} {130 0 0 0-6064 {}} {64 0 0 0-6063 {}} {64 0 0 0-4689 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-6072 {}} {131 0 0 0-6119 {}} {130 0 0 0-6120 {}} {130 0 0 0-6121 {}} {130 0 0 0-6122 {}} {130 0 0 0-6123 {}} {130 0 0 0-6124 {}} {130 0 0 0-6125 {}} {130 0 0 0-6126 {}} {130 0 0 0-6127 {}} {130 0 0 0-6128 {}} {64 0 0 0-4691 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6119) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-4)#1 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1467 LOC {24 1.0 25 0.9033894499999999 25 0.9033894499999999 25 0.9033894499999999} PREDS {{131 0 0 0-4690 {}}} SUCCS {{259 0 0 0-6120 {}} {130 0 0 0-6128 {}}} CYCLES {}}
set a(0-6120) {AREA_SCORE {} NAME COMP_LOOP-24:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1468 LOC {24 1.0 25 0.9033894499999999 25 0.9033894499999999 25 0.9033894499999999} PREDS {{259 0 0 0-6119 {}} {130 0 0 0-4690 {}}} SUCCS {{259 0 0 0-6121 {}} {130 0 0 0-6128 {}}} CYCLES {}}
set a(0-6121) {AREA_SCORE {} NAME COMP_LOOP-24:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1469 LOC {24 1.0 25 0.9033894499999999 25 0.9033894499999999 25 0.9033894499999999} PREDS {{259 0 0 0-6120 {}} {130 0 0 0-4690 {}}} SUCCS {{258 0 0 0-6125 {}} {130 0 0 0-6128 {}}} CYCLES {}}
set a(0-6122) {AREA_SCORE {} NAME COMP_LOOP:k:asn#91 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1470 LOC {24 1.0 25 0.0 25 0.0 25 0.0 25 0.9033894499999999} PREDS {{130 0 0 0-4690 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6123 {}} {130 0 0 0-6128 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6123) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#92 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1471 LOC {24 1.0 25 0.0 25 0.0 25 0.9033894499999999} PREDS {{259 0 0 0-6122 {}} {130 0 0 0-4690 {}}} SUCCS {{259 0 0 0-6124 {}} {130 0 0 0-6128 {}}} CYCLES {}}
set a(0-6124) {AREA_SCORE {} NAME COMP_LOOP:conc#69 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1472 LOC {24 1.0 25 0.9033894499999999 25 0.9033894499999999 25 0.9033894499999999} PREDS {{259 0 0 0-6123 {}} {130 0 0 0-4690 {}}} SUCCS {{259 0 0 0-6125 {}} {130 0 0 0-6128 {}}} CYCLES {}}
set a(0-6125) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME COMP_LOOP:acc#6 TYPE ACCU DELAY {0.77 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1473 LOC {25 0.0 25 0.9033894499999999 25 0.9033894499999999 25 0.9999999019230769 25 0.9999999019230769} PREDS {{259 0 0 0-6124 {}} {258 0 0 0-6121 {}} {130 0 0 0-4690 {}}} SUCCS {{259 0 0 0-6126 {}} {130 0 0 0-6128 {}}} CYCLES {}}
set a(0-6126) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#6)(11) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1474 LOC {25 0.09661054999999999 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-6125 {}} {130 0 0 0-4690 {}}} SUCCS {{259 0 0 0-6127 {}} {130 0 0 0-6128 {}}} CYCLES {}}
set a(0-6127) {AREA_SCORE {} NAME COMP_LOOP-24:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1475 LOC {25 0.09661054999999999 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-6126 {}} {130 0 0 0-4690 {}}} SUCCS {{259 0 0 0-6128 {}}} CYCLES {}}
set a(0-6128) {AREA_SCORE {} NAME COMP_LOOP-24:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1476 LOC {25 0.09661054999999999 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-6127 {}} {130 0 0 0-6126 {}} {130 0 0 0-6125 {}} {130 0 0 0-6124 {}} {130 0 0 0-6123 {}} {130 0 0 0-6122 {}} {130 0 0 0-6121 {}} {130 0 0 0-6120 {}} {130 0 0 0-6119 {}} {130 0 0 0-4690 {}}} SUCCS {{128 0 0 0-6135 {}} {64 0 0 0-4691 {}}} CYCLES {}}
set a(0-6129) {AREA_SCORE {} NAME COMP_LOOP:k:asn#92 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1477 LOC {0 1.0 24 0.0 24 0.0 24 0.0 24 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6130 {}} {130 0 0 0-4691 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6130) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#93 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1478 LOC {0 1.0 24 0.0 24 0.0 24 0.24947124999999998} PREDS {{259 0 0 0-6129 {}}} SUCCS {{259 0 0 0-6131 {}} {130 0 0 0-4691 {}}} CYCLES {}}
set a(0-6131) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#23 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1479 LOC {0 1.0 24 0.24947124999999998 24 0.24947124999999998 24 0.24947124999999998} PREDS {{259 0 0 0-6130 {}}} SUCCS {{259 0 0 0-6132 {}} {130 0 0 0-4691 {}}} CYCLES {}}
set a(0-6132) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-24:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1480 LOC {1 0.0645032 24 0.24947124999999998 24 0.24947124999999998 24 0.6501121491127013 24 0.6501121491127013} PREDS {{259 0 0 0-6131 {}} {258 0 0 0-4782 {}}} SUCCS {{259 0 1.564 0-6133 {}} {258 0 1.564 0-6134 {}} {130 0 0 0-4691 {}}} CYCLES {}}
set a(0-6133) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#23 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1481 LOC {1 1.0 24 0.877 24 1.0 25 0.254999875 25 0.254999875} PREDS {{259 0 1.564 0-6132 {}}} SUCCS {{258 0 0 0-4691 {}}} CYCLES {}}
set a(0-6134) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#23 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1482 LOC {1 1.0 24 0.877 24 1.0 25 0.254999875 25 0.254999875} PREDS {{258 0 1.564 0-6132 {}}} SUCCS {{258 0 0 0-4691 {}}} CYCLES {}}
set a(0-6135) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#24(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1483 LOC {25 0.0 25 1.0 25 1.0 25 1.0 25 1.0} PREDS {{128 0 0 0-6128 {}} {772 0 0 0-4691 {}}} SUCCS {{259 0 0 0-4691 {}}} CYCLES {}}
set a(0-6136) {AREA_SCORE {} NAME VEC_LOOP:j:asn#88 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1484 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {{774 0 0 0-6175 {}}} SUCCS {{259 0 0 0-6137 {}} {130 0 0 0-6174 {}} {256 0 0 0-6175 {}}} CYCLES {}}
set a(0-6137) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#24(14:0))(13-0) TYPE READSLICE PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1485 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-6136 {}}} SUCCS {{258 0 0 0-6141 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6138) {AREA_SCORE {} NAME COMP_LOOP:k:asn#93 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1486 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {} SUCCS {{259 0 0 0-6139 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6139) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#94 TYPE READSLICE PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1487 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-6138 {}}} SUCCS {{259 0 0 0-6140 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6140) {AREA_SCORE {} NAME VEC_LOOP:conc#68 TYPE CONCATENATE PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1488 LOC {0 1.0 1 0.50342155 1 0.50342155 5 0.50342155} PREDS {{259 0 0 0-6139 {}}} SUCCS {{259 0 0 0-6141 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6141) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-24:VEC_LOOP:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1489 LOC {1 0.0 1 0.50342155 1 0.50342155 1 0.601233925 5 0.601233925} PREDS {{259 0 0 0-6140 {}} {258 0 0 0-6137 {}}} SUCCS {{259 0 1.955 0-6142 {}} {258 0 1.955 0-6162 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6142) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#46 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1490 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-6141 {}} {774 0 1.955 0-6169 {}} {774 0 1.955 0-6162 {}}} SUCCS {{258 0 0 0-6157 {}} {256 0 0 0-6162 {}} {258 0 0 0-6164 {}} {256 0 0 0-6169 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6143) {AREA_SCORE {} NAME VEC_LOOP:j:asn#89 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1491 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-6175 {}}} SUCCS {{259 0 0 0-6144 {}} {130 0 0 0-6174 {}} {256 0 0 0-6175 {}}} CYCLES {}}
set a(0-6144) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#24(14:0))(13-0)#1 TYPE READSLICE PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1492 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6143 {}}} SUCCS {{258 0 0 0-6149 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6145) {AREA_SCORE {} NAME COMP_LOOP:k:asn#94 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1493 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6146 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6146) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#95 TYPE READSLICE PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1494 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6145 {}}} SUCCS {{259 0 0 0-6147 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6147) {AREA_SCORE {} NAME VEC_LOOP:conc#69 TYPE CONCATENATE PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1495 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-6146 {}}} SUCCS {{258 0 0 0-6149 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6148) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1496 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6149 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6149) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-24:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1497 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-6148 {}} {258 0 0 0-6147 {}} {258 0 0 0-6144 {}}} SUCCS {{259 0 1.955 0-6150 {}} {258 0 1.955 0-6169 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6150) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#47 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1498 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-6149 {}} {774 0 1.955 0-6169 {}} {774 0 1.955 0-6162 {}}} SUCCS {{259 0 0 0-6151 {}} {256 0 0 0-6162 {}} {256 0 0 0-6169 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6151) {AREA_SCORE {} NAME COMP_LOOP-24:mult.x TYPE {C-CORE PORT} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1499 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-6150 {}} {128 0 0 0-6155 {}}} SUCCS {{258 0 0 0-6155 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6152) {AREA_SCORE {} NAME COMP_LOOP-24:mult.y TYPE {C-CORE PORT} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1500 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6155 {}}} SUCCS {{258 0 0 0-6155 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6153) {AREA_SCORE {} NAME COMP_LOOP-24:mult.y_ TYPE {C-CORE PORT} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1501 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6155 {}}} SUCCS {{258 0 0 0-6155 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6154) {AREA_SCORE {} NAME COMP_LOOP-24:mult.p TYPE {C-CORE PORT} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1502 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6155 {}}} SUCCS {{259 0 0 0-6155 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6155) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-24:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1503 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-6154 {}} {258 0 0 0-6153 {}} {258 0 0 0-6152 {}} {258 0 0 0-6151 {}}} SUCCS {{128 0 0 0-6151 {}} {128 0 0 0-6152 {}} {128 0 0 0-6153 {}} {128 0 0 0-6154 {}} {259 0 0 0-6156 {}}} CYCLES {}}
set a(0-6156) {AREA_SCORE {} NAME COMP_LOOP-24:mult.return TYPE {C-CORE PORT} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1504 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-6155 {}}} SUCCS {{259 0 0 0-6157 {}} {258 0 0 0-6163 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6157) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1505 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-6156 {}} {258 0 0 0-6142 {}}} SUCCS {{259 0 0 0-6158 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6158) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.base TYPE {C-CORE PORT} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1506 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-6157 {}} {128 0 0 0-6160 {}}} SUCCS {{258 0 0 0-6160 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6159) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.m TYPE {C-CORE PORT} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1507 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-6160 {}}} SUCCS {{259 0 0 0-6160 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6160) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-24:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1508 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-6159 {}} {258 0 0 0-6158 {}}} SUCCS {{128 0 0 0-6158 {}} {128 0 0 0-6159 {}} {259 0 0 0-6161 {}}} CYCLES {}}
set a(0-6161) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.return TYPE {C-CORE PORT} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1509 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-6160 {}}} SUCCS {{259 0 1.955 0-6162 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6162) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#46 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1510 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-6162 {}} {259 0 1.955 0-6161 {}} {256 0 0 0-6150 {}} {256 0 0 0-6142 {}} {258 0 1.955 0-6141 {}} {774 0 0 0-6169 {}}} SUCCS {{774 0 1.955 0-6142 {}} {774 0 1.955 0-6150 {}} {774 0 0 0-6162 {}} {258 0 0 0-6169 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6163) {AREA_SCORE {} NAME COMP_LOOP-24:factor2:not TYPE NOT PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1511 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-6156 {}}} SUCCS {{259 0 0 0-6164 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6164) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1512 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-6163 {}} {258 0 0 0-6142 {}}} SUCCS {{259 0 0 0-6165 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6165) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1513 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-6164 {}} {128 0 0 0-6167 {}}} SUCCS {{258 0 0 0-6167 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6166) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1514 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-6167 {}}} SUCCS {{259 0 0 0-6167 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6167) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-24:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1515 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-6166 {}} {258 0 0 0-6165 {}}} SUCCS {{128 0 0 0-6165 {}} {128 0 0 0-6166 {}} {259 0 0 0-6168 {}}} CYCLES {}}
set a(0-6168) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1516 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-6167 {}}} SUCCS {{259 0 1.955 0-6169 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6169) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#47 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1517 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-6169 {}} {259 0 1.955 0-6168 {}} {258 0 0 0-6162 {}} {256 0 0 0-6150 {}} {258 0 1.955 0-6149 {}} {256 0 0 0-6142 {}}} SUCCS {{774 0 1.955 0-6142 {}} {774 0 1.955 0-6150 {}} {774 0 0 0-6162 {}} {774 0 0 0-6169 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6170) {AREA_SCORE {} NAME VEC_LOOP:j:asn#90 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1518 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-6175 {}}} SUCCS {{259 0 0 0-6171 {}} {130 0 0 0-6174 {}} {256 0 0 0-6175 {}}} CYCLES {}}
set a(0-6171) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#24(14:0))(13-0)#2 TYPE READSLICE PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1519 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-6170 {}}} SUCCS {{259 0 0 0-6172 {}} {130 0 0 0-6174 {}}} CYCLES {}}
set a(0-6172) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-24:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1520 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-6171 {}}} SUCCS {{259 0 0 0-6173 {}} {130 0 0 0-6174 {}} {258 0 0 0-6175 {}}} CYCLES {}}
set a(0-6173) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#24(14:0))(14) TYPE READSLICE PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1521 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6172 {}}} SUCCS {{259 0 0 0-6174 {}}} CYCLES {}}
set a(0-6174) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4691 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1522 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6173 {}} {130 0 0 0-6172 {}} {130 0 0 0-6171 {}} {130 0 0 0-6170 {}} {130 0 0 0-6169 {}} {130 0 0 0-6168 {}} {130 0 0 0-6166 {}} {130 0 0 0-6165 {}} {130 0 0 0-6164 {}} {130 0 0 0-6163 {}} {130 0 0 0-6162 {}} {130 0 0 0-6161 {}} {130 0 0 0-6159 {}} {130 0 0 0-6158 {}} {130 0 0 0-6157 {}} {130 0 0 0-6156 {}} {130 0 0 0-6154 {}} {130 0 0 0-6153 {}} {130 0 0 0-6152 {}} {130 0 0 0-6151 {}} {130 0 0 0-6150 {}} {130 0 0 0-6149 {}} {130 0 0 0-6148 {}} {130 0 0 0-6147 {}} {130 0 0 0-6146 {}} {130 0 0 0-6145 {}} {130 0 0 0-6144 {}} {130 0 0 0-6143 {}} {130 0 0 0-6142 {}} {130 0 0 0-6141 {}} {130 0 0 0-6140 {}} {130 0 0 0-6139 {}} {130 0 0 0-6138 {}} {130 0 0 0-6137 {}} {130 0 0 0-6136 {}}} SUCCS {{129 0 0 0-6175 {}}} CYCLES {}}
set a(0-6175) {AREA_SCORE {} NAME asn(VEC_LOOP:j#24(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4691 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-6175 {}} {129 0 0 0-6174 {}} {258 0 0 0-6172 {}} {256 0 0 0-6170 {}} {256 0 0 0-6143 {}} {256 0 0 0-6136 {}}} SUCCS {{774 0 0 0-6136 {}} {774 0 0 0-6143 {}} {774 0 0 0-6170 {}} {772 0 0 0-6175 {}}} CYCLES {}}
set a(0-4691) {CHI {0-6136 0-6137 0-6138 0-6139 0-6140 0-6141 0-6142 0-6143 0-6144 0-6145 0-6146 0-6147 0-6148 0-6149 0-6150 0-6151 0-6152 0-6153 0-6154 0-6155 0-6156 0-6157 0-6158 0-6159 0-6160 0-6161 0-6162 0-6163 0-6164 0-6165 0-6166 0-6167 0-6168 0-6169 0-6170 0-6171 0-6172 0-6173 0-6174 0-6175} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-24:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1523 LOC {25 1.0 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-6135 {}} {258 0 0 0-6134 {}} {258 0 0 0-6133 {}} {130 0 0 0-6132 {}} {130 0 0 0-6131 {}} {130 0 0 0-6130 {}} {130 0 0 0-6129 {}} {64 0 0 0-6128 {}} {64 0 0 0-4690 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-6135 {}} {131 0 0 0-6176 {}} {130 0 0 0-6177 {}} {130 0 0 0-6178 {}} {130 0 0 0-6179 {}} {130 0 0 0-6180 {}} {130 0 0 0-6181 {}} {130 0 0 0-6182 {}} {130 0 0 0-6183 {}} {130 0 0 0-6184 {}} {130 0 0 0-6185 {}} {64 0 0 0-4692 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6176) {AREA_SCORE {} NAME COMP_LOOP-25:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1524 LOC {25 1.0 26 0.90158655 26 0.90158655 26 0.90158655} PREDS {{131 0 0 0-4691 {}}} SUCCS {{259 0 0 0-6177 {}} {130 0 0 0-6185 {}}} CYCLES {}}
set a(0-6177) {AREA_SCORE {} NAME COMP_LOOP-25:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1525 LOC {25 1.0 26 0.90158655 26 0.90158655 26 0.90158655} PREDS {{259 0 0 0-6176 {}} {130 0 0 0-4691 {}}} SUCCS {{259 0 0 0-6178 {}} {130 0 0 0-6185 {}}} CYCLES {}}
set a(0-6178) {AREA_SCORE {} NAME COMP_LOOP-25:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1526 LOC {25 1.0 26 0.90158655 26 0.90158655 26 0.90158655} PREDS {{259 0 0 0-6177 {}} {130 0 0 0-4691 {}}} SUCCS {{258 0 0 0-6182 {}} {130 0 0 0-6185 {}}} CYCLES {}}
set a(0-6179) {AREA_SCORE {} NAME COMP_LOOP:k:asn#95 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1527 LOC {25 1.0 26 0.0 26 0.0 26 0.0 26 0.90158655} PREDS {{130 0 0 0-4691 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6180 {}} {130 0 0 0-6185 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6180) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#96 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1528 LOC {25 1.0 26 0.0 26 0.0 26 0.90158655} PREDS {{259 0 0 0-6179 {}} {130 0 0 0-4691 {}}} SUCCS {{259 0 0 0-6181 {}} {130 0 0 0-6185 {}}} CYCLES {}}
set a(0-6181) {AREA_SCORE {} NAME COMP_LOOP:conc#72 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1529 LOC {25 1.0 26 0.90158655 26 0.90158655 26 0.90158655} PREDS {{259 0 0 0-6180 {}} {130 0 0 0-4691 {}}} SUCCS {{259 0 0 0-6182 {}} {130 0 0 0-6185 {}}} CYCLES {}}
set a(0-6182) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-25:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1530 LOC {26 0.0 26 0.90158655 26 0.90158655 26 0.9999998865384615 26 0.9999998865384615} PREDS {{259 0 0 0-6181 {}} {258 0 0 0-6178 {}} {130 0 0 0-4691 {}}} SUCCS {{259 0 0 0-6183 {}} {130 0 0 0-6185 {}}} CYCLES {}}
set a(0-6183) {AREA_SCORE {} NAME COMP_LOOP-25:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1531 LOC {26 0.09841345 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-6182 {}} {130 0 0 0-4691 {}}} SUCCS {{259 0 0 0-6184 {}} {130 0 0 0-6185 {}}} CYCLES {}}
set a(0-6184) {AREA_SCORE {} NAME COMP_LOOP-25:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1532 LOC {26 0.09841345 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-6183 {}} {130 0 0 0-4691 {}}} SUCCS {{259 0 0 0-6185 {}}} CYCLES {}}
set a(0-6185) {AREA_SCORE {} NAME COMP_LOOP-25:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1533 LOC {26 0.09841345 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-6184 {}} {130 0 0 0-6183 {}} {130 0 0 0-6182 {}} {130 0 0 0-6181 {}} {130 0 0 0-6180 {}} {130 0 0 0-6179 {}} {130 0 0 0-6178 {}} {130 0 0 0-6177 {}} {130 0 0 0-6176 {}} {130 0 0 0-4691 {}}} SUCCS {{128 0 0 0-6194 {}} {64 0 0 0-4692 {}}} CYCLES {}}
set a(0-6186) {AREA_SCORE {} NAME COMP_LOOP:k:asn#96 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1534 LOC {0 1.0 25 0.0 25 0.0 25 0.0 25 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6187 {}} {130 0 0 0-4692 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6187) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#97 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1535 LOC {0 1.0 25 0.0 25 0.0 25 0.24947124999999998} PREDS {{259 0 0 0-6186 {}}} SUCCS {{259 0 0 0-6188 {}} {130 0 0 0-4692 {}}} CYCLES {}}
set a(0-6188) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#24 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1536 LOC {0 1.0 25 0.24947124999999998 25 0.24947124999999998 25 0.24947124999999998} PREDS {{259 0 0 0-6187 {}}} SUCCS {{259 0 0 0-6189 {}} {130 0 0 0-4692 {}}} CYCLES {}}
set a(0-6189) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-25:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1537 LOC {1 0.0645032 25 0.24947124999999998 25 0.24947124999999998 25 0.6501121491127013 25 0.6501121491127013} PREDS {{259 0 0 0-6188 {}} {258 0 0 0-5208 {}}} SUCCS {{259 0 0 0-6190 {}} {258 0 0 0-6192 {}} {130 0 0 0-4692 {}}} CYCLES {}}
set a(0-6190) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#74 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1538 LOC {1 0.46514419999999995 25 0.65011225 25 0.65011225 25 0.65011225} PREDS {{259 0 0 0-6189 {}}} SUCCS {{259 0 1.564 0-6191 {}} {130 0 0 0-4692 {}}} CYCLES {}}
set a(0-6191) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#24 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1539 LOC {1 1.0 25 0.877 25 1.0 26 0.254999875 26 0.254999875} PREDS {{259 0 1.564 0-6190 {}}} SUCCS {{258 0 0 0-4692 {}}} CYCLES {}}
set a(0-6192) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#12 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1540 LOC {1 0.46514419999999995 25 0.65011225 25 0.65011225 25 0.65011225} PREDS {{258 0 0 0-6189 {}}} SUCCS {{259 0 1.564 0-6193 {}} {130 0 0 0-4692 {}}} CYCLES {}}
set a(0-6193) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#24 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1541 LOC {1 1.0 25 0.877 25 1.0 26 0.254999875 26 0.254999875} PREDS {{259 0 1.564 0-6192 {}}} SUCCS {{258 0 0 0-4692 {}}} CYCLES {}}
set a(0-6194) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#25(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1542 LOC {26 0.0 26 1.0 26 1.0 26 1.0 26 1.0} PREDS {{128 0 0 0-6185 {}} {772 0 0 0-4692 {}}} SUCCS {{259 0 0 0-4692 {}}} CYCLES {}}
set a(0-6195) {AREA_SCORE {} NAME VEC_LOOP:j:asn#91 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1543 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5052244499999999} PREDS {{774 0 0 0-6240 {}}} SUCCS {{259 0 0 0-6196 {}} {130 0 0 0-6239 {}} {256 0 0 0-6240 {}}} CYCLES {}}
set a(0-6196) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(14:0))(13-3) TYPE READSLICE PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1544 LOC {0 1.0 1 0.0 1 0.0 5 0.5052244499999999} PREDS {{259 0 0 0-6195 {}}} SUCCS {{258 0 0 0-6200 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6197) {AREA_SCORE {} NAME COMP_LOOP:k:asn#97 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1545 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5052244499999999} PREDS {} SUCCS {{259 0 0 0-6198 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6198) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#98 TYPE READSLICE PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1546 LOC {0 1.0 1 0.0 1 0.0 5 0.5052244499999999} PREDS {{259 0 0 0-6197 {}}} SUCCS {{259 0 0 0-6199 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6199) {AREA_SCORE {} NAME VEC_LOOP:conc#71 TYPE CONCATENATE PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1547 LOC {0 1.0 1 0.5052244499999999 1 0.5052244499999999 5 0.5052244499999999} PREDS {{259 0 0 0-6198 {}}} SUCCS {{259 0 0 0-6200 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6200) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME VEC_LOOP:acc#23 TYPE ACCU DELAY {0.77 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1548 LOC {1 0.0 1 0.5052244499999999 1 0.5052244499999999 1 0.6012339403846153 5 0.6012339403846153} PREDS {{259 0 0 0-6199 {}} {258 0 0 0-6196 {}}} SUCCS {{258 0 0 0-6203 {}} {258 0 0 0-6226 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6201) {AREA_SCORE {} NAME VEC_LOOP:j:asn#92 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1549 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.60123405} PREDS {{774 0 0 0-6240 {}}} SUCCS {{259 0 0 0-6202 {}} {130 0 0 0-6239 {}} {256 0 0 0-6240 {}}} CYCLES {}}
set a(0-6202) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(14:0))(2-0)#1 TYPE READSLICE PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1550 LOC {0 1.0 1 0.0 1 0.0 5 0.60123405} PREDS {{259 0 0 0-6201 {}}} SUCCS {{259 0 0 0-6203 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6203) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1551 LOC {1 0.0960096 1 0.60123405 1 0.60123405 5 0.60123405} PREDS {{259 0 0 0-6202 {}} {258 0 0 0-6200 {}}} SUCCS {{259 0 1.955 0-6204 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6204) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#48 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1552 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-6203 {}} {774 0 1.955 0-6234 {}} {774 0 1.955 0-6227 {}}} SUCCS {{258 0 0 0-6219 {}} {256 0 0 0-6227 {}} {258 0 0 0-6229 {}} {256 0 0 0-6234 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6205) {AREA_SCORE {} NAME VEC_LOOP:j:asn#93 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1553 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-6240 {}}} SUCCS {{259 0 0 0-6206 {}} {130 0 0 0-6239 {}} {256 0 0 0-6240 {}}} CYCLES {}}
set a(0-6206) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(14:0))(13-0) TYPE READSLICE PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1554 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6205 {}}} SUCCS {{258 0 0 0-6211 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6207) {AREA_SCORE {} NAME COMP_LOOP:k:asn#98 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1555 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6208 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6208) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#99 TYPE READSLICE PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1556 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6207 {}}} SUCCS {{259 0 0 0-6209 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6209) {AREA_SCORE {} NAME VEC_LOOP:conc#72 TYPE CONCATENATE PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1557 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-6208 {}}} SUCCS {{258 0 0 0-6211 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6210) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1558 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6211 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6211) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-25:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1559 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-6210 {}} {258 0 0 0-6209 {}} {258 0 0 0-6206 {}}} SUCCS {{259 0 1.955 0-6212 {}} {258 0 1.955 0-6234 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6212) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#49 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1560 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-6211 {}} {774 0 1.955 0-6234 {}} {774 0 1.955 0-6227 {}}} SUCCS {{259 0 0 0-6213 {}} {256 0 0 0-6227 {}} {256 0 0 0-6234 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6213) {AREA_SCORE {} NAME COMP_LOOP-25:mult.x TYPE {C-CORE PORT} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1561 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-6212 {}} {128 0 0 0-6217 {}}} SUCCS {{258 0 0 0-6217 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6214) {AREA_SCORE {} NAME COMP_LOOP-25:mult.y TYPE {C-CORE PORT} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1562 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6217 {}}} SUCCS {{258 0 0 0-6217 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6215) {AREA_SCORE {} NAME COMP_LOOP-25:mult.y_ TYPE {C-CORE PORT} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1563 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6217 {}}} SUCCS {{258 0 0 0-6217 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6216) {AREA_SCORE {} NAME COMP_LOOP-25:mult.p TYPE {C-CORE PORT} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1564 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6217 {}}} SUCCS {{259 0 0 0-6217 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6217) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-25:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1565 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-6216 {}} {258 0 0 0-6215 {}} {258 0 0 0-6214 {}} {258 0 0 0-6213 {}}} SUCCS {{128 0 0 0-6213 {}} {128 0 0 0-6214 {}} {128 0 0 0-6215 {}} {128 0 0 0-6216 {}} {259 0 0 0-6218 {}}} CYCLES {}}
set a(0-6218) {AREA_SCORE {} NAME COMP_LOOP-25:mult.return TYPE {C-CORE PORT} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1566 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-6217 {}}} SUCCS {{259 0 0 0-6219 {}} {258 0 0 0-6228 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6219) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-25:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1567 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-6218 {}} {258 0 0 0-6204 {}}} SUCCS {{259 0 0 0-6220 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6220) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.base TYPE {C-CORE PORT} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1568 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-6219 {}} {128 0 0 0-6222 {}}} SUCCS {{258 0 0 0-6222 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6221) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.m TYPE {C-CORE PORT} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1569 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-6222 {}}} SUCCS {{259 0 0 0-6222 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6222) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-25:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1570 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-6221 {}} {258 0 0 0-6220 {}}} SUCCS {{128 0 0 0-6220 {}} {128 0 0 0-6221 {}} {259 0 0 0-6223 {}}} CYCLES {}}
set a(0-6223) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.return TYPE {C-CORE PORT} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1571 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-6222 {}}} SUCCS {{258 0 1.955 0-6227 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6224) {AREA_SCORE {} NAME VEC_LOOP:j:asn#94 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1572 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.60123405} PREDS {{774 0 0 0-6240 {}}} SUCCS {{259 0 0 0-6225 {}} {130 0 0 0-6239 {}} {256 0 0 0-6240 {}}} CYCLES {}}
set a(0-6225) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(14:0))(2-0) TYPE READSLICE PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1573 LOC {0 1.0 1 0.0 1 0.0 7 0.60123405} PREDS {{259 0 0 0-6224 {}}} SUCCS {{259 0 0 0-6226 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6226) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1574 LOC {1 0.0960096 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-6225 {}} {258 0 0 0-6200 {}}} SUCCS {{259 0 1.955 0-6227 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6227) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#48 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1575 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-6227 {}} {259 0 1.955 0-6226 {}} {258 0 1.955 0-6223 {}} {256 0 0 0-6212 {}} {256 0 0 0-6204 {}} {774 0 0 0-6234 {}}} SUCCS {{774 0 1.955 0-6204 {}} {774 0 1.955 0-6212 {}} {774 0 0 0-6227 {}} {258 0 0 0-6234 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6228) {AREA_SCORE {} NAME COMP_LOOP-25:factor2:not TYPE NOT PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1576 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-6218 {}}} SUCCS {{259 0 0 0-6229 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6229) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-25:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1577 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-6228 {}} {258 0 0 0-6204 {}}} SUCCS {{259 0 0 0-6230 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6230) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1578 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-6229 {}} {128 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6232 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6231) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1579 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6232 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6232) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-25:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1580 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-6231 {}} {258 0 0 0-6230 {}}} SUCCS {{128 0 0 0-6230 {}} {128 0 0 0-6231 {}} {259 0 0 0-6233 {}}} CYCLES {}}
set a(0-6233) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1581 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-6232 {}}} SUCCS {{259 0 1.955 0-6234 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6234) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#49 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1582 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-6234 {}} {259 0 1.955 0-6233 {}} {258 0 0 0-6227 {}} {256 0 0 0-6212 {}} {258 0 1.955 0-6211 {}} {256 0 0 0-6204 {}}} SUCCS {{774 0 1.955 0-6204 {}} {774 0 1.955 0-6212 {}} {774 0 0 0-6227 {}} {774 0 0 0-6234 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6235) {AREA_SCORE {} NAME VEC_LOOP:j:asn#95 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1583 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-6240 {}}} SUCCS {{259 0 0 0-6236 {}} {130 0 0 0-6239 {}} {256 0 0 0-6240 {}}} CYCLES {}}
set a(0-6236) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(14:0))(13-0)#1 TYPE READSLICE PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1584 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-6235 {}}} SUCCS {{259 0 0 0-6237 {}} {130 0 0 0-6239 {}}} CYCLES {}}
set a(0-6237) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-25:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1585 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-6236 {}}} SUCCS {{259 0 0 0-6238 {}} {130 0 0 0-6239 {}} {258 0 0 0-6240 {}}} CYCLES {}}
set a(0-6238) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(14:0))(14) TYPE READSLICE PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1586 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6237 {}}} SUCCS {{259 0 0 0-6239 {}}} CYCLES {}}
set a(0-6239) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4692 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1587 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6238 {}} {130 0 0 0-6237 {}} {130 0 0 0-6236 {}} {130 0 0 0-6235 {}} {130 0 0 0-6234 {}} {130 0 0 0-6233 {}} {130 0 0 0-6231 {}} {130 0 0 0-6230 {}} {130 0 0 0-6229 {}} {130 0 0 0-6228 {}} {130 0 0 0-6227 {}} {130 0 0 0-6226 {}} {130 0 0 0-6225 {}} {130 0 0 0-6224 {}} {130 0 0 0-6223 {}} {130 0 0 0-6221 {}} {130 0 0 0-6220 {}} {130 0 0 0-6219 {}} {130 0 0 0-6218 {}} {130 0 0 0-6216 {}} {130 0 0 0-6215 {}} {130 0 0 0-6214 {}} {130 0 0 0-6213 {}} {130 0 0 0-6212 {}} {130 0 0 0-6211 {}} {130 0 0 0-6210 {}} {130 0 0 0-6209 {}} {130 0 0 0-6208 {}} {130 0 0 0-6207 {}} {130 0 0 0-6206 {}} {130 0 0 0-6205 {}} {130 0 0 0-6204 {}} {130 0 0 0-6203 {}} {130 0 0 0-6202 {}} {130 0 0 0-6201 {}} {130 0 0 0-6200 {}} {130 0 0 0-6199 {}} {130 0 0 0-6198 {}} {130 0 0 0-6197 {}} {130 0 0 0-6196 {}} {130 0 0 0-6195 {}}} SUCCS {{129 0 0 0-6240 {}}} CYCLES {}}
set a(0-6240) {AREA_SCORE {} NAME asn(VEC_LOOP:j#25(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4692 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-6240 {}} {129 0 0 0-6239 {}} {258 0 0 0-6237 {}} {256 0 0 0-6235 {}} {256 0 0 0-6224 {}} {256 0 0 0-6205 {}} {256 0 0 0-6201 {}} {256 0 0 0-6195 {}}} SUCCS {{774 0 0 0-6195 {}} {774 0 0 0-6201 {}} {774 0 0 0-6205 {}} {774 0 0 0-6224 {}} {774 0 0 0-6235 {}} {772 0 0 0-6240 {}}} CYCLES {}}
set a(0-4692) {CHI {0-6195 0-6196 0-6197 0-6198 0-6199 0-6200 0-6201 0-6202 0-6203 0-6204 0-6205 0-6206 0-6207 0-6208 0-6209 0-6210 0-6211 0-6212 0-6213 0-6214 0-6215 0-6216 0-6217 0-6218 0-6219 0-6220 0-6221 0-6222 0-6223 0-6224 0-6225 0-6226 0-6227 0-6228 0-6229 0-6230 0-6231 0-6232 0-6233 0-6234 0-6235 0-6236 0-6237 0-6238 0-6239 0-6240} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-25:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1588 LOC {26 1.0 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-6194 {}} {258 0 0 0-6193 {}} {130 0 0 0-6192 {}} {258 0 0 0-6191 {}} {130 0 0 0-6190 {}} {130 0 0 0-6189 {}} {130 0 0 0-6188 {}} {130 0 0 0-6187 {}} {130 0 0 0-6186 {}} {64 0 0 0-6185 {}} {64 0 0 0-4691 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-6194 {}} {131 0 0 0-6241 {}} {130 0 0 0-6242 {}} {130 0 0 0-6243 {}} {130 0 0 0-6244 {}} {130 0 0 0-6245 {}} {130 0 0 0-6246 {}} {130 0 0 0-6247 {}} {130 0 0 0-6248 {}} {130 0 0 0-6249 {}} {130 0 0 0-6250 {}} {64 0 0 0-4693 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6241) {AREA_SCORE {} NAME COMP_LOOP-26:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1589 LOC {26 1.0 27 0.90158655 27 0.90158655 27 0.90158655} PREDS {{131 0 0 0-4692 {}}} SUCCS {{259 0 0 0-6242 {}} {130 0 0 0-6250 {}}} CYCLES {}}
set a(0-6242) {AREA_SCORE {} NAME COMP_LOOP-26:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1590 LOC {26 1.0 27 0.90158655 27 0.90158655 27 0.90158655} PREDS {{259 0 0 0-6241 {}} {130 0 0 0-4692 {}}} SUCCS {{259 0 0 0-6243 {}} {130 0 0 0-6250 {}}} CYCLES {}}
set a(0-6243) {AREA_SCORE {} NAME COMP_LOOP-26:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1591 LOC {26 1.0 27 0.90158655 27 0.90158655 27 0.90158655} PREDS {{259 0 0 0-6242 {}} {130 0 0 0-4692 {}}} SUCCS {{258 0 0 0-6247 {}} {130 0 0 0-6250 {}}} CYCLES {}}
set a(0-6244) {AREA_SCORE {} NAME COMP_LOOP:k:asn#99 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1592 LOC {26 1.0 27 0.0 27 0.0 27 0.0 27 0.90158655} PREDS {{130 0 0 0-4692 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6245 {}} {130 0 0 0-6250 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6245) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#100 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1593 LOC {26 1.0 27 0.0 27 0.0 27 0.90158655} PREDS {{259 0 0 0-6244 {}} {130 0 0 0-4692 {}}} SUCCS {{259 0 0 0-6246 {}} {130 0 0 0-6250 {}}} CYCLES {}}
set a(0-6246) {AREA_SCORE {} NAME COMP_LOOP:conc#75 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1594 LOC {26 1.0 27 0.90158655 27 0.90158655 27 0.90158655} PREDS {{259 0 0 0-6245 {}} {130 0 0 0-4692 {}}} SUCCS {{259 0 0 0-6247 {}} {130 0 0 0-6250 {}}} CYCLES {}}
set a(0-6247) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-26:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1595 LOC {27 0.0 27 0.90158655 27 0.90158655 27 0.9999998865384615 27 0.9999998865384615} PREDS {{259 0 0 0-6246 {}} {258 0 0 0-6243 {}} {130 0 0 0-4692 {}}} SUCCS {{259 0 0 0-6248 {}} {130 0 0 0-6250 {}}} CYCLES {}}
set a(0-6248) {AREA_SCORE {} NAME COMP_LOOP-26:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1596 LOC {27 0.09841345 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-6247 {}} {130 0 0 0-4692 {}}} SUCCS {{259 0 0 0-6249 {}} {130 0 0 0-6250 {}}} CYCLES {}}
set a(0-6249) {AREA_SCORE {} NAME COMP_LOOP-26:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1597 LOC {27 0.09841345 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-6248 {}} {130 0 0 0-4692 {}}} SUCCS {{259 0 0 0-6250 {}}} CYCLES {}}
set a(0-6250) {AREA_SCORE {} NAME COMP_LOOP-26:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1598 LOC {27 0.09841345 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-6249 {}} {130 0 0 0-6248 {}} {130 0 0 0-6247 {}} {130 0 0 0-6246 {}} {130 0 0 0-6245 {}} {130 0 0 0-6244 {}} {130 0 0 0-6243 {}} {130 0 0 0-6242 {}} {130 0 0 0-6241 {}} {130 0 0 0-4692 {}}} SUCCS {{128 0 0 0-6257 {}} {64 0 0 0-4693 {}}} CYCLES {}}
set a(0-6251) {AREA_SCORE {} NAME COMP_LOOP:k:asn#100 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1599 LOC {0 1.0 26 0.0 26 0.0 26 0.0 26 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6252 {}} {130 0 0 0-4693 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6252) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#101 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1600 LOC {0 1.0 26 0.0 26 0.0 26 0.24947124999999998} PREDS {{259 0 0 0-6251 {}}} SUCCS {{259 0 0 0-6253 {}} {130 0 0 0-4693 {}}} CYCLES {}}
set a(0-6253) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#25 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1601 LOC {0 1.0 26 0.24947124999999998 26 0.24947124999999998 26 0.24947124999999998} PREDS {{259 0 0 0-6252 {}}} SUCCS {{259 0 0 0-6254 {}} {130 0 0 0-4693 {}}} CYCLES {}}
set a(0-6254) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-26:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1602 LOC {1 0.0645032 26 0.24947124999999998 26 0.24947124999999998 26 0.6501121491127013 26 0.6501121491127013} PREDS {{259 0 0 0-6253 {}} {258 0 0 0-4782 {}}} SUCCS {{259 0 1.564 0-6255 {}} {258 0 1.564 0-6256 {}} {130 0 0 0-4693 {}}} CYCLES {}}
set a(0-6255) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#25 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1603 LOC {1 1.0 26 0.877 26 1.0 27 0.254999875 27 0.254999875} PREDS {{259 0 1.564 0-6254 {}}} SUCCS {{258 0 0 0-4693 {}}} CYCLES {}}
set a(0-6256) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#25 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1604 LOC {1 1.0 26 0.877 26 1.0 27 0.254999875 27 0.254999875} PREDS {{258 0 1.564 0-6254 {}}} SUCCS {{258 0 0 0-4693 {}}} CYCLES {}}
set a(0-6257) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#26(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1605 LOC {27 0.0 27 1.0 27 1.0 27 1.0 27 1.0} PREDS {{128 0 0 0-6250 {}} {772 0 0 0-4693 {}}} SUCCS {{259 0 0 0-4693 {}}} CYCLES {}}
set a(0-6258) {AREA_SCORE {} NAME VEC_LOOP:j:asn#96 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1606 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {{774 0 0 0-6297 {}}} SUCCS {{259 0 0 0-6259 {}} {130 0 0 0-6296 {}} {256 0 0 0-6297 {}}} CYCLES {}}
set a(0-6259) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#26(14:0))(13-0) TYPE READSLICE PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1607 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-6258 {}}} SUCCS {{258 0 0 0-6263 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6260) {AREA_SCORE {} NAME COMP_LOOP:k:asn#101 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1608 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {} SUCCS {{259 0 0 0-6261 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6261) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#102 TYPE READSLICE PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1609 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-6260 {}}} SUCCS {{259 0 0 0-6262 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6262) {AREA_SCORE {} NAME VEC_LOOP:conc#74 TYPE CONCATENATE PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1610 LOC {0 1.0 1 0.50342155 1 0.50342155 5 0.50342155} PREDS {{259 0 0 0-6261 {}}} SUCCS {{259 0 0 0-6263 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6263) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-26:VEC_LOOP:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1611 LOC {1 0.0 1 0.50342155 1 0.50342155 1 0.601233925 5 0.601233925} PREDS {{259 0 0 0-6262 {}} {258 0 0 0-6259 {}}} SUCCS {{259 0 1.955 0-6264 {}} {258 0 1.955 0-6284 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6264) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#50 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1612 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-6263 {}} {774 0 1.955 0-6291 {}} {774 0 1.955 0-6284 {}}} SUCCS {{258 0 0 0-6279 {}} {256 0 0 0-6284 {}} {258 0 0 0-6286 {}} {256 0 0 0-6291 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6265) {AREA_SCORE {} NAME VEC_LOOP:j:asn#97 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1613 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-6297 {}}} SUCCS {{259 0 0 0-6266 {}} {130 0 0 0-6296 {}} {256 0 0 0-6297 {}}} CYCLES {}}
set a(0-6266) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#26(14:0))(13-0)#1 TYPE READSLICE PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1614 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6265 {}}} SUCCS {{258 0 0 0-6271 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6267) {AREA_SCORE {} NAME COMP_LOOP:k:asn#102 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1615 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6268 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6268) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#103 TYPE READSLICE PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1616 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6267 {}}} SUCCS {{259 0 0 0-6269 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6269) {AREA_SCORE {} NAME VEC_LOOP:conc#75 TYPE CONCATENATE PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1617 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-6268 {}}} SUCCS {{258 0 0 0-6271 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6270) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1618 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6271 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6271) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-26:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1619 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-6270 {}} {258 0 0 0-6269 {}} {258 0 0 0-6266 {}}} SUCCS {{259 0 1.955 0-6272 {}} {258 0 1.955 0-6291 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6272) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#51 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1620 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-6271 {}} {774 0 1.955 0-6291 {}} {774 0 1.955 0-6284 {}}} SUCCS {{259 0 0 0-6273 {}} {256 0 0 0-6284 {}} {256 0 0 0-6291 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6273) {AREA_SCORE {} NAME COMP_LOOP-26:mult.x TYPE {C-CORE PORT} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1621 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-6272 {}} {128 0 0 0-6277 {}}} SUCCS {{258 0 0 0-6277 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6274) {AREA_SCORE {} NAME COMP_LOOP-26:mult.y TYPE {C-CORE PORT} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1622 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6277 {}}} SUCCS {{258 0 0 0-6277 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6275) {AREA_SCORE {} NAME COMP_LOOP-26:mult.y_ TYPE {C-CORE PORT} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1623 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6277 {}}} SUCCS {{258 0 0 0-6277 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6276) {AREA_SCORE {} NAME COMP_LOOP-26:mult.p TYPE {C-CORE PORT} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1624 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6277 {}}} SUCCS {{259 0 0 0-6277 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6277) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-26:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1625 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-6276 {}} {258 0 0 0-6275 {}} {258 0 0 0-6274 {}} {258 0 0 0-6273 {}}} SUCCS {{128 0 0 0-6273 {}} {128 0 0 0-6274 {}} {128 0 0 0-6275 {}} {128 0 0 0-6276 {}} {259 0 0 0-6278 {}}} CYCLES {}}
set a(0-6278) {AREA_SCORE {} NAME COMP_LOOP-26:mult.return TYPE {C-CORE PORT} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1626 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-6277 {}}} SUCCS {{259 0 0 0-6279 {}} {258 0 0 0-6285 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6279) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1627 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-6278 {}} {258 0 0 0-6264 {}}} SUCCS {{259 0 0 0-6280 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6280) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.base TYPE {C-CORE PORT} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1628 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-6279 {}} {128 0 0 0-6282 {}}} SUCCS {{258 0 0 0-6282 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6281) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.m TYPE {C-CORE PORT} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1629 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-6282 {}}} SUCCS {{259 0 0 0-6282 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6282) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-26:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1630 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-6281 {}} {258 0 0 0-6280 {}}} SUCCS {{128 0 0 0-6280 {}} {128 0 0 0-6281 {}} {259 0 0 0-6283 {}}} CYCLES {}}
set a(0-6283) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.return TYPE {C-CORE PORT} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1631 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-6282 {}}} SUCCS {{259 0 1.955 0-6284 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6284) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#50 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1632 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-6284 {}} {259 0 1.955 0-6283 {}} {256 0 0 0-6272 {}} {256 0 0 0-6264 {}} {258 0 1.955 0-6263 {}} {774 0 0 0-6291 {}}} SUCCS {{774 0 1.955 0-6264 {}} {774 0 1.955 0-6272 {}} {774 0 0 0-6284 {}} {258 0 0 0-6291 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6285) {AREA_SCORE {} NAME COMP_LOOP-26:factor2:not TYPE NOT PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1633 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-6278 {}}} SUCCS {{259 0 0 0-6286 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6286) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1634 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-6285 {}} {258 0 0 0-6264 {}}} SUCCS {{259 0 0 0-6287 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6287) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1635 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-6286 {}} {128 0 0 0-6289 {}}} SUCCS {{258 0 0 0-6289 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6288) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1636 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-6289 {}}} SUCCS {{259 0 0 0-6289 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6289) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-26:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1637 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-6288 {}} {258 0 0 0-6287 {}}} SUCCS {{128 0 0 0-6287 {}} {128 0 0 0-6288 {}} {259 0 0 0-6290 {}}} CYCLES {}}
set a(0-6290) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1638 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-6289 {}}} SUCCS {{259 0 1.955 0-6291 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6291) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#51 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1639 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-6291 {}} {259 0 1.955 0-6290 {}} {258 0 0 0-6284 {}} {256 0 0 0-6272 {}} {258 0 1.955 0-6271 {}} {256 0 0 0-6264 {}}} SUCCS {{774 0 1.955 0-6264 {}} {774 0 1.955 0-6272 {}} {774 0 0 0-6284 {}} {774 0 0 0-6291 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6292) {AREA_SCORE {} NAME VEC_LOOP:j:asn#98 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1640 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-6297 {}}} SUCCS {{259 0 0 0-6293 {}} {130 0 0 0-6296 {}} {256 0 0 0-6297 {}}} CYCLES {}}
set a(0-6293) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#26(14:0))(13-0)#2 TYPE READSLICE PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1641 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-6292 {}}} SUCCS {{259 0 0 0-6294 {}} {130 0 0 0-6296 {}}} CYCLES {}}
set a(0-6294) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-26:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1642 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-6293 {}}} SUCCS {{259 0 0 0-6295 {}} {130 0 0 0-6296 {}} {258 0 0 0-6297 {}}} CYCLES {}}
set a(0-6295) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#26(14:0))(14) TYPE READSLICE PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1643 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6294 {}}} SUCCS {{259 0 0 0-6296 {}}} CYCLES {}}
set a(0-6296) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4693 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1644 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6295 {}} {130 0 0 0-6294 {}} {130 0 0 0-6293 {}} {130 0 0 0-6292 {}} {130 0 0 0-6291 {}} {130 0 0 0-6290 {}} {130 0 0 0-6288 {}} {130 0 0 0-6287 {}} {130 0 0 0-6286 {}} {130 0 0 0-6285 {}} {130 0 0 0-6284 {}} {130 0 0 0-6283 {}} {130 0 0 0-6281 {}} {130 0 0 0-6280 {}} {130 0 0 0-6279 {}} {130 0 0 0-6278 {}} {130 0 0 0-6276 {}} {130 0 0 0-6275 {}} {130 0 0 0-6274 {}} {130 0 0 0-6273 {}} {130 0 0 0-6272 {}} {130 0 0 0-6271 {}} {130 0 0 0-6270 {}} {130 0 0 0-6269 {}} {130 0 0 0-6268 {}} {130 0 0 0-6267 {}} {130 0 0 0-6266 {}} {130 0 0 0-6265 {}} {130 0 0 0-6264 {}} {130 0 0 0-6263 {}} {130 0 0 0-6262 {}} {130 0 0 0-6261 {}} {130 0 0 0-6260 {}} {130 0 0 0-6259 {}} {130 0 0 0-6258 {}}} SUCCS {{129 0 0 0-6297 {}}} CYCLES {}}
set a(0-6297) {AREA_SCORE {} NAME asn(VEC_LOOP:j#26(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4693 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-6297 {}} {129 0 0 0-6296 {}} {258 0 0 0-6294 {}} {256 0 0 0-6292 {}} {256 0 0 0-6265 {}} {256 0 0 0-6258 {}}} SUCCS {{774 0 0 0-6258 {}} {774 0 0 0-6265 {}} {774 0 0 0-6292 {}} {772 0 0 0-6297 {}}} CYCLES {}}
set a(0-4693) {CHI {0-6258 0-6259 0-6260 0-6261 0-6262 0-6263 0-6264 0-6265 0-6266 0-6267 0-6268 0-6269 0-6270 0-6271 0-6272 0-6273 0-6274 0-6275 0-6276 0-6277 0-6278 0-6279 0-6280 0-6281 0-6282 0-6283 0-6284 0-6285 0-6286 0-6287 0-6288 0-6289 0-6290 0-6291 0-6292 0-6293 0-6294 0-6295 0-6296 0-6297} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-26:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1645 LOC {27 1.0 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-6257 {}} {258 0 0 0-6256 {}} {258 0 0 0-6255 {}} {130 0 0 0-6254 {}} {130 0 0 0-6253 {}} {130 0 0 0-6252 {}} {130 0 0 0-6251 {}} {64 0 0 0-6250 {}} {64 0 0 0-4692 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-6257 {}} {131 0 0 0-6298 {}} {130 0 0 0-6299 {}} {130 0 0 0-6300 {}} {130 0 0 0-6301 {}} {130 0 0 0-6302 {}} {130 0 0 0-6303 {}} {130 0 0 0-6304 {}} {130 0 0 0-6305 {}} {130 0 0 0-6306 {}} {130 0 0 0-6307 {}} {64 0 0 0-4694 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6298) {AREA_SCORE {} NAME COMP_LOOP-27:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1646 LOC {27 1.0 28 0.90158655 28 0.90158655 28 0.90158655} PREDS {{131 0 0 0-4693 {}}} SUCCS {{259 0 0 0-6299 {}} {130 0 0 0-6307 {}}} CYCLES {}}
set a(0-6299) {AREA_SCORE {} NAME COMP_LOOP-27:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1647 LOC {27 1.0 28 0.90158655 28 0.90158655 28 0.90158655} PREDS {{259 0 0 0-6298 {}} {130 0 0 0-4693 {}}} SUCCS {{259 0 0 0-6300 {}} {130 0 0 0-6307 {}}} CYCLES {}}
set a(0-6300) {AREA_SCORE {} NAME COMP_LOOP-27:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1648 LOC {27 1.0 28 0.90158655 28 0.90158655 28 0.90158655} PREDS {{259 0 0 0-6299 {}} {130 0 0 0-4693 {}}} SUCCS {{258 0 0 0-6304 {}} {130 0 0 0-6307 {}}} CYCLES {}}
set a(0-6301) {AREA_SCORE {} NAME COMP_LOOP:k:asn#103 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1649 LOC {27 1.0 28 0.0 28 0.0 28 0.0 28 0.90158655} PREDS {{130 0 0 0-4693 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6302 {}} {130 0 0 0-6307 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6302) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#104 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1650 LOC {27 1.0 28 0.0 28 0.0 28 0.90158655} PREDS {{259 0 0 0-6301 {}} {130 0 0 0-4693 {}}} SUCCS {{259 0 0 0-6303 {}} {130 0 0 0-6307 {}}} CYCLES {}}
set a(0-6303) {AREA_SCORE {} NAME COMP_LOOP:conc#78 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1651 LOC {27 1.0 28 0.90158655 28 0.90158655 28 0.90158655} PREDS {{259 0 0 0-6302 {}} {130 0 0 0-4693 {}}} SUCCS {{259 0 0 0-6304 {}} {130 0 0 0-6307 {}}} CYCLES {}}
set a(0-6304) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-27:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1652 LOC {28 0.0 28 0.90158655 28 0.90158655 28 0.9999998865384615 28 0.9999998865384615} PREDS {{259 0 0 0-6303 {}} {258 0 0 0-6300 {}} {130 0 0 0-4693 {}}} SUCCS {{259 0 0 0-6305 {}} {130 0 0 0-6307 {}}} CYCLES {}}
set a(0-6305) {AREA_SCORE {} NAME COMP_LOOP-27:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1653 LOC {28 0.09841345 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-6304 {}} {130 0 0 0-4693 {}}} SUCCS {{259 0 0 0-6306 {}} {130 0 0 0-6307 {}}} CYCLES {}}
set a(0-6306) {AREA_SCORE {} NAME COMP_LOOP-27:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1654 LOC {28 0.09841345 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-6305 {}} {130 0 0 0-4693 {}}} SUCCS {{259 0 0 0-6307 {}}} CYCLES {}}
set a(0-6307) {AREA_SCORE {} NAME COMP_LOOP-27:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1655 LOC {28 0.09841345 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-6306 {}} {130 0 0 0-6305 {}} {130 0 0 0-6304 {}} {130 0 0 0-6303 {}} {130 0 0 0-6302 {}} {130 0 0 0-6301 {}} {130 0 0 0-6300 {}} {130 0 0 0-6299 {}} {130 0 0 0-6298 {}} {130 0 0 0-4693 {}}} SUCCS {{128 0 0 0-6316 {}} {64 0 0 0-4694 {}}} CYCLES {}}
set a(0-6308) {AREA_SCORE {} NAME COMP_LOOP:k:asn#104 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1656 LOC {0 1.0 27 0.0 27 0.0 27 0.0 27 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6309 {}} {130 0 0 0-4694 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6309) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#105 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1657 LOC {0 1.0 27 0.0 27 0.0 27 0.24947124999999998} PREDS {{259 0 0 0-6308 {}}} SUCCS {{259 0 0 0-6310 {}} {130 0 0 0-4694 {}}} CYCLES {}}
set a(0-6310) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#26 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1658 LOC {0 1.0 27 0.24947124999999998 27 0.24947124999999998 27 0.24947124999999998} PREDS {{259 0 0 0-6309 {}}} SUCCS {{259 0 0 0-6311 {}} {130 0 0 0-4694 {}}} CYCLES {}}
set a(0-6311) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-27:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1659 LOC {1 0.0645032 27 0.24947124999999998 27 0.24947124999999998 27 0.6501121491127013 27 0.6501121491127013} PREDS {{259 0 0 0-6310 {}} {258 0 0 0-4840 {}}} SUCCS {{259 0 0 0-6312 {}} {258 0 0 0-6314 {}} {130 0 0 0-4694 {}}} CYCLES {}}
set a(0-6312) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#75 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1660 LOC {1 0.46514419999999995 27 0.65011225 27 0.65011225 27 0.65011225} PREDS {{259 0 0 0-6311 {}}} SUCCS {{259 0 1.564 0-6313 {}} {130 0 0 0-4694 {}}} CYCLES {}}
set a(0-6313) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#26 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1661 LOC {1 1.0 27 0.877 27 1.0 28 0.254999875 28 0.254999875} PREDS {{259 0 1.564 0-6312 {}}} SUCCS {{258 0 0 0-4694 {}}} CYCLES {}}
set a(0-6314) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#13 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1662 LOC {1 0.46514419999999995 27 0.65011225 27 0.65011225 27 0.65011225} PREDS {{258 0 0 0-6311 {}}} SUCCS {{259 0 1.564 0-6315 {}} {130 0 0 0-4694 {}}} CYCLES {}}
set a(0-6315) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#26 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1663 LOC {1 1.0 27 0.877 27 1.0 28 0.254999875 28 0.254999875} PREDS {{259 0 1.564 0-6314 {}}} SUCCS {{258 0 0 0-4694 {}}} CYCLES {}}
set a(0-6316) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#27(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1664 LOC {28 0.0 28 1.0 28 1.0 28 1.0 28 1.0} PREDS {{128 0 0 0-6307 {}} {772 0 0 0-4694 {}}} SUCCS {{259 0 0 0-4694 {}}} CYCLES {}}
set a(0-6317) {AREA_SCORE {} NAME VEC_LOOP:j:asn#99 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1665 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50402255} PREDS {{774 0 0 0-6362 {}}} SUCCS {{259 0 0 0-6318 {}} {130 0 0 0-6361 {}} {256 0 0 0-6362 {}}} CYCLES {}}
set a(0-6318) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(14:0))(13-1) TYPE READSLICE PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1666 LOC {0 1.0 1 0.0 1 0.0 5 0.50402255} PREDS {{259 0 0 0-6317 {}}} SUCCS {{258 0 0 0-6322 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6319) {AREA_SCORE {} NAME COMP_LOOP:k:asn#105 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1667 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50402255} PREDS {} SUCCS {{259 0 0 0-6320 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6320) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#106 TYPE READSLICE PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1668 LOC {0 1.0 1 0.0 1 0.0 5 0.50402255} PREDS {{259 0 0 0-6319 {}}} SUCCS {{259 0 0 0-6321 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6321) {AREA_SCORE {} NAME VEC_LOOP:conc#77 TYPE CONCATENATE PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1669 LOC {0 1.0 1 0.50402255 1 0.50402255 5 0.50402255} PREDS {{259 0 0 0-6320 {}}} SUCCS {{259 0 0 0-6322 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6322) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#24 TYPE ACCU DELAY {0.78 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1670 LOC {1 0.0 1 0.50402255 1 0.50402255 1 0.6012339634615385 5 0.6012339634615385} PREDS {{259 0 0 0-6321 {}} {258 0 0 0-6318 {}}} SUCCS {{258 0 0 0-6325 {}} {258 0 0 0-6348 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6323) {AREA_SCORE {} NAME VEC_LOOP:j:asn#100 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1671 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.60123405} PREDS {{774 0 0 0-6362 {}}} SUCCS {{259 0 0 0-6324 {}} {130 0 0 0-6361 {}} {256 0 0 0-6362 {}}} CYCLES {}}
set a(0-6324) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(14:0))(0)#1 TYPE READSLICE PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1672 LOC {0 1.0 1 0.0 1 0.0 5 0.60123405} PREDS {{259 0 0 0-6323 {}}} SUCCS {{259 0 0 0-6325 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6325) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1673 LOC {1 0.09721149999999999 1 0.60123405 1 0.60123405 5 0.60123405} PREDS {{259 0 0 0-6324 {}} {258 0 0 0-6322 {}}} SUCCS {{259 0 1.955 0-6326 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6326) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#52 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1674 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-6325 {}} {774 0 1.955 0-6356 {}} {774 0 1.955 0-6349 {}}} SUCCS {{258 0 0 0-6341 {}} {256 0 0 0-6349 {}} {258 0 0 0-6351 {}} {256 0 0 0-6356 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6327) {AREA_SCORE {} NAME VEC_LOOP:j:asn#101 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1675 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-6362 {}}} SUCCS {{259 0 0 0-6328 {}} {130 0 0 0-6361 {}} {256 0 0 0-6362 {}}} CYCLES {}}
set a(0-6328) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(14:0))(13-0) TYPE READSLICE PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1676 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6327 {}}} SUCCS {{258 0 0 0-6333 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6329) {AREA_SCORE {} NAME COMP_LOOP:k:asn#106 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1677 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6330 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6330) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#107 TYPE READSLICE PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1678 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6329 {}}} SUCCS {{259 0 0 0-6331 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6331) {AREA_SCORE {} NAME VEC_LOOP:conc#78 TYPE CONCATENATE PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1679 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-6330 {}}} SUCCS {{258 0 0 0-6333 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6332) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1680 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6333 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6333) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-27:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1681 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-6332 {}} {258 0 0 0-6331 {}} {258 0 0 0-6328 {}}} SUCCS {{259 0 1.955 0-6334 {}} {258 0 1.955 0-6356 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6334) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#53 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1682 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-6333 {}} {774 0 1.955 0-6356 {}} {774 0 1.955 0-6349 {}}} SUCCS {{259 0 0 0-6335 {}} {256 0 0 0-6349 {}} {256 0 0 0-6356 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6335) {AREA_SCORE {} NAME COMP_LOOP-27:mult.x TYPE {C-CORE PORT} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1683 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-6334 {}} {128 0 0 0-6339 {}}} SUCCS {{258 0 0 0-6339 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6336) {AREA_SCORE {} NAME COMP_LOOP-27:mult.y TYPE {C-CORE PORT} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1684 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6339 {}}} SUCCS {{258 0 0 0-6339 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6337) {AREA_SCORE {} NAME COMP_LOOP-27:mult.y_ TYPE {C-CORE PORT} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1685 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6339 {}}} SUCCS {{258 0 0 0-6339 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6338) {AREA_SCORE {} NAME COMP_LOOP-27:mult.p TYPE {C-CORE PORT} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1686 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6339 {}}} SUCCS {{259 0 0 0-6339 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6339) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-27:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1687 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-6338 {}} {258 0 0 0-6337 {}} {258 0 0 0-6336 {}} {258 0 0 0-6335 {}}} SUCCS {{128 0 0 0-6335 {}} {128 0 0 0-6336 {}} {128 0 0 0-6337 {}} {128 0 0 0-6338 {}} {259 0 0 0-6340 {}}} CYCLES {}}
set a(0-6340) {AREA_SCORE {} NAME COMP_LOOP-27:mult.return TYPE {C-CORE PORT} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1688 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-6339 {}}} SUCCS {{259 0 0 0-6341 {}} {258 0 0 0-6350 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6341) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-27:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1689 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-6340 {}} {258 0 0 0-6326 {}}} SUCCS {{259 0 0 0-6342 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6342) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.base TYPE {C-CORE PORT} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1690 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-6341 {}} {128 0 0 0-6344 {}}} SUCCS {{258 0 0 0-6344 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6343) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.m TYPE {C-CORE PORT} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1691 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-6344 {}}} SUCCS {{259 0 0 0-6344 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6344) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-27:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1692 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-6343 {}} {258 0 0 0-6342 {}}} SUCCS {{128 0 0 0-6342 {}} {128 0 0 0-6343 {}} {259 0 0 0-6345 {}}} CYCLES {}}
set a(0-6345) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.return TYPE {C-CORE PORT} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1693 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-6344 {}}} SUCCS {{258 0 1.955 0-6349 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6346) {AREA_SCORE {} NAME VEC_LOOP:j:asn#102 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1694 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.60123405} PREDS {{774 0 0 0-6362 {}}} SUCCS {{259 0 0 0-6347 {}} {130 0 0 0-6361 {}} {256 0 0 0-6362 {}}} CYCLES {}}
set a(0-6347) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(14:0))(0) TYPE READSLICE PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1695 LOC {0 1.0 1 0.0 1 0.0 7 0.60123405} PREDS {{259 0 0 0-6346 {}}} SUCCS {{259 0 0 0-6348 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6348) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1696 LOC {1 0.09721149999999999 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-6347 {}} {258 0 0 0-6322 {}}} SUCCS {{259 0 1.955 0-6349 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6349) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#52 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1697 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-6349 {}} {259 0 1.955 0-6348 {}} {258 0 1.955 0-6345 {}} {256 0 0 0-6334 {}} {256 0 0 0-6326 {}} {774 0 0 0-6356 {}}} SUCCS {{774 0 1.955 0-6326 {}} {774 0 1.955 0-6334 {}} {774 0 0 0-6349 {}} {258 0 0 0-6356 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6350) {AREA_SCORE {} NAME COMP_LOOP-27:factor2:not TYPE NOT PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1698 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-6340 {}}} SUCCS {{259 0 0 0-6351 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6351) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-27:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1699 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-6350 {}} {258 0 0 0-6326 {}}} SUCCS {{259 0 0 0-6352 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6352) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1700 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-6351 {}} {128 0 0 0-6354 {}}} SUCCS {{258 0 0 0-6354 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6353) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1701 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-6354 {}}} SUCCS {{259 0 0 0-6354 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6354) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-27:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1702 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-6353 {}} {258 0 0 0-6352 {}}} SUCCS {{128 0 0 0-6352 {}} {128 0 0 0-6353 {}} {259 0 0 0-6355 {}}} CYCLES {}}
set a(0-6355) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1703 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-6354 {}}} SUCCS {{259 0 1.955 0-6356 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6356) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#53 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1704 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-6356 {}} {259 0 1.955 0-6355 {}} {258 0 0 0-6349 {}} {256 0 0 0-6334 {}} {258 0 1.955 0-6333 {}} {256 0 0 0-6326 {}}} SUCCS {{774 0 1.955 0-6326 {}} {774 0 1.955 0-6334 {}} {774 0 0 0-6349 {}} {774 0 0 0-6356 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6357) {AREA_SCORE {} NAME VEC_LOOP:j:asn#103 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1705 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-6362 {}}} SUCCS {{259 0 0 0-6358 {}} {130 0 0 0-6361 {}} {256 0 0 0-6362 {}}} CYCLES {}}
set a(0-6358) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(14:0))(13-0)#1 TYPE READSLICE PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1706 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-6357 {}}} SUCCS {{259 0 0 0-6359 {}} {130 0 0 0-6361 {}}} CYCLES {}}
set a(0-6359) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-27:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1707 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-6358 {}}} SUCCS {{259 0 0 0-6360 {}} {130 0 0 0-6361 {}} {258 0 0 0-6362 {}}} CYCLES {}}
set a(0-6360) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(14:0))(14) TYPE READSLICE PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1708 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6359 {}}} SUCCS {{259 0 0 0-6361 {}}} CYCLES {}}
set a(0-6361) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4694 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1709 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6360 {}} {130 0 0 0-6359 {}} {130 0 0 0-6358 {}} {130 0 0 0-6357 {}} {130 0 0 0-6356 {}} {130 0 0 0-6355 {}} {130 0 0 0-6353 {}} {130 0 0 0-6352 {}} {130 0 0 0-6351 {}} {130 0 0 0-6350 {}} {130 0 0 0-6349 {}} {130 0 0 0-6348 {}} {130 0 0 0-6347 {}} {130 0 0 0-6346 {}} {130 0 0 0-6345 {}} {130 0 0 0-6343 {}} {130 0 0 0-6342 {}} {130 0 0 0-6341 {}} {130 0 0 0-6340 {}} {130 0 0 0-6338 {}} {130 0 0 0-6337 {}} {130 0 0 0-6336 {}} {130 0 0 0-6335 {}} {130 0 0 0-6334 {}} {130 0 0 0-6333 {}} {130 0 0 0-6332 {}} {130 0 0 0-6331 {}} {130 0 0 0-6330 {}} {130 0 0 0-6329 {}} {130 0 0 0-6328 {}} {130 0 0 0-6327 {}} {130 0 0 0-6326 {}} {130 0 0 0-6325 {}} {130 0 0 0-6324 {}} {130 0 0 0-6323 {}} {130 0 0 0-6322 {}} {130 0 0 0-6321 {}} {130 0 0 0-6320 {}} {130 0 0 0-6319 {}} {130 0 0 0-6318 {}} {130 0 0 0-6317 {}}} SUCCS {{129 0 0 0-6362 {}}} CYCLES {}}
set a(0-6362) {AREA_SCORE {} NAME asn(VEC_LOOP:j#27(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4694 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-6362 {}} {129 0 0 0-6361 {}} {258 0 0 0-6359 {}} {256 0 0 0-6357 {}} {256 0 0 0-6346 {}} {256 0 0 0-6327 {}} {256 0 0 0-6323 {}} {256 0 0 0-6317 {}}} SUCCS {{774 0 0 0-6317 {}} {774 0 0 0-6323 {}} {774 0 0 0-6327 {}} {774 0 0 0-6346 {}} {774 0 0 0-6357 {}} {772 0 0 0-6362 {}}} CYCLES {}}
set a(0-4694) {CHI {0-6317 0-6318 0-6319 0-6320 0-6321 0-6322 0-6323 0-6324 0-6325 0-6326 0-6327 0-6328 0-6329 0-6330 0-6331 0-6332 0-6333 0-6334 0-6335 0-6336 0-6337 0-6338 0-6339 0-6340 0-6341 0-6342 0-6343 0-6344 0-6345 0-6346 0-6347 0-6348 0-6349 0-6350 0-6351 0-6352 0-6353 0-6354 0-6355 0-6356 0-6357 0-6358 0-6359 0-6360 0-6361 0-6362} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-27:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1710 LOC {28 1.0 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-6316 {}} {258 0 0 0-6315 {}} {130 0 0 0-6314 {}} {258 0 0 0-6313 {}} {130 0 0 0-6312 {}} {130 0 0 0-6311 {}} {130 0 0 0-6310 {}} {130 0 0 0-6309 {}} {130 0 0 0-6308 {}} {64 0 0 0-6307 {}} {64 0 0 0-4693 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-6316 {}} {131 0 0 0-6363 {}} {130 0 0 0-6364 {}} {130 0 0 0-6365 {}} {130 0 0 0-6366 {}} {130 0 0 0-6367 {}} {130 0 0 0-6368 {}} {130 0 0 0-6369 {}} {130 0 0 0-6370 {}} {130 0 0 0-6371 {}} {130 0 0 0-6372 {}} {64 0 0 0-4695 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6363) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-3)#3 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1711 LOC {28 1.0 29 0.9027885 29 0.9027885 29 0.9027885} PREDS {{131 0 0 0-4694 {}}} SUCCS {{259 0 0 0-6364 {}} {130 0 0 0-6372 {}}} CYCLES {}}
set a(0-6364) {AREA_SCORE {} NAME COMP_LOOP-28:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1712 LOC {28 1.0 29 0.9027885 29 0.9027885 29 0.9027885} PREDS {{259 0 0 0-6363 {}} {130 0 0 0-4694 {}}} SUCCS {{259 0 0 0-6365 {}} {130 0 0 0-6372 {}}} CYCLES {}}
set a(0-6365) {AREA_SCORE {} NAME COMP_LOOP-28:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1713 LOC {28 1.0 29 0.9027885 29 0.9027885 29 0.9027885} PREDS {{259 0 0 0-6364 {}} {130 0 0 0-4694 {}}} SUCCS {{258 0 0 0-6369 {}} {130 0 0 0-6372 {}}} CYCLES {}}
set a(0-6366) {AREA_SCORE {} NAME COMP_LOOP:k:asn#107 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1714 LOC {28 1.0 29 0.0 29 0.0 29 0.0 29 0.9027885} PREDS {{130 0 0 0-4694 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6367 {}} {130 0 0 0-6372 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6367) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#108 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1715 LOC {28 1.0 29 0.0 29 0.0 29 0.9027885} PREDS {{259 0 0 0-6366 {}} {130 0 0 0-4694 {}}} SUCCS {{259 0 0 0-6368 {}} {130 0 0 0-6372 {}}} CYCLES {}}
set a(0-6368) {AREA_SCORE {} NAME COMP_LOOP:conc#81 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1716 LOC {28 1.0 29 0.9027885 29 0.9027885 29 0.9027885} PREDS {{259 0 0 0-6367 {}} {130 0 0 0-4694 {}}} SUCCS {{259 0 0 0-6369 {}} {130 0 0 0-6372 {}}} CYCLES {}}
set a(0-6369) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME COMP_LOOP:acc#7 TYPE ACCU DELAY {0.78 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1717 LOC {29 0.0 29 0.9027885 29 0.9027885 29 0.9999999134615385 29 0.9999999134615385} PREDS {{259 0 0 0-6368 {}} {258 0 0 0-6365 {}} {130 0 0 0-4694 {}}} SUCCS {{259 0 0 0-6370 {}} {130 0 0 0-6372 {}}} CYCLES {}}
set a(0-6370) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#7)(12) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1718 LOC {29 0.09721149999999999 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-6369 {}} {130 0 0 0-4694 {}}} SUCCS {{259 0 0 0-6371 {}} {130 0 0 0-6372 {}}} CYCLES {}}
set a(0-6371) {AREA_SCORE {} NAME COMP_LOOP-28:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1719 LOC {29 0.09721149999999999 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-6370 {}} {130 0 0 0-4694 {}}} SUCCS {{259 0 0 0-6372 {}}} CYCLES {}}
set a(0-6372) {AREA_SCORE {} NAME COMP_LOOP-28:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1720 LOC {29 0.09721149999999999 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-6371 {}} {130 0 0 0-6370 {}} {130 0 0 0-6369 {}} {130 0 0 0-6368 {}} {130 0 0 0-6367 {}} {130 0 0 0-6366 {}} {130 0 0 0-6365 {}} {130 0 0 0-6364 {}} {130 0 0 0-6363 {}} {130 0 0 0-4694 {}}} SUCCS {{128 0 0 0-6379 {}} {64 0 0 0-4695 {}}} CYCLES {}}
set a(0-6373) {AREA_SCORE {} NAME COMP_LOOP:k:asn#108 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1721 LOC {0 1.0 28 0.0 28 0.0 28 0.0 28 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6374 {}} {130 0 0 0-4695 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6374) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#109 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1722 LOC {0 1.0 28 0.0 28 0.0 28 0.24947124999999998} PREDS {{259 0 0 0-6373 {}}} SUCCS {{259 0 0 0-6375 {}} {130 0 0 0-4695 {}}} CYCLES {}}
set a(0-6375) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#27 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1723 LOC {0 1.0 28 0.24947124999999998 28 0.24947124999999998 28 0.24947124999999998} PREDS {{259 0 0 0-6374 {}}} SUCCS {{259 0 0 0-6376 {}} {130 0 0 0-4695 {}}} CYCLES {}}
set a(0-6376) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-28:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1724 LOC {1 0.0645032 28 0.24947124999999998 28 0.24947124999999998 28 0.6501121491127013 28 0.6501121491127013} PREDS {{259 0 0 0-6375 {}} {258 0 0 0-4782 {}}} SUCCS {{259 0 1.564 0-6377 {}} {258 0 1.564 0-6378 {}} {130 0 0 0-4695 {}}} CYCLES {}}
set a(0-6377) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#27 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1725 LOC {1 1.0 28 0.877 28 1.0 29 0.254999875 29 0.254999875} PREDS {{259 0 1.564 0-6376 {}}} SUCCS {{258 0 0 0-4695 {}}} CYCLES {}}
set a(0-6378) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#27 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1726 LOC {1 1.0 28 0.877 28 1.0 29 0.254999875 29 0.254999875} PREDS {{258 0 1.564 0-6376 {}}} SUCCS {{258 0 0 0-4695 {}}} CYCLES {}}
set a(0-6379) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#28(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1727 LOC {29 0.0 29 1.0 29 1.0 29 1.0 29 1.0} PREDS {{128 0 0 0-6372 {}} {772 0 0 0-4695 {}}} SUCCS {{259 0 0 0-4695 {}}} CYCLES {}}
set a(0-6380) {AREA_SCORE {} NAME VEC_LOOP:j:asn#104 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1728 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {{774 0 0 0-6419 {}}} SUCCS {{259 0 0 0-6381 {}} {130 0 0 0-6418 {}} {256 0 0 0-6419 {}}} CYCLES {}}
set a(0-6381) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#28(14:0))(13-0) TYPE READSLICE PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1729 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-6380 {}}} SUCCS {{258 0 0 0-6385 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6382) {AREA_SCORE {} NAME COMP_LOOP:k:asn#109 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1730 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {} SUCCS {{259 0 0 0-6383 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6383) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#110 TYPE READSLICE PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1731 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-6382 {}}} SUCCS {{259 0 0 0-6384 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6384) {AREA_SCORE {} NAME VEC_LOOP:conc#80 TYPE CONCATENATE PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1732 LOC {0 1.0 1 0.50342155 1 0.50342155 5 0.50342155} PREDS {{259 0 0 0-6383 {}}} SUCCS {{259 0 0 0-6385 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6385) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-28:VEC_LOOP:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1733 LOC {1 0.0 1 0.50342155 1 0.50342155 1 0.601233925 5 0.601233925} PREDS {{259 0 0 0-6384 {}} {258 0 0 0-6381 {}}} SUCCS {{259 0 1.955 0-6386 {}} {258 0 1.955 0-6406 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6386) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#54 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1734 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-6385 {}} {774 0 1.955 0-6413 {}} {774 0 1.955 0-6406 {}}} SUCCS {{258 0 0 0-6401 {}} {256 0 0 0-6406 {}} {258 0 0 0-6408 {}} {256 0 0 0-6413 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6387) {AREA_SCORE {} NAME VEC_LOOP:j:asn#105 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1735 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-6419 {}}} SUCCS {{259 0 0 0-6388 {}} {130 0 0 0-6418 {}} {256 0 0 0-6419 {}}} CYCLES {}}
set a(0-6388) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#28(14:0))(13-0)#1 TYPE READSLICE PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1736 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6387 {}}} SUCCS {{258 0 0 0-6393 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6389) {AREA_SCORE {} NAME COMP_LOOP:k:asn#110 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1737 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6390 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6390) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#111 TYPE READSLICE PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1738 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6389 {}}} SUCCS {{259 0 0 0-6391 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6391) {AREA_SCORE {} NAME VEC_LOOP:conc#81 TYPE CONCATENATE PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1739 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-6390 {}}} SUCCS {{258 0 0 0-6393 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6392) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1740 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6393 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6393) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-28:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1741 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-6392 {}} {258 0 0 0-6391 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 1.955 0-6394 {}} {258 0 1.955 0-6413 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6394) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#55 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1742 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-6393 {}} {774 0 1.955 0-6413 {}} {774 0 1.955 0-6406 {}}} SUCCS {{259 0 0 0-6395 {}} {256 0 0 0-6406 {}} {256 0 0 0-6413 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6395) {AREA_SCORE {} NAME COMP_LOOP-28:mult.x TYPE {C-CORE PORT} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1743 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-6394 {}} {128 0 0 0-6399 {}}} SUCCS {{258 0 0 0-6399 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6396) {AREA_SCORE {} NAME COMP_LOOP-28:mult.y TYPE {C-CORE PORT} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1744 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6399 {}}} SUCCS {{258 0 0 0-6399 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6397) {AREA_SCORE {} NAME COMP_LOOP-28:mult.y_ TYPE {C-CORE PORT} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1745 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6399 {}}} SUCCS {{258 0 0 0-6399 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6398) {AREA_SCORE {} NAME COMP_LOOP-28:mult.p TYPE {C-CORE PORT} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1746 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6399 {}}} SUCCS {{259 0 0 0-6399 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6399) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-28:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1747 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-6398 {}} {258 0 0 0-6397 {}} {258 0 0 0-6396 {}} {258 0 0 0-6395 {}}} SUCCS {{128 0 0 0-6395 {}} {128 0 0 0-6396 {}} {128 0 0 0-6397 {}} {128 0 0 0-6398 {}} {259 0 0 0-6400 {}}} CYCLES {}}
set a(0-6400) {AREA_SCORE {} NAME COMP_LOOP-28:mult.return TYPE {C-CORE PORT} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1748 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-6399 {}}} SUCCS {{259 0 0 0-6401 {}} {258 0 0 0-6407 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6401) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1749 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-6400 {}} {258 0 0 0-6386 {}}} SUCCS {{259 0 0 0-6402 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6402) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.base TYPE {C-CORE PORT} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1750 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-6401 {}} {128 0 0 0-6404 {}}} SUCCS {{258 0 0 0-6404 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6403) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.m TYPE {C-CORE PORT} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1751 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-6404 {}}} SUCCS {{259 0 0 0-6404 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6404) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-28:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1752 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-6403 {}} {258 0 0 0-6402 {}}} SUCCS {{128 0 0 0-6402 {}} {128 0 0 0-6403 {}} {259 0 0 0-6405 {}}} CYCLES {}}
set a(0-6405) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.return TYPE {C-CORE PORT} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1753 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-6404 {}}} SUCCS {{259 0 1.955 0-6406 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6406) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#54 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1754 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-6406 {}} {259 0 1.955 0-6405 {}} {256 0 0 0-6394 {}} {256 0 0 0-6386 {}} {258 0 1.955 0-6385 {}} {774 0 0 0-6413 {}}} SUCCS {{774 0 1.955 0-6386 {}} {774 0 1.955 0-6394 {}} {774 0 0 0-6406 {}} {258 0 0 0-6413 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6407) {AREA_SCORE {} NAME COMP_LOOP-28:factor2:not TYPE NOT PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1755 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-6400 {}}} SUCCS {{259 0 0 0-6408 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6408) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1756 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-6407 {}} {258 0 0 0-6386 {}}} SUCCS {{259 0 0 0-6409 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6409) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1757 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-6408 {}} {128 0 0 0-6411 {}}} SUCCS {{258 0 0 0-6411 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6410) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1758 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-6411 {}}} SUCCS {{259 0 0 0-6411 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6411) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-28:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1759 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-6410 {}} {258 0 0 0-6409 {}}} SUCCS {{128 0 0 0-6409 {}} {128 0 0 0-6410 {}} {259 0 0 0-6412 {}}} CYCLES {}}
set a(0-6412) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1760 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-6411 {}}} SUCCS {{259 0 1.955 0-6413 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6413) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#55 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1761 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-6413 {}} {259 0 1.955 0-6412 {}} {258 0 0 0-6406 {}} {256 0 0 0-6394 {}} {258 0 1.955 0-6393 {}} {256 0 0 0-6386 {}}} SUCCS {{774 0 1.955 0-6386 {}} {774 0 1.955 0-6394 {}} {774 0 0 0-6406 {}} {774 0 0 0-6413 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6414) {AREA_SCORE {} NAME VEC_LOOP:j:asn#106 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1762 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-6419 {}}} SUCCS {{259 0 0 0-6415 {}} {130 0 0 0-6418 {}} {256 0 0 0-6419 {}}} CYCLES {}}
set a(0-6415) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#28(14:0))(13-0)#2 TYPE READSLICE PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1763 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-6414 {}}} SUCCS {{259 0 0 0-6416 {}} {130 0 0 0-6418 {}}} CYCLES {}}
set a(0-6416) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-28:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1764 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-6415 {}}} SUCCS {{259 0 0 0-6417 {}} {130 0 0 0-6418 {}} {258 0 0 0-6419 {}}} CYCLES {}}
set a(0-6417) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#28(14:0))(14) TYPE READSLICE PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1765 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6416 {}}} SUCCS {{259 0 0 0-6418 {}}} CYCLES {}}
set a(0-6418) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4695 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1766 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6417 {}} {130 0 0 0-6416 {}} {130 0 0 0-6415 {}} {130 0 0 0-6414 {}} {130 0 0 0-6413 {}} {130 0 0 0-6412 {}} {130 0 0 0-6410 {}} {130 0 0 0-6409 {}} {130 0 0 0-6408 {}} {130 0 0 0-6407 {}} {130 0 0 0-6406 {}} {130 0 0 0-6405 {}} {130 0 0 0-6403 {}} {130 0 0 0-6402 {}} {130 0 0 0-6401 {}} {130 0 0 0-6400 {}} {130 0 0 0-6398 {}} {130 0 0 0-6397 {}} {130 0 0 0-6396 {}} {130 0 0 0-6395 {}} {130 0 0 0-6394 {}} {130 0 0 0-6393 {}} {130 0 0 0-6392 {}} {130 0 0 0-6391 {}} {130 0 0 0-6390 {}} {130 0 0 0-6389 {}} {130 0 0 0-6388 {}} {130 0 0 0-6387 {}} {130 0 0 0-6386 {}} {130 0 0 0-6385 {}} {130 0 0 0-6384 {}} {130 0 0 0-6383 {}} {130 0 0 0-6382 {}} {130 0 0 0-6381 {}} {130 0 0 0-6380 {}}} SUCCS {{129 0 0 0-6419 {}}} CYCLES {}}
set a(0-6419) {AREA_SCORE {} NAME asn(VEC_LOOP:j#28(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4695 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-6419 {}} {129 0 0 0-6418 {}} {258 0 0 0-6416 {}} {256 0 0 0-6414 {}} {256 0 0 0-6387 {}} {256 0 0 0-6380 {}}} SUCCS {{774 0 0 0-6380 {}} {774 0 0 0-6387 {}} {774 0 0 0-6414 {}} {772 0 0 0-6419 {}}} CYCLES {}}
set a(0-4695) {CHI {0-6380 0-6381 0-6382 0-6383 0-6384 0-6385 0-6386 0-6387 0-6388 0-6389 0-6390 0-6391 0-6392 0-6393 0-6394 0-6395 0-6396 0-6397 0-6398 0-6399 0-6400 0-6401 0-6402 0-6403 0-6404 0-6405 0-6406 0-6407 0-6408 0-6409 0-6410 0-6411 0-6412 0-6413 0-6414 0-6415 0-6416 0-6417 0-6418 0-6419} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-28:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1767 LOC {29 1.0 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-6379 {}} {258 0 0 0-6378 {}} {258 0 0 0-6377 {}} {130 0 0 0-6376 {}} {130 0 0 0-6375 {}} {130 0 0 0-6374 {}} {130 0 0 0-6373 {}} {64 0 0 0-6372 {}} {64 0 0 0-4694 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-6379 {}} {131 0 0 0-6420 {}} {130 0 0 0-6421 {}} {130 0 0 0-6422 {}} {130 0 0 0-6423 {}} {130 0 0 0-6424 {}} {130 0 0 0-6425 {}} {130 0 0 0-6426 {}} {130 0 0 0-6427 {}} {130 0 0 0-6428 {}} {130 0 0 0-6429 {}} {64 0 0 0-4696 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6420) {AREA_SCORE {} NAME COMP_LOOP-29:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1768 LOC {29 1.0 30 0.90158655 30 0.90158655 30 0.90158655} PREDS {{131 0 0 0-4695 {}}} SUCCS {{259 0 0 0-6421 {}} {130 0 0 0-6429 {}}} CYCLES {}}
set a(0-6421) {AREA_SCORE {} NAME COMP_LOOP-29:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1769 LOC {29 1.0 30 0.90158655 30 0.90158655 30 0.90158655} PREDS {{259 0 0 0-6420 {}} {130 0 0 0-4695 {}}} SUCCS {{259 0 0 0-6422 {}} {130 0 0 0-6429 {}}} CYCLES {}}
set a(0-6422) {AREA_SCORE {} NAME COMP_LOOP-29:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1770 LOC {29 1.0 30 0.90158655 30 0.90158655 30 0.90158655} PREDS {{259 0 0 0-6421 {}} {130 0 0 0-4695 {}}} SUCCS {{258 0 0 0-6426 {}} {130 0 0 0-6429 {}}} CYCLES {}}
set a(0-6423) {AREA_SCORE {} NAME COMP_LOOP:k:asn#111 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1771 LOC {29 1.0 30 0.0 30 0.0 30 0.0 30 0.90158655} PREDS {{130 0 0 0-4695 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6424 {}} {130 0 0 0-6429 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6424) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#112 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1772 LOC {29 1.0 30 0.0 30 0.0 30 0.90158655} PREDS {{259 0 0 0-6423 {}} {130 0 0 0-4695 {}}} SUCCS {{259 0 0 0-6425 {}} {130 0 0 0-6429 {}}} CYCLES {}}
set a(0-6425) {AREA_SCORE {} NAME COMP_LOOP:conc#84 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1773 LOC {29 1.0 30 0.90158655 30 0.90158655 30 0.90158655} PREDS {{259 0 0 0-6424 {}} {130 0 0 0-4695 {}}} SUCCS {{259 0 0 0-6426 {}} {130 0 0 0-6429 {}}} CYCLES {}}
set a(0-6426) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-29:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1774 LOC {30 0.0 30 0.90158655 30 0.90158655 30 0.9999998865384615 30 0.9999998865384615} PREDS {{259 0 0 0-6425 {}} {258 0 0 0-6422 {}} {130 0 0 0-4695 {}}} SUCCS {{259 0 0 0-6427 {}} {130 0 0 0-6429 {}}} CYCLES {}}
set a(0-6427) {AREA_SCORE {} NAME COMP_LOOP-29:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1775 LOC {30 0.09841345 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-6426 {}} {130 0 0 0-4695 {}}} SUCCS {{259 0 0 0-6428 {}} {130 0 0 0-6429 {}}} CYCLES {}}
set a(0-6428) {AREA_SCORE {} NAME COMP_LOOP-29:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1776 LOC {30 0.09841345 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-6427 {}} {130 0 0 0-4695 {}}} SUCCS {{259 0 0 0-6429 {}}} CYCLES {}}
set a(0-6429) {AREA_SCORE {} NAME COMP_LOOP-29:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1777 LOC {30 0.09841345 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-6428 {}} {130 0 0 0-6427 {}} {130 0 0 0-6426 {}} {130 0 0 0-6425 {}} {130 0 0 0-6424 {}} {130 0 0 0-6423 {}} {130 0 0 0-6422 {}} {130 0 0 0-6421 {}} {130 0 0 0-6420 {}} {130 0 0 0-4695 {}}} SUCCS {{128 0 0 0-6438 {}} {64 0 0 0-4696 {}}} CYCLES {}}
set a(0-6430) {AREA_SCORE {} NAME COMP_LOOP:k:asn#112 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1778 LOC {0 1.0 29 0.0 29 0.0 29 0.0 29 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6431 {}} {130 0 0 0-4696 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6431) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#113 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1779 LOC {0 1.0 29 0.0 29 0.0 29 0.24947124999999998} PREDS {{259 0 0 0-6430 {}}} SUCCS {{259 0 0 0-6432 {}} {130 0 0 0-4696 {}}} CYCLES {}}
set a(0-6432) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#28 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1780 LOC {0 1.0 29 0.24947124999999998 29 0.24947124999999998 29 0.24947124999999998} PREDS {{259 0 0 0-6431 {}}} SUCCS {{259 0 0 0-6433 {}} {130 0 0 0-4696 {}}} CYCLES {}}
set a(0-6433) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-29:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1781 LOC {1 0.0645032 29 0.24947124999999998 29 0.24947124999999998 29 0.6501121491127013 29 0.6501121491127013} PREDS {{259 0 0 0-6432 {}} {258 0 0 0-4963 {}}} SUCCS {{259 0 0 0-6434 {}} {258 0 0 0-6436 {}} {130 0 0 0-4696 {}}} CYCLES {}}
set a(0-6434) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#76 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1782 LOC {1 0.46514419999999995 29 0.65011225 29 0.65011225 29 0.65011225} PREDS {{259 0 0 0-6433 {}}} SUCCS {{259 0 1.564 0-6435 {}} {130 0 0 0-4696 {}}} CYCLES {}}
set a(0-6435) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#28 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1783 LOC {1 1.0 29 0.877 29 1.0 30 0.254999875 30 0.254999875} PREDS {{259 0 1.564 0-6434 {}}} SUCCS {{258 0 0 0-4696 {}}} CYCLES {}}
set a(0-6436) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#14 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1784 LOC {1 0.46514419999999995 29 0.65011225 29 0.65011225 29 0.65011225} PREDS {{258 0 0 0-6433 {}}} SUCCS {{259 0 1.564 0-6437 {}} {130 0 0 0-4696 {}}} CYCLES {}}
set a(0-6437) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#28 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1785 LOC {1 1.0 29 0.877 29 1.0 30 0.254999875 30 0.254999875} PREDS {{259 0 1.564 0-6436 {}}} SUCCS {{258 0 0 0-4696 {}}} CYCLES {}}
set a(0-6438) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#29(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1786 LOC {30 0.0 30 1.0 30 1.0 30 1.0 30 1.0} PREDS {{128 0 0 0-6429 {}} {772 0 0 0-4696 {}}} SUCCS {{259 0 0 0-4696 {}}} CYCLES {}}
set a(0-6439) {AREA_SCORE {} NAME VEC_LOOP:j:asn#107 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1787 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5046235} PREDS {{774 0 0 0-6484 {}}} SUCCS {{259 0 0 0-6440 {}} {130 0 0 0-6483 {}} {256 0 0 0-6484 {}}} CYCLES {}}
set a(0-6440) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(14:0))(13-2) TYPE READSLICE PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1788 LOC {0 1.0 1 0.0 1 0.0 5 0.5046235} PREDS {{259 0 0 0-6439 {}}} SUCCS {{258 0 0 0-6444 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6441) {AREA_SCORE {} NAME COMP_LOOP:k:asn#113 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1789 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5046235} PREDS {} SUCCS {{259 0 0 0-6442 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6442) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#114 TYPE READSLICE PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1790 LOC {0 1.0 1 0.0 1 0.0 5 0.5046235} PREDS {{259 0 0 0-6441 {}}} SUCCS {{259 0 0 0-6443 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6443) {AREA_SCORE {} NAME VEC_LOOP:conc#83 TYPE CONCATENATE PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1791 LOC {0 1.0 1 0.5046235 1 0.5046235 5 0.5046235} PREDS {{259 0 0 0-6442 {}}} SUCCS {{259 0 0 0-6444 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6444) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME VEC_LOOP:acc#25 TYPE ACCU DELAY {0.77 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1792 LOC {1 0.0 1 0.5046235 1 0.5046235 1 0.6012339519230769 5 0.6012339519230769} PREDS {{259 0 0 0-6443 {}} {258 0 0 0-6440 {}}} SUCCS {{258 0 0 0-6447 {}} {258 0 0 0-6470 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6445) {AREA_SCORE {} NAME VEC_LOOP:j:asn#108 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1793 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.60123405} PREDS {{774 0 0 0-6484 {}}} SUCCS {{259 0 0 0-6446 {}} {130 0 0 0-6483 {}} {256 0 0 0-6484 {}}} CYCLES {}}
set a(0-6446) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(14:0))(1-0)#1 TYPE READSLICE PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1794 LOC {0 1.0 1 0.0 1 0.0 5 0.60123405} PREDS {{259 0 0 0-6445 {}}} SUCCS {{259 0 0 0-6447 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6447) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1795 LOC {1 0.09661054999999999 1 0.60123405 1 0.60123405 5 0.60123405} PREDS {{259 0 0 0-6446 {}} {258 0 0 0-6444 {}}} SUCCS {{259 0 1.955 0-6448 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6448) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#56 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1796 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-6447 {}} {774 0 1.955 0-6478 {}} {774 0 1.955 0-6471 {}}} SUCCS {{258 0 0 0-6463 {}} {256 0 0 0-6471 {}} {258 0 0 0-6473 {}} {256 0 0 0-6478 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6449) {AREA_SCORE {} NAME VEC_LOOP:j:asn#109 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1797 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-6484 {}}} SUCCS {{259 0 0 0-6450 {}} {130 0 0 0-6483 {}} {256 0 0 0-6484 {}}} CYCLES {}}
set a(0-6450) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(14:0))(13-0) TYPE READSLICE PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1798 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6449 {}}} SUCCS {{258 0 0 0-6455 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6451) {AREA_SCORE {} NAME COMP_LOOP:k:asn#114 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1799 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6452 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6452) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#115 TYPE READSLICE PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1800 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6451 {}}} SUCCS {{259 0 0 0-6453 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6453) {AREA_SCORE {} NAME VEC_LOOP:conc#84 TYPE CONCATENATE PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1801 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-6452 {}}} SUCCS {{258 0 0 0-6455 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6454) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1802 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6455 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6455) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-29:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1803 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-6454 {}} {258 0 0 0-6453 {}} {258 0 0 0-6450 {}}} SUCCS {{259 0 1.955 0-6456 {}} {258 0 1.955 0-6478 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6456) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#57 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1804 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-6455 {}} {774 0 1.955 0-6478 {}} {774 0 1.955 0-6471 {}}} SUCCS {{259 0 0 0-6457 {}} {256 0 0 0-6471 {}} {256 0 0 0-6478 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6457) {AREA_SCORE {} NAME COMP_LOOP-29:mult.x TYPE {C-CORE PORT} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1805 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-6456 {}} {128 0 0 0-6461 {}}} SUCCS {{258 0 0 0-6461 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6458) {AREA_SCORE {} NAME COMP_LOOP-29:mult.y TYPE {C-CORE PORT} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1806 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6461 {}}} SUCCS {{258 0 0 0-6461 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6459) {AREA_SCORE {} NAME COMP_LOOP-29:mult.y_ TYPE {C-CORE PORT} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1807 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6461 {}}} SUCCS {{258 0 0 0-6461 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6460) {AREA_SCORE {} NAME COMP_LOOP-29:mult.p TYPE {C-CORE PORT} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1808 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6461 {}}} SUCCS {{259 0 0 0-6461 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6461) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-29:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1809 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-6460 {}} {258 0 0 0-6459 {}} {258 0 0 0-6458 {}} {258 0 0 0-6457 {}}} SUCCS {{128 0 0 0-6457 {}} {128 0 0 0-6458 {}} {128 0 0 0-6459 {}} {128 0 0 0-6460 {}} {259 0 0 0-6462 {}}} CYCLES {}}
set a(0-6462) {AREA_SCORE {} NAME COMP_LOOP-29:mult.return TYPE {C-CORE PORT} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1810 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-6461 {}}} SUCCS {{259 0 0 0-6463 {}} {258 0 0 0-6472 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6463) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-29:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1811 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-6462 {}} {258 0 0 0-6448 {}}} SUCCS {{259 0 0 0-6464 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6464) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.base TYPE {C-CORE PORT} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1812 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-6463 {}} {128 0 0 0-6466 {}}} SUCCS {{258 0 0 0-6466 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6465) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.m TYPE {C-CORE PORT} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1813 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-6466 {}}} SUCCS {{259 0 0 0-6466 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6466) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-29:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1814 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-6465 {}} {258 0 0 0-6464 {}}} SUCCS {{128 0 0 0-6464 {}} {128 0 0 0-6465 {}} {259 0 0 0-6467 {}}} CYCLES {}}
set a(0-6467) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.return TYPE {C-CORE PORT} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1815 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-6466 {}}} SUCCS {{258 0 1.955 0-6471 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6468) {AREA_SCORE {} NAME VEC_LOOP:j:asn#110 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1816 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.60123405} PREDS {{774 0 0 0-6484 {}}} SUCCS {{259 0 0 0-6469 {}} {130 0 0 0-6483 {}} {256 0 0 0-6484 {}}} CYCLES {}}
set a(0-6469) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(14:0))(1-0) TYPE READSLICE PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1817 LOC {0 1.0 1 0.0 1 0.0 7 0.60123405} PREDS {{259 0 0 0-6468 {}}} SUCCS {{259 0 0 0-6470 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6470) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1818 LOC {1 0.09661054999999999 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-6469 {}} {258 0 0 0-6444 {}}} SUCCS {{259 0 1.955 0-6471 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6471) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#56 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1819 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-6471 {}} {259 0 1.955 0-6470 {}} {258 0 1.955 0-6467 {}} {256 0 0 0-6456 {}} {256 0 0 0-6448 {}} {774 0 0 0-6478 {}}} SUCCS {{774 0 1.955 0-6448 {}} {774 0 1.955 0-6456 {}} {774 0 0 0-6471 {}} {258 0 0 0-6478 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6472) {AREA_SCORE {} NAME COMP_LOOP-29:factor2:not TYPE NOT PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1820 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-6462 {}}} SUCCS {{259 0 0 0-6473 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6473) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-29:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1821 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-6472 {}} {258 0 0 0-6448 {}}} SUCCS {{259 0 0 0-6474 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6474) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1822 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-6473 {}} {128 0 0 0-6476 {}}} SUCCS {{258 0 0 0-6476 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6475) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1823 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-6476 {}}} SUCCS {{259 0 0 0-6476 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6476) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-29:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1824 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-6475 {}} {258 0 0 0-6474 {}}} SUCCS {{128 0 0 0-6474 {}} {128 0 0 0-6475 {}} {259 0 0 0-6477 {}}} CYCLES {}}
set a(0-6477) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1825 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-6476 {}}} SUCCS {{259 0 1.955 0-6478 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6478) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#57 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1826 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-6478 {}} {259 0 1.955 0-6477 {}} {258 0 0 0-6471 {}} {256 0 0 0-6456 {}} {258 0 1.955 0-6455 {}} {256 0 0 0-6448 {}}} SUCCS {{774 0 1.955 0-6448 {}} {774 0 1.955 0-6456 {}} {774 0 0 0-6471 {}} {774 0 0 0-6478 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6479) {AREA_SCORE {} NAME VEC_LOOP:j:asn#111 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1827 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-6484 {}}} SUCCS {{259 0 0 0-6480 {}} {130 0 0 0-6483 {}} {256 0 0 0-6484 {}}} CYCLES {}}
set a(0-6480) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(14:0))(13-0)#1 TYPE READSLICE PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1828 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-6479 {}}} SUCCS {{259 0 0 0-6481 {}} {130 0 0 0-6483 {}}} CYCLES {}}
set a(0-6481) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-29:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1829 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-6480 {}}} SUCCS {{259 0 0 0-6482 {}} {130 0 0 0-6483 {}} {258 0 0 0-6484 {}}} CYCLES {}}
set a(0-6482) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(14:0))(14) TYPE READSLICE PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1830 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6481 {}}} SUCCS {{259 0 0 0-6483 {}}} CYCLES {}}
set a(0-6483) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4696 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1831 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6482 {}} {130 0 0 0-6481 {}} {130 0 0 0-6480 {}} {130 0 0 0-6479 {}} {130 0 0 0-6478 {}} {130 0 0 0-6477 {}} {130 0 0 0-6475 {}} {130 0 0 0-6474 {}} {130 0 0 0-6473 {}} {130 0 0 0-6472 {}} {130 0 0 0-6471 {}} {130 0 0 0-6470 {}} {130 0 0 0-6469 {}} {130 0 0 0-6468 {}} {130 0 0 0-6467 {}} {130 0 0 0-6465 {}} {130 0 0 0-6464 {}} {130 0 0 0-6463 {}} {130 0 0 0-6462 {}} {130 0 0 0-6460 {}} {130 0 0 0-6459 {}} {130 0 0 0-6458 {}} {130 0 0 0-6457 {}} {130 0 0 0-6456 {}} {130 0 0 0-6455 {}} {130 0 0 0-6454 {}} {130 0 0 0-6453 {}} {130 0 0 0-6452 {}} {130 0 0 0-6451 {}} {130 0 0 0-6450 {}} {130 0 0 0-6449 {}} {130 0 0 0-6448 {}} {130 0 0 0-6447 {}} {130 0 0 0-6446 {}} {130 0 0 0-6445 {}} {130 0 0 0-6444 {}} {130 0 0 0-6443 {}} {130 0 0 0-6442 {}} {130 0 0 0-6441 {}} {130 0 0 0-6440 {}} {130 0 0 0-6439 {}}} SUCCS {{129 0 0 0-6484 {}}} CYCLES {}}
set a(0-6484) {AREA_SCORE {} NAME asn(VEC_LOOP:j#29(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4696 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-6484 {}} {129 0 0 0-6483 {}} {258 0 0 0-6481 {}} {256 0 0 0-6479 {}} {256 0 0 0-6468 {}} {256 0 0 0-6449 {}} {256 0 0 0-6445 {}} {256 0 0 0-6439 {}}} SUCCS {{774 0 0 0-6439 {}} {774 0 0 0-6445 {}} {774 0 0 0-6449 {}} {774 0 0 0-6468 {}} {774 0 0 0-6479 {}} {772 0 0 0-6484 {}}} CYCLES {}}
set a(0-4696) {CHI {0-6439 0-6440 0-6441 0-6442 0-6443 0-6444 0-6445 0-6446 0-6447 0-6448 0-6449 0-6450 0-6451 0-6452 0-6453 0-6454 0-6455 0-6456 0-6457 0-6458 0-6459 0-6460 0-6461 0-6462 0-6463 0-6464 0-6465 0-6466 0-6467 0-6468 0-6469 0-6470 0-6471 0-6472 0-6473 0-6474 0-6475 0-6476 0-6477 0-6478 0-6479 0-6480 0-6481 0-6482 0-6483 0-6484} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-29:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1832 LOC {30 1.0 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-6438 {}} {258 0 0 0-6437 {}} {130 0 0 0-6436 {}} {258 0 0 0-6435 {}} {130 0 0 0-6434 {}} {130 0 0 0-6433 {}} {130 0 0 0-6432 {}} {130 0 0 0-6431 {}} {130 0 0 0-6430 {}} {64 0 0 0-6429 {}} {64 0 0 0-4695 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-6438 {}} {131 0 0 0-6485 {}} {130 0 0 0-6486 {}} {130 0 0 0-6487 {}} {130 0 0 0-6488 {}} {130 0 0 0-6489 {}} {130 0 0 0-6490 {}} {130 0 0 0-6491 {}} {130 0 0 0-6492 {}} {130 0 0 0-6493 {}} {130 0 0 0-6494 {}} {64 0 0 0-4697 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6485) {AREA_SCORE {} NAME COMP_LOOP-30:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1833 LOC {30 1.0 31 0.90158655 31 0.90158655 31 0.90158655} PREDS {{131 0 0 0-4696 {}}} SUCCS {{259 0 0 0-6486 {}} {130 0 0 0-6494 {}}} CYCLES {}}
set a(0-6486) {AREA_SCORE {} NAME COMP_LOOP-30:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1834 LOC {30 1.0 31 0.90158655 31 0.90158655 31 0.90158655} PREDS {{259 0 0 0-6485 {}} {130 0 0 0-4696 {}}} SUCCS {{259 0 0 0-6487 {}} {130 0 0 0-6494 {}}} CYCLES {}}
set a(0-6487) {AREA_SCORE {} NAME COMP_LOOP-30:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1835 LOC {30 1.0 31 0.90158655 31 0.90158655 31 0.90158655} PREDS {{259 0 0 0-6486 {}} {130 0 0 0-4696 {}}} SUCCS {{258 0 0 0-6491 {}} {130 0 0 0-6494 {}}} CYCLES {}}
set a(0-6488) {AREA_SCORE {} NAME COMP_LOOP:k:asn#115 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1836 LOC {30 1.0 31 0.0 31 0.0 31 0.0 31 0.90158655} PREDS {{130 0 0 0-4696 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6489 {}} {130 0 0 0-6494 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6489) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#116 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1837 LOC {30 1.0 31 0.0 31 0.0 31 0.90158655} PREDS {{259 0 0 0-6488 {}} {130 0 0 0-4696 {}}} SUCCS {{259 0 0 0-6490 {}} {130 0 0 0-6494 {}}} CYCLES {}}
set a(0-6490) {AREA_SCORE {} NAME COMP_LOOP:conc#87 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1838 LOC {30 1.0 31 0.90158655 31 0.90158655 31 0.90158655} PREDS {{259 0 0 0-6489 {}} {130 0 0 0-4696 {}}} SUCCS {{259 0 0 0-6491 {}} {130 0 0 0-6494 {}}} CYCLES {}}
set a(0-6491) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-30:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1839 LOC {31 0.0 31 0.90158655 31 0.90158655 31 0.9999998865384615 31 0.9999998865384615} PREDS {{259 0 0 0-6490 {}} {258 0 0 0-6487 {}} {130 0 0 0-4696 {}}} SUCCS {{259 0 0 0-6492 {}} {130 0 0 0-6494 {}}} CYCLES {}}
set a(0-6492) {AREA_SCORE {} NAME COMP_LOOP-30:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1840 LOC {31 0.09841345 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-6491 {}} {130 0 0 0-4696 {}}} SUCCS {{259 0 0 0-6493 {}} {130 0 0 0-6494 {}}} CYCLES {}}
set a(0-6493) {AREA_SCORE {} NAME COMP_LOOP-30:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1841 LOC {31 0.09841345 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-6492 {}} {130 0 0 0-4696 {}}} SUCCS {{259 0 0 0-6494 {}}} CYCLES {}}
set a(0-6494) {AREA_SCORE {} NAME COMP_LOOP-30:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1842 LOC {31 0.09841345 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-6493 {}} {130 0 0 0-6492 {}} {130 0 0 0-6491 {}} {130 0 0 0-6490 {}} {130 0 0 0-6489 {}} {130 0 0 0-6488 {}} {130 0 0 0-6487 {}} {130 0 0 0-6486 {}} {130 0 0 0-6485 {}} {130 0 0 0-4696 {}}} SUCCS {{128 0 0 0-6501 {}} {64 0 0 0-4697 {}}} CYCLES {}}
set a(0-6495) {AREA_SCORE {} NAME COMP_LOOP:k:asn#116 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1843 LOC {0 1.0 30 0.0 30 0.0 30 0.0 30 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6496 {}} {130 0 0 0-4697 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6496) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#117 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1844 LOC {0 1.0 30 0.0 30 0.0 30 0.24947124999999998} PREDS {{259 0 0 0-6495 {}}} SUCCS {{259 0 0 0-6497 {}} {130 0 0 0-4697 {}}} CYCLES {}}
set a(0-6497) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#29 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1845 LOC {0 1.0 30 0.24947124999999998 30 0.24947124999999998 30 0.24947124999999998} PREDS {{259 0 0 0-6496 {}}} SUCCS {{259 0 0 0-6498 {}} {130 0 0 0-4697 {}}} CYCLES {}}
set a(0-6498) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-30:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1846 LOC {1 0.0645032 30 0.24947124999999998 30 0.24947124999999998 30 0.6501121491127013 30 0.6501121491127013} PREDS {{259 0 0 0-6497 {}} {258 0 0 0-4782 {}}} SUCCS {{259 0 1.564 0-6499 {}} {258 0 1.564 0-6500 {}} {130 0 0 0-4697 {}}} CYCLES {}}
set a(0-6499) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#29 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1847 LOC {1 1.0 30 0.877 30 1.0 31 0.254999875 31 0.254999875} PREDS {{259 0 1.564 0-6498 {}}} SUCCS {{258 0 0 0-4697 {}}} CYCLES {}}
set a(0-6500) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#29 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1848 LOC {1 1.0 30 0.877 30 1.0 31 0.254999875 31 0.254999875} PREDS {{258 0 1.564 0-6498 {}}} SUCCS {{258 0 0 0-4697 {}}} CYCLES {}}
set a(0-6501) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#30(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1849 LOC {31 0.0 31 1.0 31 1.0 31 1.0 31 1.0} PREDS {{128 0 0 0-6494 {}} {772 0 0 0-4697 {}}} SUCCS {{259 0 0 0-4697 {}}} CYCLES {}}
set a(0-6502) {AREA_SCORE {} NAME VEC_LOOP:j:asn#112 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1850 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {{774 0 0 0-6541 {}}} SUCCS {{259 0 0 0-6503 {}} {130 0 0 0-6540 {}} {256 0 0 0-6541 {}}} CYCLES {}}
set a(0-6503) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#30(14:0))(13-0) TYPE READSLICE PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1851 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-6502 {}}} SUCCS {{258 0 0 0-6507 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6504) {AREA_SCORE {} NAME COMP_LOOP:k:asn#117 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1852 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {} SUCCS {{259 0 0 0-6505 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6505) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#118 TYPE READSLICE PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1853 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-6504 {}}} SUCCS {{259 0 0 0-6506 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6506) {AREA_SCORE {} NAME VEC_LOOP:conc#86 TYPE CONCATENATE PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1854 LOC {0 1.0 1 0.50342155 1 0.50342155 5 0.50342155} PREDS {{259 0 0 0-6505 {}}} SUCCS {{259 0 0 0-6507 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6507) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-30:VEC_LOOP:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1855 LOC {1 0.0 1 0.50342155 1 0.50342155 1 0.601233925 5 0.601233925} PREDS {{259 0 0 0-6506 {}} {258 0 0 0-6503 {}}} SUCCS {{259 0 1.955 0-6508 {}} {258 0 1.955 0-6528 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6508) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#58 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1856 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-6507 {}} {774 0 1.955 0-6535 {}} {774 0 1.955 0-6528 {}}} SUCCS {{258 0 0 0-6523 {}} {256 0 0 0-6528 {}} {258 0 0 0-6530 {}} {256 0 0 0-6535 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6509) {AREA_SCORE {} NAME VEC_LOOP:j:asn#113 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1857 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-6541 {}}} SUCCS {{259 0 0 0-6510 {}} {130 0 0 0-6540 {}} {256 0 0 0-6541 {}}} CYCLES {}}
set a(0-6510) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#30(14:0))(13-0)#1 TYPE READSLICE PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1858 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6509 {}}} SUCCS {{258 0 0 0-6515 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6511) {AREA_SCORE {} NAME COMP_LOOP:k:asn#118 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1859 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6512 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6512) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#119 TYPE READSLICE PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1860 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6511 {}}} SUCCS {{259 0 0 0-6513 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6513) {AREA_SCORE {} NAME VEC_LOOP:conc#87 TYPE CONCATENATE PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1861 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-6512 {}}} SUCCS {{258 0 0 0-6515 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6514) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1862 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6515 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6515) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-30:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1863 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-6514 {}} {258 0 0 0-6513 {}} {258 0 0 0-6510 {}}} SUCCS {{259 0 1.955 0-6516 {}} {258 0 1.955 0-6535 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6516) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#59 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1864 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-6515 {}} {774 0 1.955 0-6535 {}} {774 0 1.955 0-6528 {}}} SUCCS {{259 0 0 0-6517 {}} {256 0 0 0-6528 {}} {256 0 0 0-6535 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6517) {AREA_SCORE {} NAME COMP_LOOP-30:mult.x TYPE {C-CORE PORT} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1865 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-6516 {}} {128 0 0 0-6521 {}}} SUCCS {{258 0 0 0-6521 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6518) {AREA_SCORE {} NAME COMP_LOOP-30:mult.y TYPE {C-CORE PORT} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1866 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6521 {}}} SUCCS {{258 0 0 0-6521 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6519) {AREA_SCORE {} NAME COMP_LOOP-30:mult.y_ TYPE {C-CORE PORT} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1867 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6521 {}}} SUCCS {{258 0 0 0-6521 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6520) {AREA_SCORE {} NAME COMP_LOOP-30:mult.p TYPE {C-CORE PORT} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1868 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6521 {}}} SUCCS {{259 0 0 0-6521 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6521) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-30:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1869 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-6520 {}} {258 0 0 0-6519 {}} {258 0 0 0-6518 {}} {258 0 0 0-6517 {}}} SUCCS {{128 0 0 0-6517 {}} {128 0 0 0-6518 {}} {128 0 0 0-6519 {}} {128 0 0 0-6520 {}} {259 0 0 0-6522 {}}} CYCLES {}}
set a(0-6522) {AREA_SCORE {} NAME COMP_LOOP-30:mult.return TYPE {C-CORE PORT} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1870 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-6521 {}}} SUCCS {{259 0 0 0-6523 {}} {258 0 0 0-6529 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6523) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1871 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-6522 {}} {258 0 0 0-6508 {}}} SUCCS {{259 0 0 0-6524 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6524) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.base TYPE {C-CORE PORT} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1872 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-6523 {}} {128 0 0 0-6526 {}}} SUCCS {{258 0 0 0-6526 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6525) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.m TYPE {C-CORE PORT} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1873 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-6526 {}}} SUCCS {{259 0 0 0-6526 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6526) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-30:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1874 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-6525 {}} {258 0 0 0-6524 {}}} SUCCS {{128 0 0 0-6524 {}} {128 0 0 0-6525 {}} {259 0 0 0-6527 {}}} CYCLES {}}
set a(0-6527) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.return TYPE {C-CORE PORT} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1875 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-6526 {}}} SUCCS {{259 0 1.955 0-6528 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6528) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#58 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1876 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-6528 {}} {259 0 1.955 0-6527 {}} {256 0 0 0-6516 {}} {256 0 0 0-6508 {}} {258 0 1.955 0-6507 {}} {774 0 0 0-6535 {}}} SUCCS {{774 0 1.955 0-6508 {}} {774 0 1.955 0-6516 {}} {774 0 0 0-6528 {}} {258 0 0 0-6535 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6529) {AREA_SCORE {} NAME COMP_LOOP-30:factor2:not TYPE NOT PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1877 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-6522 {}}} SUCCS {{259 0 0 0-6530 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6530) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1878 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-6529 {}} {258 0 0 0-6508 {}}} SUCCS {{259 0 0 0-6531 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6531) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1879 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-6530 {}} {128 0 0 0-6533 {}}} SUCCS {{258 0 0 0-6533 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6532) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1880 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-6533 {}}} SUCCS {{259 0 0 0-6533 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6533) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-30:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1881 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-6532 {}} {258 0 0 0-6531 {}}} SUCCS {{128 0 0 0-6531 {}} {128 0 0 0-6532 {}} {259 0 0 0-6534 {}}} CYCLES {}}
set a(0-6534) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1882 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-6533 {}}} SUCCS {{259 0 1.955 0-6535 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6535) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#59 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1883 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-6535 {}} {259 0 1.955 0-6534 {}} {258 0 0 0-6528 {}} {256 0 0 0-6516 {}} {258 0 1.955 0-6515 {}} {256 0 0 0-6508 {}}} SUCCS {{774 0 1.955 0-6508 {}} {774 0 1.955 0-6516 {}} {774 0 0 0-6528 {}} {774 0 0 0-6535 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6536) {AREA_SCORE {} NAME VEC_LOOP:j:asn#114 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1884 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-6541 {}}} SUCCS {{259 0 0 0-6537 {}} {130 0 0 0-6540 {}} {256 0 0 0-6541 {}}} CYCLES {}}
set a(0-6537) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#30(14:0))(13-0)#2 TYPE READSLICE PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1885 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-6536 {}}} SUCCS {{259 0 0 0-6538 {}} {130 0 0 0-6540 {}}} CYCLES {}}
set a(0-6538) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-30:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1886 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-6537 {}}} SUCCS {{259 0 0 0-6539 {}} {130 0 0 0-6540 {}} {258 0 0 0-6541 {}}} CYCLES {}}
set a(0-6539) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#30(14:0))(14) TYPE READSLICE PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1887 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6538 {}}} SUCCS {{259 0 0 0-6540 {}}} CYCLES {}}
set a(0-6540) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4697 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1888 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6539 {}} {130 0 0 0-6538 {}} {130 0 0 0-6537 {}} {130 0 0 0-6536 {}} {130 0 0 0-6535 {}} {130 0 0 0-6534 {}} {130 0 0 0-6532 {}} {130 0 0 0-6531 {}} {130 0 0 0-6530 {}} {130 0 0 0-6529 {}} {130 0 0 0-6528 {}} {130 0 0 0-6527 {}} {130 0 0 0-6525 {}} {130 0 0 0-6524 {}} {130 0 0 0-6523 {}} {130 0 0 0-6522 {}} {130 0 0 0-6520 {}} {130 0 0 0-6519 {}} {130 0 0 0-6518 {}} {130 0 0 0-6517 {}} {130 0 0 0-6516 {}} {130 0 0 0-6515 {}} {130 0 0 0-6514 {}} {130 0 0 0-6513 {}} {130 0 0 0-6512 {}} {130 0 0 0-6511 {}} {130 0 0 0-6510 {}} {130 0 0 0-6509 {}} {130 0 0 0-6508 {}} {130 0 0 0-6507 {}} {130 0 0 0-6506 {}} {130 0 0 0-6505 {}} {130 0 0 0-6504 {}} {130 0 0 0-6503 {}} {130 0 0 0-6502 {}}} SUCCS {{129 0 0 0-6541 {}}} CYCLES {}}
set a(0-6541) {AREA_SCORE {} NAME asn(VEC_LOOP:j#30(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4697 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-6541 {}} {129 0 0 0-6540 {}} {258 0 0 0-6538 {}} {256 0 0 0-6536 {}} {256 0 0 0-6509 {}} {256 0 0 0-6502 {}}} SUCCS {{774 0 0 0-6502 {}} {774 0 0 0-6509 {}} {774 0 0 0-6536 {}} {772 0 0 0-6541 {}}} CYCLES {}}
set a(0-4697) {CHI {0-6502 0-6503 0-6504 0-6505 0-6506 0-6507 0-6508 0-6509 0-6510 0-6511 0-6512 0-6513 0-6514 0-6515 0-6516 0-6517 0-6518 0-6519 0-6520 0-6521 0-6522 0-6523 0-6524 0-6525 0-6526 0-6527 0-6528 0-6529 0-6530 0-6531 0-6532 0-6533 0-6534 0-6535 0-6536 0-6537 0-6538 0-6539 0-6540 0-6541} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-30:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1889 LOC {31 1.0 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-6501 {}} {258 0 0 0-6500 {}} {258 0 0 0-6499 {}} {130 0 0 0-6498 {}} {130 0 0 0-6497 {}} {130 0 0 0-6496 {}} {130 0 0 0-6495 {}} {64 0 0 0-6494 {}} {64 0 0 0-4696 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-6501 {}} {131 0 0 0-6542 {}} {130 0 0 0-6543 {}} {130 0 0 0-6544 {}} {130 0 0 0-6545 {}} {130 0 0 0-6546 {}} {130 0 0 0-6547 {}} {130 0 0 0-6548 {}} {130 0 0 0-6549 {}} {130 0 0 0-6550 {}} {130 0 0 0-6551 {}} {64 0 0 0-4698 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6542) {AREA_SCORE {} NAME COMP_LOOP-31:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1890 LOC {31 1.0 32 0.90158655 32 0.90158655 32 0.90158655} PREDS {{131 0 0 0-4697 {}}} SUCCS {{259 0 0 0-6543 {}} {130 0 0 0-6551 {}}} CYCLES {}}
set a(0-6543) {AREA_SCORE {} NAME COMP_LOOP-31:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1891 LOC {31 1.0 32 0.90158655 32 0.90158655 32 0.90158655} PREDS {{259 0 0 0-6542 {}} {130 0 0 0-4697 {}}} SUCCS {{259 0 0 0-6544 {}} {130 0 0 0-6551 {}}} CYCLES {}}
set a(0-6544) {AREA_SCORE {} NAME COMP_LOOP-31:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1892 LOC {31 1.0 32 0.90158655 32 0.90158655 32 0.90158655} PREDS {{259 0 0 0-6543 {}} {130 0 0 0-4697 {}}} SUCCS {{258 0 0 0-6548 {}} {130 0 0 0-6551 {}}} CYCLES {}}
set a(0-6545) {AREA_SCORE {} NAME COMP_LOOP:k:asn#119 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1893 LOC {31 1.0 32 0.0 32 0.0 32 0.0 32 0.90158655} PREDS {{130 0 0 0-4697 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6546 {}} {130 0 0 0-6551 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6546) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#120 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1894 LOC {31 1.0 32 0.0 32 0.0 32 0.90158655} PREDS {{259 0 0 0-6545 {}} {130 0 0 0-4697 {}}} SUCCS {{259 0 0 0-6547 {}} {130 0 0 0-6551 {}}} CYCLES {}}
set a(0-6547) {AREA_SCORE {} NAME COMP_LOOP:conc#90 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1895 LOC {31 1.0 32 0.90158655 32 0.90158655 32 0.90158655} PREDS {{259 0 0 0-6546 {}} {130 0 0 0-4697 {}}} SUCCS {{259 0 0 0-6548 {}} {130 0 0 0-6551 {}}} CYCLES {}}
set a(0-6548) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-31:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1896 LOC {32 0.0 32 0.90158655 32 0.90158655 32 0.9999998865384615 32 0.9999998865384615} PREDS {{259 0 0 0-6547 {}} {258 0 0 0-6544 {}} {130 0 0 0-4697 {}}} SUCCS {{259 0 0 0-6549 {}} {130 0 0 0-6551 {}}} CYCLES {}}
set a(0-6549) {AREA_SCORE {} NAME COMP_LOOP-31:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1897 LOC {32 0.09841345 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-6548 {}} {130 0 0 0-4697 {}}} SUCCS {{259 0 0 0-6550 {}} {130 0 0 0-6551 {}}} CYCLES {}}
set a(0-6550) {AREA_SCORE {} NAME COMP_LOOP-31:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1898 LOC {32 0.09841345 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-6549 {}} {130 0 0 0-4697 {}}} SUCCS {{259 0 0 0-6551 {}}} CYCLES {}}
set a(0-6551) {AREA_SCORE {} NAME COMP_LOOP-31:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1899 LOC {32 0.09841345 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-6550 {}} {130 0 0 0-6549 {}} {130 0 0 0-6548 {}} {130 0 0 0-6547 {}} {130 0 0 0-6546 {}} {130 0 0 0-6545 {}} {130 0 0 0-6544 {}} {130 0 0 0-6543 {}} {130 0 0 0-6542 {}} {130 0 0 0-4697 {}}} SUCCS {{128 0 0 0-6560 {}} {64 0 0 0-4698 {}}} CYCLES {}}
set a(0-6552) {AREA_SCORE {} NAME COMP_LOOP:k:asn#120 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1900 LOC {0 1.0 31 0.0 31 0.0 31 0.0 31 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6553 {}} {130 0 0 0-4698 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6553) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#121 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1901 LOC {0 1.0 31 0.0 31 0.0 31 0.24947124999999998} PREDS {{259 0 0 0-6552 {}}} SUCCS {{259 0 0 0-6554 {}} {130 0 0 0-4698 {}}} CYCLES {}}
set a(0-6554) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#30 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1902 LOC {0 1.0 31 0.24947124999999998 31 0.24947124999999998 31 0.24947124999999998} PREDS {{259 0 0 0-6553 {}}} SUCCS {{259 0 0 0-6555 {}} {130 0 0 0-4698 {}}} CYCLES {}}
set a(0-6555) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-31:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1903 LOC {1 0.0645032 31 0.24947124999999998 31 0.24947124999999998 31 0.6501121491127013 31 0.6501121491127013} PREDS {{259 0 0 0-6554 {}} {258 0 0 0-4840 {}}} SUCCS {{259 0 0 0-6556 {}} {258 0 0 0-6558 {}} {130 0 0 0-4698 {}}} CYCLES {}}
set a(0-6556) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#77 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1904 LOC {1 0.46514419999999995 31 0.65011225 31 0.65011225 31 0.65011225} PREDS {{259 0 0 0-6555 {}}} SUCCS {{259 0 1.564 0-6557 {}} {130 0 0 0-4698 {}}} CYCLES {}}
set a(0-6557) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#30 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1905 LOC {1 1.0 31 0.877 31 1.0 32 0.254999875 32 0.254999875} PREDS {{259 0 1.564 0-6556 {}}} SUCCS {{258 0 0 0-4698 {}}} CYCLES {}}
set a(0-6558) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#15 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1906 LOC {1 0.46514419999999995 31 0.65011225 31 0.65011225 31 0.65011225} PREDS {{258 0 0 0-6555 {}}} SUCCS {{259 0 1.564 0-6559 {}} {130 0 0 0-4698 {}}} CYCLES {}}
set a(0-6559) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#30 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1907 LOC {1 1.0 31 0.877 31 1.0 32 0.254999875 32 0.254999875} PREDS {{259 0 1.564 0-6558 {}}} SUCCS {{258 0 0 0-4698 {}}} CYCLES {}}
set a(0-6560) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#31(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1908 LOC {32 0.0 32 1.0 32 1.0 32 1.0 32 1.0} PREDS {{128 0 0 0-6551 {}} {772 0 0 0-4698 {}}} SUCCS {{259 0 0 0-4698 {}}} CYCLES {}}
set a(0-6561) {AREA_SCORE {} NAME VEC_LOOP:j:asn#115 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1909 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50402255} PREDS {{774 0 0 0-6606 {}}} SUCCS {{259 0 0 0-6562 {}} {130 0 0 0-6605 {}} {256 0 0 0-6606 {}}} CYCLES {}}
set a(0-6562) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(14:0))(13-1) TYPE READSLICE PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1910 LOC {0 1.0 1 0.0 1 0.0 5 0.50402255} PREDS {{259 0 0 0-6561 {}}} SUCCS {{258 0 0 0-6566 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6563) {AREA_SCORE {} NAME COMP_LOOP:k:asn#121 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1911 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50402255} PREDS {} SUCCS {{259 0 0 0-6564 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6564) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#122 TYPE READSLICE PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1912 LOC {0 1.0 1 0.0 1 0.0 5 0.50402255} PREDS {{259 0 0 0-6563 {}}} SUCCS {{259 0 0 0-6565 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6565) {AREA_SCORE {} NAME VEC_LOOP:conc#89 TYPE CONCATENATE PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1913 LOC {0 1.0 1 0.50402255 1 0.50402255 5 0.50402255} PREDS {{259 0 0 0-6564 {}}} SUCCS {{259 0 0 0-6566 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6566) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#26 TYPE ACCU DELAY {0.78 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1914 LOC {1 0.0 1 0.50402255 1 0.50402255 1 0.6012339634615385 5 0.6012339634615385} PREDS {{259 0 0 0-6565 {}} {258 0 0 0-6562 {}}} SUCCS {{258 0 0 0-6569 {}} {258 0 0 0-6592 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6567) {AREA_SCORE {} NAME VEC_LOOP:j:asn#116 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1915 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.60123405} PREDS {{774 0 0 0-6606 {}}} SUCCS {{259 0 0 0-6568 {}} {130 0 0 0-6605 {}} {256 0 0 0-6606 {}}} CYCLES {}}
set a(0-6568) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(14:0))(0)#1 TYPE READSLICE PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1916 LOC {0 1.0 1 0.0 1 0.0 5 0.60123405} PREDS {{259 0 0 0-6567 {}}} SUCCS {{259 0 0 0-6569 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6569) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1917 LOC {1 0.09721149999999999 1 0.60123405 1 0.60123405 5 0.60123405} PREDS {{259 0 0 0-6568 {}} {258 0 0 0-6566 {}}} SUCCS {{259 0 1.955 0-6570 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6570) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#60 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1918 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-6569 {}} {774 0 1.955 0-6600 {}} {774 0 1.955 0-6593 {}}} SUCCS {{258 0 0 0-6585 {}} {256 0 0 0-6593 {}} {258 0 0 0-6595 {}} {256 0 0 0-6600 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6571) {AREA_SCORE {} NAME VEC_LOOP:j:asn#117 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1919 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-6606 {}}} SUCCS {{259 0 0 0-6572 {}} {130 0 0 0-6605 {}} {256 0 0 0-6606 {}}} CYCLES {}}
set a(0-6572) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(14:0))(13-0) TYPE READSLICE PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1920 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6571 {}}} SUCCS {{258 0 0 0-6577 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6573) {AREA_SCORE {} NAME COMP_LOOP:k:asn#122 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1921 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6574 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6574) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#123 TYPE READSLICE PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1922 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6573 {}}} SUCCS {{259 0 0 0-6575 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6575) {AREA_SCORE {} NAME VEC_LOOP:conc#90 TYPE CONCATENATE PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1923 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-6574 {}}} SUCCS {{258 0 0 0-6577 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6576) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1924 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6577 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6577) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-31:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1925 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-6576 {}} {258 0 0 0-6575 {}} {258 0 0 0-6572 {}}} SUCCS {{259 0 1.955 0-6578 {}} {258 0 1.955 0-6600 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6578) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#61 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1926 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-6577 {}} {774 0 1.955 0-6600 {}} {774 0 1.955 0-6593 {}}} SUCCS {{259 0 0 0-6579 {}} {256 0 0 0-6593 {}} {256 0 0 0-6600 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6579) {AREA_SCORE {} NAME COMP_LOOP-31:mult.x TYPE {C-CORE PORT} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1927 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-6578 {}} {128 0 0 0-6583 {}}} SUCCS {{258 0 0 0-6583 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6580) {AREA_SCORE {} NAME COMP_LOOP-31:mult.y TYPE {C-CORE PORT} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1928 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6583 {}}} SUCCS {{258 0 0 0-6583 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6581) {AREA_SCORE {} NAME COMP_LOOP-31:mult.y_ TYPE {C-CORE PORT} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1929 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6583 {}}} SUCCS {{258 0 0 0-6583 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6582) {AREA_SCORE {} NAME COMP_LOOP-31:mult.p TYPE {C-CORE PORT} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1930 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6583 {}}} SUCCS {{259 0 0 0-6583 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6583) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-31:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1931 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-6582 {}} {258 0 0 0-6581 {}} {258 0 0 0-6580 {}} {258 0 0 0-6579 {}}} SUCCS {{128 0 0 0-6579 {}} {128 0 0 0-6580 {}} {128 0 0 0-6581 {}} {128 0 0 0-6582 {}} {259 0 0 0-6584 {}}} CYCLES {}}
set a(0-6584) {AREA_SCORE {} NAME COMP_LOOP-31:mult.return TYPE {C-CORE PORT} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1932 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-6583 {}}} SUCCS {{259 0 0 0-6585 {}} {258 0 0 0-6594 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6585) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-31:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1933 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-6584 {}} {258 0 0 0-6570 {}}} SUCCS {{259 0 0 0-6586 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6586) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.base TYPE {C-CORE PORT} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1934 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-6585 {}} {128 0 0 0-6588 {}}} SUCCS {{258 0 0 0-6588 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6587) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.m TYPE {C-CORE PORT} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1935 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-6588 {}}} SUCCS {{259 0 0 0-6588 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6588) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-31:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1936 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-6587 {}} {258 0 0 0-6586 {}}} SUCCS {{128 0 0 0-6586 {}} {128 0 0 0-6587 {}} {259 0 0 0-6589 {}}} CYCLES {}}
set a(0-6589) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.return TYPE {C-CORE PORT} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1937 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-6588 {}}} SUCCS {{258 0 1.955 0-6593 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6590) {AREA_SCORE {} NAME VEC_LOOP:j:asn#118 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1938 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.60123405} PREDS {{774 0 0 0-6606 {}}} SUCCS {{259 0 0 0-6591 {}} {130 0 0 0-6605 {}} {256 0 0 0-6606 {}}} CYCLES {}}
set a(0-6591) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(14:0))(0) TYPE READSLICE PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1939 LOC {0 1.0 1 0.0 1 0.0 7 0.60123405} PREDS {{259 0 0 0-6590 {}}} SUCCS {{259 0 0 0-6592 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6592) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1940 LOC {1 0.09721149999999999 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-6591 {}} {258 0 0 0-6566 {}}} SUCCS {{259 0 1.955 0-6593 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6593) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#60 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1941 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-6593 {}} {259 0 1.955 0-6592 {}} {258 0 1.955 0-6589 {}} {256 0 0 0-6578 {}} {256 0 0 0-6570 {}} {774 0 0 0-6600 {}}} SUCCS {{774 0 1.955 0-6570 {}} {774 0 1.955 0-6578 {}} {774 0 0 0-6593 {}} {258 0 0 0-6600 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6594) {AREA_SCORE {} NAME COMP_LOOP-31:factor2:not TYPE NOT PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1942 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-6584 {}}} SUCCS {{259 0 0 0-6595 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6595) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-31:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1943 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-6594 {}} {258 0 0 0-6570 {}}} SUCCS {{259 0 0 0-6596 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6596) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1944 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-6595 {}} {128 0 0 0-6598 {}}} SUCCS {{258 0 0 0-6598 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6597) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1945 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-6598 {}}} SUCCS {{259 0 0 0-6598 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6598) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-31:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1946 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-6597 {}} {258 0 0 0-6596 {}}} SUCCS {{128 0 0 0-6596 {}} {128 0 0 0-6597 {}} {259 0 0 0-6599 {}}} CYCLES {}}
set a(0-6599) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1947 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-6598 {}}} SUCCS {{259 0 1.955 0-6600 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6600) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#61 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1948 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-6600 {}} {259 0 1.955 0-6599 {}} {258 0 0 0-6593 {}} {256 0 0 0-6578 {}} {258 0 1.955 0-6577 {}} {256 0 0 0-6570 {}}} SUCCS {{774 0 1.955 0-6570 {}} {774 0 1.955 0-6578 {}} {774 0 0 0-6593 {}} {774 0 0 0-6600 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6601) {AREA_SCORE {} NAME VEC_LOOP:j:asn#119 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1949 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-6606 {}}} SUCCS {{259 0 0 0-6602 {}} {130 0 0 0-6605 {}} {256 0 0 0-6606 {}}} CYCLES {}}
set a(0-6602) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(14:0))(13-0)#1 TYPE READSLICE PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1950 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-6601 {}}} SUCCS {{259 0 0 0-6603 {}} {130 0 0 0-6605 {}}} CYCLES {}}
set a(0-6603) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-31:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1951 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-6602 {}}} SUCCS {{259 0 0 0-6604 {}} {130 0 0 0-6605 {}} {258 0 0 0-6606 {}}} CYCLES {}}
set a(0-6604) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(14:0))(14) TYPE READSLICE PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1952 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6603 {}}} SUCCS {{259 0 0 0-6605 {}}} CYCLES {}}
set a(0-6605) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4698 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1953 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6604 {}} {130 0 0 0-6603 {}} {130 0 0 0-6602 {}} {130 0 0 0-6601 {}} {130 0 0 0-6600 {}} {130 0 0 0-6599 {}} {130 0 0 0-6597 {}} {130 0 0 0-6596 {}} {130 0 0 0-6595 {}} {130 0 0 0-6594 {}} {130 0 0 0-6593 {}} {130 0 0 0-6592 {}} {130 0 0 0-6591 {}} {130 0 0 0-6590 {}} {130 0 0 0-6589 {}} {130 0 0 0-6587 {}} {130 0 0 0-6586 {}} {130 0 0 0-6585 {}} {130 0 0 0-6584 {}} {130 0 0 0-6582 {}} {130 0 0 0-6581 {}} {130 0 0 0-6580 {}} {130 0 0 0-6579 {}} {130 0 0 0-6578 {}} {130 0 0 0-6577 {}} {130 0 0 0-6576 {}} {130 0 0 0-6575 {}} {130 0 0 0-6574 {}} {130 0 0 0-6573 {}} {130 0 0 0-6572 {}} {130 0 0 0-6571 {}} {130 0 0 0-6570 {}} {130 0 0 0-6569 {}} {130 0 0 0-6568 {}} {130 0 0 0-6567 {}} {130 0 0 0-6566 {}} {130 0 0 0-6565 {}} {130 0 0 0-6564 {}} {130 0 0 0-6563 {}} {130 0 0 0-6562 {}} {130 0 0 0-6561 {}}} SUCCS {{129 0 0 0-6606 {}}} CYCLES {}}
set a(0-6606) {AREA_SCORE {} NAME asn(VEC_LOOP:j#31(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4698 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-6606 {}} {129 0 0 0-6605 {}} {258 0 0 0-6603 {}} {256 0 0 0-6601 {}} {256 0 0 0-6590 {}} {256 0 0 0-6571 {}} {256 0 0 0-6567 {}} {256 0 0 0-6561 {}}} SUCCS {{774 0 0 0-6561 {}} {774 0 0 0-6567 {}} {774 0 0 0-6571 {}} {774 0 0 0-6590 {}} {774 0 0 0-6601 {}} {772 0 0 0-6606 {}}} CYCLES {}}
set a(0-4698) {CHI {0-6561 0-6562 0-6563 0-6564 0-6565 0-6566 0-6567 0-6568 0-6569 0-6570 0-6571 0-6572 0-6573 0-6574 0-6575 0-6576 0-6577 0-6578 0-6579 0-6580 0-6581 0-6582 0-6583 0-6584 0-6585 0-6586 0-6587 0-6588 0-6589 0-6590 0-6591 0-6592 0-6593 0-6594 0-6595 0-6596 0-6597 0-6598 0-6599 0-6600 0-6601 0-6602 0-6603 0-6604 0-6605 0-6606} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-31:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1954 LOC {32 1.0 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-6560 {}} {258 0 0 0-6559 {}} {130 0 0 0-6558 {}} {258 0 0 0-6557 {}} {130 0 0 0-6556 {}} {130 0 0 0-6555 {}} {130 0 0 0-6554 {}} {130 0 0 0-6553 {}} {130 0 0 0-6552 {}} {64 0 0 0-6551 {}} {64 0 0 0-4697 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-6560 {}} {131 0 0 0-6607 {}} {130 0 0 0-6608 {}} {130 0 0 0-6609 {}} {130 0 0 0-6610 {}} {130 0 0 0-6611 {}} {130 0 0 0-6612 {}} {130 0 0 0-6613 {}} {130 0 0 0-6614 {}} {130 0 0 0-6615 {}} {64 0 0 0-4699 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6607) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-6) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1955 LOC {32 1.0 33 0.9045913499999999 33 0.9045913499999999 33 0.9045913499999999} PREDS {{131 0 0 0-4698 {}}} SUCCS {{259 0 0 0-6608 {}} {130 0 0 0-6615 {}}} CYCLES {}}
set a(0-6608) {AREA_SCORE {} NAME COMP_LOOP-32:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1956 LOC {32 1.0 33 0.9045913499999999 33 0.9045913499999999 33 0.9045913499999999} PREDS {{259 0 0 0-6607 {}} {130 0 0 0-4698 {}}} SUCCS {{259 0 0 0-6609 {}} {130 0 0 0-6615 {}}} CYCLES {}}
set a(0-6609) {AREA_SCORE {} NAME COMP_LOOP-32:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1957 LOC {32 1.0 33 0.9045913499999999 33 0.9045913499999999 33 0.9045913499999999} PREDS {{259 0 0 0-6608 {}} {130 0 0 0-4698 {}}} SUCCS {{258 0 0 0-6612 {}} {130 0 0 0-6615 {}}} CYCLES {}}
set a(0-6610) {AREA_SCORE {} NAME COMP_LOOP:k:asn#123 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1958 LOC {32 1.0 33 0.0 33 0.0 33 0.0 33 0.9045913499999999} PREDS {{130 0 0 0-4698 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6611 {}} {130 0 0 0-6615 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6611) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#124 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1959 LOC {32 1.0 33 0.0 33 0.0 33 0.9045913499999999} PREDS {{259 0 0 0-6610 {}} {130 0 0 0-4698 {}}} SUCCS {{259 0 0 0-6612 {}} {130 0 0 0-6615 {}}} CYCLES {}}
set a(0-6612) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP:acc#8 TYPE ACCU DELAY {0.76 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1960 LOC {33 0.0 33 0.9045913499999999 33 0.9045913499999999 33 0.9999998788461537 33 0.9999998788461537} PREDS {{259 0 0 0-6611 {}} {258 0 0 0-6609 {}} {130 0 0 0-4698 {}}} SUCCS {{259 0 0 0-6613 {}} {130 0 0 0-6615 {}}} CYCLES {}}
set a(0-6613) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#8)(9) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1961 LOC {33 0.09540865 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-6612 {}} {130 0 0 0-4698 {}}} SUCCS {{259 0 0 0-6614 {}} {130 0 0 0-6615 {}}} CYCLES {}}
set a(0-6614) {AREA_SCORE {} NAME COMP_LOOP-32:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1962 LOC {33 0.09540865 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-6613 {}} {130 0 0 0-4698 {}}} SUCCS {{259 0 0 0-6615 {}}} CYCLES {}}
set a(0-6615) {AREA_SCORE {} NAME COMP_LOOP-32:break(COMP_LOOP) TYPE TERMINATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1963 LOC {33 0.09540865 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-6614 {}} {130 0 0 0-6613 {}} {130 0 0 0-6612 {}} {130 0 0 0-6611 {}} {130 0 0 0-6610 {}} {130 0 0 0-6609 {}} {130 0 0 0-6608 {}} {130 0 0 0-6607 {}} {130 0 0 0-4698 {}}} SUCCS {{128 0 0 0-6622 {}} {64 0 0 0-4699 {}}} CYCLES {}}
set a(0-6616) {AREA_SCORE {} NAME COMP_LOOP:k:asn#124 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1964 LOC {0 1.0 32 0.0 32 0.0 32 0.0 32 0.24947124999999998} PREDS {{774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6617 {}} {130 0 0 0-4699 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6617) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#125 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1965 LOC {0 1.0 32 0.0 32 0.0 32 0.24947124999999998} PREDS {{259 0 0 0-6616 {}}} SUCCS {{259 0 0 0-6618 {}} {130 0 0 0-4699 {}}} CYCLES {}}
set a(0-6618) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#31 TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1966 LOC {0 1.0 32 0.24947124999999998 32 0.24947124999999998 32 0.24947124999999998} PREDS {{259 0 0 0-6617 {}}} SUCCS {{259 0 0 0-6619 {}} {130 0 0 0-4699 {}}} CYCLES {}}
set a(0-6619) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-32:twiddle_f:mul TYPE MUL DELAY {3.21 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1967 LOC {1 0.0645032 32 0.24947124999999998 32 0.24947124999999998 32 0.6501121491127013 32 0.6501121491127013} PREDS {{259 0 0 0-6618 {}} {258 0 0 0-4782 {}}} SUCCS {{259 0 1.564 0-6620 {}} {258 0 1.564 0-6621 {}} {130 0 0 0-4699 {}}} CYCLES {}}
set a(0-6620) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#31 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1968 LOC {1 1.0 32 0.877 32 1.0 33 0.254999875 33 0.254999875} PREDS {{259 0 1.564 0-6619 {}}} SUCCS {{258 0 0 0-4699 {}}} CYCLES {}}
set a(0-6621) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#31 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1969 LOC {1 1.0 32 0.877 32 1.0 33 0.254999875 33 0.254999875} PREDS {{258 0 1.564 0-6619 {}}} SUCCS {{258 0 0 0-4699 {}}} CYCLES {}}
set a(0-6622) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1970 LOC {33 0.0 33 1.0 33 1.0 33 1.0 33 1.0} PREDS {{128 0 0 0-6615 {}} {772 0 0 0-4699 {}}} SUCCS {{259 0 0 0-4699 {}}} CYCLES {}}
set a(0-6623) {AREA_SCORE {} NAME VEC_LOOP:j:asn#120 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1971 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {{774 0 0 0-6662 {}}} SUCCS {{259 0 0 0-6624 {}} {130 0 0 0-6661 {}} {256 0 0 0-6662 {}}} CYCLES {}}
set a(0-6624) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1972 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-6623 {}}} SUCCS {{258 0 0 0-6628 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6625) {AREA_SCORE {} NAME COMP_LOOP:k:asn#125 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1973 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.50342155} PREDS {} SUCCS {{259 0 0 0-6626 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6626) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#126 TYPE READSLICE PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1974 LOC {0 1.0 1 0.0 1 0.0 5 0.50342155} PREDS {{259 0 0 0-6625 {}}} SUCCS {{259 0 0 0-6627 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6627) {AREA_SCORE {} NAME VEC_LOOP:conc#92 TYPE CONCATENATE PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1975 LOC {0 1.0 1 0.50342155 1 0.50342155 5 0.50342155} PREDS {{259 0 0 0-6626 {}}} SUCCS {{259 0 0 0-6628 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6628) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-32:VEC_LOOP:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1976 LOC {1 0.0 1 0.50342155 1 0.50342155 1 0.601233925 5 0.601233925} PREDS {{259 0 0 0-6627 {}} {258 0 0 0-6624 {}}} SUCCS {{259 0 1.955 0-6629 {}} {258 0 1.955 0-6649 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6629) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#62 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1977 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 6 0.254999875} PREDS {{259 0 1.955 0-6628 {}} {774 0 1.955 0-6656 {}} {774 0 1.955 0-6649 {}}} SUCCS {{258 0 0 0-6644 {}} {256 0 0 0-6649 {}} {258 0 0 0-6651 {}} {256 0 0 0-6656 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6630) {AREA_SCORE {} NAME VEC_LOOP:j:asn#121 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1978 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {{774 0 0 0-6662 {}}} SUCCS {{259 0 0 0-6631 {}} {130 0 0 0-6661 {}} {256 0 0 0-6662 {}}} CYCLES {}}
set a(0-6631) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1979 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6630 {}}} SUCCS {{258 0 0 0-6636 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6632) {AREA_SCORE {} NAME COMP_LOOP:k:asn#126 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1980 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6633 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6633) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#127 TYPE READSLICE PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1981 LOC {0 1.0 1 0.0 1 0.0 1 0.4662966} PREDS {{259 0 0 0-6632 {}}} SUCCS {{259 0 0 0-6634 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6634) {AREA_SCORE {} NAME VEC_LOOP:conc#93 TYPE CONCATENATE PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1982 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {{259 0 0 0-6633 {}}} SUCCS {{258 0 0 0-6636 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6635) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1983 LOC {0 1.0 1 0.4662966 1 0.4662966 1 0.4662966} PREDS {} SUCCS {{259 0 0 0-6636 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6636) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add3(14,0,14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-32:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.08 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1984 LOC {1 0.0 1 0.4662966 1 0.4662966 1 0.601233975 1 0.601233975} PREDS {{259 0 0 0-6635 {}} {258 0 0 0-6634 {}} {258 0 0 0-6631 {}}} SUCCS {{259 0 1.955 0-6637 {}} {258 0 1.955 0-6656 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6637) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#63 TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1985 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 1.955 0-6636 {}} {774 0 1.955 0-6656 {}} {774 0 1.955 0-6649 {}}} SUCCS {{259 0 0 0-6638 {}} {256 0 0 0-6649 {}} {256 0 0 0-6656 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6638) {AREA_SCORE {} NAME COMP_LOOP-32:mult.x TYPE {C-CORE PORT} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1986 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{259 0 0 0-6637 {}} {128 0 0 0-6642 {}}} SUCCS {{258 0 0 0-6642 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6639) {AREA_SCORE {} NAME COMP_LOOP-32:mult.y TYPE {C-CORE PORT} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1987 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6642 {}}} SUCCS {{258 0 0 0-6642 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6640) {AREA_SCORE {} NAME COMP_LOOP-32:mult.y_ TYPE {C-CORE PORT} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1988 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6642 {}}} SUCCS {{258 0 0 0-6642 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6641) {AREA_SCORE {} NAME COMP_LOOP-32:mult.p TYPE {C-CORE PORT} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1989 LOC {3 0.0 3 0.25003749999999997 3 0.25003749999999997 3 0.25003749999999997} PREDS {{128 0 0 0-6642 {}}} SUCCS {{259 0 0 0-6642 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6642) {AREA_SCORE 6883.00 LIBRARY cluster MODULE mult_9b8ae6c857951539e3f3886315ce73b770ef() QUANTITY 1 MULTICYCLE mult_9b8ae6c857951539e3f3886315ce73b770ef() MINCLKPRD 8.11 NAME COMP_LOOP-32:mult() TYPE C-CORE DELAY {2cy+0.10 ns} INPUT_DELAY {6.00 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1990 LOC {3 1.0 3 0.4 3 1.0 6 0.012812374999999987 6 0.012812374999999987} PREDS {{259 0 0 0-6641 {}} {258 0 0 0-6640 {}} {258 0 0 0-6639 {}} {258 0 0 0-6638 {}}} SUCCS {{128 0 0 0-6638 {}} {128 0 0 0-6639 {}} {128 0 0 0-6640 {}} {128 0 0 0-6641 {}} {259 0 0 0-6643 {}}} CYCLES {}}
set a(0-6643) {AREA_SCORE {} NAME COMP_LOOP-32:mult.return TYPE {C-CORE PORT} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1991 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.7488952} PREDS {{259 0 0 0-6642 {}}} SUCCS {{259 0 0 0-6644 {}} {258 0 0 0-6650 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6644) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#5 TYPE ACCU DELAY {0.87 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1992 LOC {6 0.01281245 6 0.7488952 6 0.7488952 6 0.8575248826923076 6 0.8575248826923076} PREDS {{259 0 0 0-6643 {}} {258 0 0 0-6629 {}}} SUCCS {{259 0 0 0-6645 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6645) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.base TYPE {C-CORE PORT} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1993 LOC {6 0.12144224999999999 6 0.857525 6 0.857525 6 0.857525} PREDS {{259 0 0 0-6644 {}} {128 0 0 0-6647 {}}} SUCCS {{258 0 0 0-6647 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6646) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.m TYPE {C-CORE PORT} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1994 LOC {6 0.0 6 0.857525 6 0.857525 6 0.857525} PREDS {{128 0 0 0-6647 {}}} SUCCS {{259 0 0 0-6647 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6647) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-32:modulo_add() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1995 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 7 0.012812374999999987} PREDS {{259 0 0 0-6646 {}} {258 0 0 0-6645 {}}} SUCCS {{128 0 0 0-6645 {}} {128 0 0 0-6646 {}} {259 0 0 0-6648 {}}} CYCLES {}}
set a(0-6648) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.return TYPE {C-CORE PORT} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1996 LOC {7 0.01281245 7 0.60123405 7 0.60123405 7 0.60123405} PREDS {{259 0 0 0-6647 {}}} SUCCS {{259 0 1.955 0-6649 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6649) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#62 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1997 LOC {7 1.0 7 0.877 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-6649 {}} {259 0 1.955 0-6648 {}} {256 0 0 0-6637 {}} {256 0 0 0-6629 {}} {258 0 1.955 0-6628 {}} {774 0 0 0-6656 {}}} SUCCS {{774 0 1.955 0-6629 {}} {774 0 1.955 0-6637 {}} {774 0 0 0-6649 {}} {258 0 0 0-6656 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6650) {AREA_SCORE {} NAME COMP_LOOP-32:factor2:not TYPE NOT PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1998 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 7 0.7494951999999999} PREDS {{258 0 0 0-6643 {}}} SUCCS {{259 0 0 0-6651 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6651) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#8 TYPE ACCU DELAY {0.87 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-1999 LOC {6 0.01281245 6 0.7494951999999999 6 0.7494951999999999 6 0.8581248826923076 7 0.8581248826923076} PREDS {{259 0 0 0-6650 {}} {258 0 0 0-6629 {}}} SUCCS {{259 0 0 0-6652 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6652) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.base TYPE {C-CORE PORT} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2000 LOC {6 0.12144224999999999 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{259 0 0 0-6651 {}} {128 0 0 0-6654 {}}} SUCCS {{258 0 0 0-6654 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6653) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.m TYPE {C-CORE PORT} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2001 LOC {6 0.0 6 0.8581249999999999 6 0.8581249999999999 7 0.8581249999999999} PREDS {{128 0 0 0-6654 {}}} SUCCS {{259 0 0 0-6654 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6654) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() QUANTITY 1 MINCLKPRD 1.14 NAME COMP_LOOP-32:modulo_sub() TYPE C-CORE DELAY {0.10 ns} INPUT_DELAY {1.14 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2002 LOC {6 1.0 6 0.886 6 1.0 7 0.012812374999999987 8 0.012812374999999987} PREDS {{259 0 0 0-6653 {}} {258 0 0 0-6652 {}}} SUCCS {{128 0 0 0-6652 {}} {128 0 0 0-6653 {}} {259 0 0 0-6655 {}}} CYCLES {}}
set a(0-6655) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.return TYPE {C-CORE PORT} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2003 LOC {7 0.01281245 7 1.0 7 1.0 8 0.60123405} PREDS {{259 0 0 0-6654 {}}} SUCCS {{259 0 1.955 0-6656 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6656) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#63 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2004 LOC {8 1.0 8 0.877 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-6656 {}} {259 0 1.955 0-6655 {}} {258 0 0 0-6649 {}} {256 0 0 0-6637 {}} {258 0 1.955 0-6636 {}} {256 0 0 0-6629 {}}} SUCCS {{774 0 1.955 0-6629 {}} {774 0 1.955 0-6637 {}} {774 0 0 0-6649 {}} {774 0 0 0-6656 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6657) {AREA_SCORE {} NAME VEC_LOOP:j:asn#122 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2005 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.90158655} PREDS {{774 0 0 0-6662 {}}} SUCCS {{259 0 0 0-6658 {}} {130 0 0 0-6661 {}} {256 0 0 0-6662 {}}} CYCLES {}}
set a(0-6658) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2006 LOC {0 1.0 1 0.0 1 0.0 9 0.90158655} PREDS {{259 0 0 0-6657 {}}} SUCCS {{259 0 0 0-6659 {}} {130 0 0 0-6661 {}}} CYCLES {}}
set a(0-6659) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-32:VEC_LOOP:acc#9 TYPE ACCU DELAY {0.79 ns} PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2007 LOC {1 0.0 1 0.90158655 1 0.90158655 1 0.9999998865384615 9 0.9999998865384615} PREDS {{259 0 0 0-6658 {}}} SUCCS {{259 0 0 0-6660 {}} {130 0 0 0-6661 {}} {258 0 0 0-6662 {}}} CYCLES {}}
set a(0-6660) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2008 LOC {1 0.09841345 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6659 {}}} SUCCS {{259 0 0 0-6661 {}}} CYCLES {}}
set a(0-6661) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4699 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2009 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6660 {}} {130 0 0 0-6659 {}} {130 0 0 0-6658 {}} {130 0 0 0-6657 {}} {130 0 0 0-6656 {}} {130 0 0 0-6655 {}} {130 0 0 0-6653 {}} {130 0 0 0-6652 {}} {130 0 0 0-6651 {}} {130 0 0 0-6650 {}} {130 0 0 0-6649 {}} {130 0 0 0-6648 {}} {130 0 0 0-6646 {}} {130 0 0 0-6645 {}} {130 0 0 0-6644 {}} {130 0 0 0-6643 {}} {130 0 0 0-6641 {}} {130 0 0 0-6640 {}} {130 0 0 0-6639 {}} {130 0 0 0-6638 {}} {130 0 0 0-6637 {}} {130 0 0 0-6636 {}} {130 0 0 0-6635 {}} {130 0 0 0-6634 {}} {130 0 0 0-6633 {}} {130 0 0 0-6632 {}} {130 0 0 0-6631 {}} {130 0 0 0-6630 {}} {130 0 0 0-6629 {}} {130 0 0 0-6628 {}} {130 0 0 0-6627 {}} {130 0 0 0-6626 {}} {130 0 0 0-6625 {}} {130 0 0 0-6624 {}} {130 0 0 0-6623 {}}} SUCCS {{129 0 0 0-6662 {}}} CYCLES {}}
set a(0-6662) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4699 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-6662 {}} {129 0 0 0-6661 {}} {258 0 0 0-6659 {}} {256 0 0 0-6657 {}} {256 0 0 0-6630 {}} {256 0 0 0-6623 {}}} SUCCS {{774 0 0 0-6623 {}} {774 0 0 0-6630 {}} {774 0 0 0-6657 {}} {772 0 0 0-6662 {}}} CYCLES {}}
set a(0-4699) {CHI {0-6623 0-6624 0-6625 0-6626 0-6627 0-6628 0-6629 0-6630 0-6631 0-6632 0-6633 0-6634 0-6635 0-6636 0-6637 0-6638 0-6639 0-6640 0-6641 0-6642 0-6643 0-6644 0-6645 0-6646 0-6647 0-6648 0-6649 0-6650 0-6651 0-6652 0-6653 0-6654 0-6655 0-6656 0-6657 0-6658 0-6659 0-6660 0-6661 0-6662} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {64638 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 64638 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 64638 NAME COMP_LOOP-32:VEC_LOOP TYPE LOOP DELAY {646390.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2010 LOC {33 1.0 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-6622 {}} {258 0 0 0-6621 {}} {258 0 0 0-6620 {}} {130 0 0 0-6619 {}} {130 0 0 0-6618 {}} {130 0 0 0-6617 {}} {130 0 0 0-6616 {}} {64 0 0 0-6615 {}} {64 0 0 0-4698 {}} {774 0 0 0-6666 {}}} SUCCS {{772 0 0 0-6622 {}} {131 0 0 0-6663 {}} {130 0 0 0-6664 {}} {130 0 0 0-6665 {}} {130 0 0 0-6666 {}} {130 0 0 0-6667 {}} {130 0 0 0-6668 {}} {130 0 0 0-6669 {}} {130 0 0 0-6670 {}} {130 0 0 0-6671 {}} {130 0 0 0-6672 {}} {130 0 0 0-6673 {}} {130 0 0 0-6674 {}}} CYCLES {}}
set a(0-6663) {AREA_SCORE {} NAME COMP_LOOP:k:asn#127 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2011 LOC {33 1.0 33 1.0 33 1.0 33 1.0 34 0.8067789} PREDS {{131 0 0 0-4699 {}} {774 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6664 {}} {256 0 0 0-6666 {}}} CYCLES {}}
set a(0-6664) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#88 TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2012 LOC {33 1.0 33 1.0 33 1.0 34 0.8067789} PREDS {{259 0 0 0-6663 {}} {130 0 0 0-4699 {}}} SUCCS {{259 0 0 0-6665 {}}} CYCLES {}}
set a(0-6665) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 1 NAME COMP_LOOP:acc#9 TYPE ACCU DELAY {0.76 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2013 LOC {34 0.0 34 0.8067789 34 0.8067789 34 0.9015864673076923 34 0.9015864673076923} PREDS {{259 0 0 0-6664 {}} {130 0 0 0-4699 {}}} SUCCS {{259 0 0 0-6666 {}} {258 0 0 0-6667 {}}} CYCLES {}}
set a(0-6666) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(14:5).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2014 LOC {34 0.09480765 34 0.90158655 34 0.90158655 34 0.90158655 34 1.0} PREDS {{772 0 0 0-6666 {}} {259 0 0 0-6665 {}} {256 0 0 0-6663 {}} {130 0 0 0-4699 {}} {256 0 0 0-6616 {}} {256 0 0 0-6610 {}} {256 0 0 0-4698 {}} {256 0 0 0-6552 {}} {256 0 0 0-6545 {}} {256 0 0 0-4697 {}} {256 0 0 0-6495 {}} {256 0 0 0-6488 {}} {256 0 0 0-4696 {}} {256 0 0 0-6430 {}} {256 0 0 0-6423 {}} {256 0 0 0-4695 {}} {256 0 0 0-6373 {}} {256 0 0 0-6366 {}} {256 0 0 0-4694 {}} {256 0 0 0-6308 {}} {256 0 0 0-6301 {}} {256 0 0 0-4693 {}} {256 0 0 0-6251 {}} {256 0 0 0-6244 {}} {256 0 0 0-4692 {}} {256 0 0 0-6186 {}} {256 0 0 0-6179 {}} {256 0 0 0-4691 {}} {256 0 0 0-6129 {}} {256 0 0 0-6122 {}} {256 0 0 0-4690 {}} {256 0 0 0-6064 {}} {256 0 0 0-6057 {}} {256 0 0 0-4689 {}} {256 0 0 0-6007 {}} {256 0 0 0-6000 {}} {256 0 0 0-4688 {}} {256 0 0 0-5942 {}} {256 0 0 0-5935 {}} {256 0 0 0-4687 {}} {256 0 0 0-5885 {}} {256 0 0 0-5878 {}} {256 0 0 0-4686 {}} {256 0 0 0-5820 {}} {256 0 0 0-5813 {}} {256 0 0 0-4685 {}} {256 0 0 0-5763 {}} {256 0 0 0-5756 {}} {256 0 0 0-4684 {}} {256 0 0 0-5698 {}} {256 0 0 0-5690 {}} {256 0 0 0-4683 {}} {256 0 0 0-5640 {}} {256 0 0 0-5633 {}} {256 0 0 0-4682 {}} {256 0 0 0-5575 {}} {256 0 0 0-5568 {}} {256 0 0 0-4681 {}} {256 0 0 0-5518 {}} {256 0 0 0-5511 {}} {256 0 0 0-4680 {}} {256 0 0 0-5453 {}} {256 0 0 0-5446 {}} {256 0 0 0-4679 {}} {256 0 0 0-5396 {}} {256 0 0 0-5389 {}} {256 0 0 0-4678 {}} {256 0 0 0-5331 {}} {256 0 0 0-5324 {}} {256 0 0 0-4677 {}} {256 0 0 0-5274 {}} {256 0 0 0-5267 {}} {256 0 0 0-4676 {}} {256 0 0 0-5209 {}} {256 0 0 0-5201 {}} {256 0 0 0-4675 {}} {256 0 0 0-5151 {}} {256 0 0 0-5144 {}} {256 0 0 0-4674 {}} {256 0 0 0-5086 {}} {256 0 0 0-5079 {}} {256 0 0 0-4673 {}} {256 0 0 0-5029 {}} {256 0 0 0-5022 {}} {256 0 0 0-4672 {}} {256 0 0 0-4964 {}} {256 0 0 0-4956 {}} {256 0 0 0-4671 {}} {256 0 0 0-4906 {}} {256 0 0 0-4899 {}} {256 0 0 0-4670 {}} {256 0 0 0-4841 {}} {256 0 0 0-4833 {}} {256 0 0 0-4669 {}} {256 0 0 0-4783 {}} {256 0 0 0-4775 {}} {256 0 0 0-4668 {}} {256 0 0 0-4717 {}}} SUCCS {{774 0 0 0-4717 {}} {774 0 0 0-4668 {}} {774 0 0 0-4775 {}} {774 0 0 0-4783 {}} {774 0 0 0-4669 {}} {774 0 0 0-4833 {}} {774 0 0 0-4841 {}} {774 0 0 0-4670 {}} {774 0 0 0-4899 {}} {774 0 0 0-4906 {}} {774 0 0 0-4671 {}} {774 0 0 0-4956 {}} {774 0 0 0-4964 {}} {774 0 0 0-4672 {}} {774 0 0 0-5022 {}} {774 0 0 0-5029 {}} {774 0 0 0-4673 {}} {774 0 0 0-5079 {}} {774 0 0 0-5086 {}} {774 0 0 0-4674 {}} {774 0 0 0-5144 {}} {774 0 0 0-5151 {}} {774 0 0 0-4675 {}} {774 0 0 0-5201 {}} {774 0 0 0-5209 {}} {774 0 0 0-4676 {}} {774 0 0 0-5267 {}} {774 0 0 0-5274 {}} {774 0 0 0-4677 {}} {774 0 0 0-5324 {}} {774 0 0 0-5331 {}} {774 0 0 0-4678 {}} {774 0 0 0-5389 {}} {774 0 0 0-5396 {}} {774 0 0 0-4679 {}} {774 0 0 0-5446 {}} {774 0 0 0-5453 {}} {774 0 0 0-4680 {}} {774 0 0 0-5511 {}} {774 0 0 0-5518 {}} {774 0 0 0-4681 {}} {774 0 0 0-5568 {}} {774 0 0 0-5575 {}} {774 0 0 0-4682 {}} {774 0 0 0-5633 {}} {774 0 0 0-5640 {}} {774 0 0 0-4683 {}} {774 0 0 0-5690 {}} {774 0 0 0-5698 {}} {774 0 0 0-4684 {}} {774 0 0 0-5756 {}} {774 0 0 0-5763 {}} {774 0 0 0-4685 {}} {774 0 0 0-5813 {}} {774 0 0 0-5820 {}} {774 0 0 0-4686 {}} {774 0 0 0-5878 {}} {774 0 0 0-5885 {}} {774 0 0 0-4687 {}} {774 0 0 0-5935 {}} {774 0 0 0-5942 {}} {774 0 0 0-4688 {}} {774 0 0 0-6000 {}} {774 0 0 0-6007 {}} {774 0 0 0-4689 {}} {774 0 0 0-6057 {}} {774 0 0 0-6064 {}} {774 0 0 0-4690 {}} {774 0 0 0-6122 {}} {774 0 0 0-6129 {}} {774 0 0 0-4691 {}} {774 0 0 0-6179 {}} {774 0 0 0-6186 {}} {774 0 0 0-4692 {}} {774 0 0 0-6244 {}} {774 0 0 0-6251 {}} {774 0 0 0-4693 {}} {774 0 0 0-6301 {}} {774 0 0 0-6308 {}} {774 0 0 0-4694 {}} {774 0 0 0-6366 {}} {774 0 0 0-6373 {}} {774 0 0 0-4695 {}} {774 0 0 0-6423 {}} {774 0 0 0-6430 {}} {774 0 0 0-4696 {}} {774 0 0 0-6488 {}} {774 0 0 0-6495 {}} {774 0 0 0-4697 {}} {774 0 0 0-6545 {}} {774 0 0 0-6552 {}} {774 0 0 0-4698 {}} {774 0 0 0-6610 {}} {774 0 0 0-6616 {}} {774 0 0 0-4699 {}} {774 0 0 0-6663 {}} {772 0 0 0-6666 {}}} CYCLES {}}
set a(0-6667) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2015 LOC {34 0.09480765 34 0.90158655 34 0.90158655 34 0.90158655} PREDS {{258 0 0 0-6665 {}} {130 0 0 0-4699 {}}} SUCCS {{258 0 0 0-6671 {}}} CYCLES {}}
set a(0-6668) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2016 LOC {33 1.0 34 0.90158655 34 0.90158655 34 0.90158655} PREDS {{130 0 0 0-4699 {}}} SUCCS {{259 0 0 0-6669 {}}} CYCLES {}}
set a(0-6669) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2017 LOC {33 1.0 34 0.90158655 34 0.90158655 34 0.90158655} PREDS {{259 0 0 0-6668 {}} {130 0 0 0-4699 {}}} SUCCS {{259 0 0 0-6670 {}}} CYCLES {}}
set a(0-6670) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2018 LOC {33 1.0 34 0.90158655 34 0.90158655 34 0.90158655} PREDS {{259 0 0 0-6669 {}} {130 0 0 0-4699 {}}} SUCCS {{259 0 0 0-6671 {}}} CYCLES {}}
set a(0-6671) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(15,0,15,0,15) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {0.79 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2019 LOC {34 0.09480765 34 0.90158655 34 0.90158655 34 0.9999998865384615 34 0.9999998865384615} PREDS {{259 0 0 0-6670 {}} {258 0 0 0-6667 {}} {130 0 0 0-4699 {}}} SUCCS {{259 0 0 0-6672 {}}} CYCLES {}}
set a(0-6672) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2020 LOC {34 0.19322109999999998 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-6671 {}} {130 0 0 0-4699 {}}} SUCCS {{259 0 0 0-6673 {}}} CYCLES {}}
set a(0-6673) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2021 LOC {34 0.19322109999999998 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-6672 {}} {130 0 0 0-4699 {}}} SUCCS {{259 0 0 0-6674 {}}} CYCLES {}}
set a(0-6674) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4667 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2022 LOC {34 0.19322109999999998 34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{772 0 0 0-6674 {}} {259 0 0 0-6673 {}} {130 0 0 0-4699 {}} {256 0 0 0-4711 {}}} SUCCS {{774 0 0 0-4711 {}} {772 0 0 0-6674 {}}} CYCLES {}}
set a(0-4667) {CHI {0-4711 0-4712 0-4713 0-4714 0-4715 0-4716 0-4717 0-4718 0-4719 0-4720 0-4721 0-4722 0-4723 0-4724 0-4668 0-4772 0-4773 0-4774 0-4775 0-4776 0-4777 0-4778 0-4779 0-4780 0-4781 0-4782 0-4783 0-4784 0-4785 0-4786 0-4787 0-4788 0-4789 0-4669 0-4830 0-4831 0-4832 0-4833 0-4834 0-4835 0-4836 0-4837 0-4838 0-4839 0-4840 0-4841 0-4842 0-4843 0-4844 0-4845 0-4846 0-4847 0-4848 0-4849 0-4670 0-4896 0-4897 0-4898 0-4899 0-4900 0-4901 0-4902 0-4903 0-4904 0-4905 0-4906 0-4907 0-4908 0-4909 0-4910 0-4911 0-4912 0-4671 0-4953 0-4954 0-4955 0-4956 0-4957 0-4958 0-4959 0-4960 0-4961 0-4962 0-4963 0-4964 0-4965 0-4966 0-4967 0-4968 0-4969 0-4970 0-4971 0-4972 0-4672 0-5019 0-5020 0-5021 0-5022 0-5023 0-5024 0-5025 0-5026 0-5027 0-5028 0-5029 0-5030 0-5031 0-5032 0-5033 0-5034 0-5035 0-4673 0-5076 0-5077 0-5078 0-5079 0-5080 0-5081 0-5082 0-5083 0-5084 0-5085 0-5086 0-5087 0-5088 0-5089 0-5090 0-5091 0-5092 0-5093 0-5094 0-4674 0-5141 0-5142 0-5143 0-5144 0-5145 0-5146 0-5147 0-5148 0-5149 0-5150 0-5151 0-5152 0-5153 0-5154 0-5155 0-5156 0-5157 0-4675 0-5198 0-5199 0-5200 0-5201 0-5202 0-5203 0-5204 0-5205 0-5206 0-5207 0-5208 0-5209 0-5210 0-5211 0-5212 0-5213 0-5214 0-5215 0-5216 0-5217 0-4676 0-5264 0-5265 0-5266 0-5267 0-5268 0-5269 0-5270 0-5271 0-5272 0-5273 0-5274 0-5275 0-5276 0-5277 0-5278 0-5279 0-5280 0-4677 0-5321 0-5322 0-5323 0-5324 0-5325 0-5326 0-5327 0-5328 0-5329 0-5330 0-5331 0-5332 0-5333 0-5334 0-5335 0-5336 0-5337 0-5338 0-5339 0-4678 0-5386 0-5387 0-5388 0-5389 0-5390 0-5391 0-5392 0-5393 0-5394 0-5395 0-5396 0-5397 0-5398 0-5399 0-5400 0-5401 0-5402 0-4679 0-5443 0-5444 0-5445 0-5446 0-5447 0-5448 0-5449 0-5450 0-5451 0-5452 0-5453 0-5454 0-5455 0-5456 0-5457 0-5458 0-5459 0-5460 0-5461 0-4680 0-5508 0-5509 0-5510 0-5511 0-5512 0-5513 0-5514 0-5515 0-5516 0-5517 0-5518 0-5519 0-5520 0-5521 0-5522 0-5523 0-5524 0-4681 0-5565 0-5566 0-5567 0-5568 0-5569 0-5570 0-5571 0-5572 0-5573 0-5574 0-5575 0-5576 0-5577 0-5578 0-5579 0-5580 0-5581 0-5582 0-5583 0-4682 0-5630 0-5631 0-5632 0-5633 0-5634 0-5635 0-5636 0-5637 0-5638 0-5639 0-5640 0-5641 0-5642 0-5643 0-5644 0-5645 0-5646 0-4683 0-5687 0-5688 0-5689 0-5690 0-5691 0-5692 0-5693 0-5694 0-5695 0-5696 0-5697 0-5698 0-5699 0-5700 0-5701 0-5702 0-5703 0-5704 0-5705 0-5706 0-4684 0-5753 0-5754 0-5755 0-5756 0-5757 0-5758 0-5759 0-5760 0-5761 0-5762 0-5763 0-5764 0-5765 0-5766 0-5767 0-5768 0-5769 0-4685 0-5810 0-5811 0-5812 0-5813 0-5814 0-5815 0-5816 0-5817 0-5818 0-5819 0-5820 0-5821 0-5822 0-5823 0-5824 0-5825 0-5826 0-5827 0-5828 0-4686 0-5875 0-5876 0-5877 0-5878 0-5879 0-5880 0-5881 0-5882 0-5883 0-5884 0-5885 0-5886 0-5887 0-5888 0-5889 0-5890 0-5891 0-4687 0-5932 0-5933 0-5934 0-5935 0-5936 0-5937 0-5938 0-5939 0-5940 0-5941 0-5942 0-5943 0-5944 0-5945 0-5946 0-5947 0-5948 0-5949 0-5950 0-4688 0-5997 0-5998 0-5999 0-6000 0-6001 0-6002 0-6003 0-6004 0-6005 0-6006 0-6007 0-6008 0-6009 0-6010 0-6011 0-6012 0-6013 0-4689 0-6054 0-6055 0-6056 0-6057 0-6058 0-6059 0-6060 0-6061 0-6062 0-6063 0-6064 0-6065 0-6066 0-6067 0-6068 0-6069 0-6070 0-6071 0-6072 0-4690 0-6119 0-6120 0-6121 0-6122 0-6123 0-6124 0-6125 0-6126 0-6127 0-6128 0-6129 0-6130 0-6131 0-6132 0-6133 0-6134 0-6135 0-4691 0-6176 0-6177 0-6178 0-6179 0-6180 0-6181 0-6182 0-6183 0-6184 0-6185 0-6186 0-6187 0-6188 0-6189 0-6190 0-6191 0-6192 0-6193 0-6194 0-4692 0-6241 0-6242 0-6243 0-6244 0-6245 0-6246 0-6247 0-6248 0-6249 0-6250 0-6251 0-6252 0-6253 0-6254 0-6255 0-6256 0-6257 0-4693 0-6298 0-6299 0-6300 0-6301 0-6302 0-6303 0-6304 0-6305 0-6306 0-6307 0-6308 0-6309 0-6310 0-6311 0-6312 0-6313 0-6314 0-6315 0-6316 0-4694 0-6363 0-6364 0-6365 0-6366 0-6367 0-6368 0-6369 0-6370 0-6371 0-6372 0-6373 0-6374 0-6375 0-6376 0-6377 0-6378 0-6379 0-4695 0-6420 0-6421 0-6422 0-6423 0-6424 0-6425 0-6426 0-6427 0-6428 0-6429 0-6430 0-6431 0-6432 0-6433 0-6434 0-6435 0-6436 0-6437 0-6438 0-4696 0-6485 0-6486 0-6487 0-6488 0-6489 0-6490 0-6491 0-6492 0-6493 0-6494 0-6495 0-6496 0-6497 0-6498 0-6499 0-6500 0-6501 0-4697 0-6542 0-6543 0-6544 0-6545 0-6546 0-6547 0-6548 0-6549 0-6550 0-6551 0-6552 0-6553 0-6554 0-6555 0-6556 0-6557 0-6558 0-6559 0-6560 0-4698 0-6607 0-6608 0-6609 0-6610 0-6611 0-6612 0-6613 0-6614 0-6615 0-6616 0-6617 0-6618 0-6619 0-6620 0-6621 0-6622 0-4699 0-6663 0-6664 0-6665 0-6666 0-6667 0-6668 0-6669 0-6670 0-6671 0-6672 0-6673 0-6674} ITERATIONS 513 RESET_LATENCY {0 ?} CSTEPS 34 UNROLL 32 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2312604 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 17442 TOTAL_CYCLES_IN 244188 TOTAL_CYCLES_UNDER 2068416 TOTAL_CYCLES 2312604 NAME COMP_LOOP TYPE LOOP DELAY {23126050.00 ns} PAR 0-4666 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2023 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-4710 {}} {258 0 0 0-4709 {}} {258 0 0 0-4708 {}} {130 0 0 0-4707 {}} {774 0 0 0-6682 {}}} SUCCS {{772 0 0 0-4709 {}} {772 0 0 0-4710 {}} {131 0 0 0-6675 {}} {130 0 0 0-6676 {}} {130 0 0 0-6677 {}} {130 0 0 0-6678 {}} {130 0 0 0-6679 {}} {130 0 0 0-6680 {}} {130 0 0 0-6681 {}} {256 0 0 0-6682 {}}} CYCLES {}}
set a(0-6675) {AREA_SCORE {} NAME STAGE_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4666 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2024 LOC {1 1.0 2 0.8763462 2 0.8763462 2 0.8763462 2 0.8763462} PREDS {{131 0 0 0-4667 {}} {774 0 0 0-6682 {}}} SUCCS {{259 0 0 0-6676 {}} {130 0 0 0-6681 {}} {256 0 0 0-6682 {}}} CYCLES {}}
set a(0-6676) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.25 ns} PAR 0-4666 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2025 LOC {2 0.0 2 0.8763462 2 0.8763462 2 0.907596075 2 0.907596075} PREDS {{259 0 0 0-6675 {}} {130 0 0 0-4667 {}}} SUCCS {{259 0 0 0-6677 {}} {130 0 0 0-6681 {}} {258 0 0 0-6682 {}}} CYCLES {}}
set a(0-6677) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-4666 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2026 LOC {2 0.03125 2 0.9075962 2 0.9075962 2 0.9075962} PREDS {{259 0 0 0-6676 {}} {130 0 0 0-4667 {}}} SUCCS {{259 0 0 0-6678 {}} {130 0 0 0-6681 {}}} CYCLES {}}
set a(0-6678) {AREA_SCORE {} NAME STAGE_LOOP:conc#1 TYPE CONCATENATE PAR 0-4666 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2027 LOC {2 0.03125 2 0.9075962 2 0.9075962 2 0.9075962} PREDS {{259 0 0 0-6677 {}} {130 0 0 0-4667 {}}} SUCCS {{259 0 0 0-6679 {}} {130 0 0 0-6681 {}}} CYCLES {}}
set a(0-6679) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(5,0,5,0,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.74 ns} PAR 0-4666 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2028 LOC {2 0.03125 2 0.9075962 2 0.9075962 2 0.9999999211538461 2 0.9999999211538461} PREDS {{259 0 0 0-6678 {}} {130 0 0 0-4667 {}}} SUCCS {{259 0 0 0-6680 {}} {130 0 0 0-6681 {}}} CYCLES {}}
set a(0-6680) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-4666 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2029 LOC {2 0.1236538 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-6679 {}} {130 0 0 0-4667 {}}} SUCCS {{259 0 0 0-6681 {}}} CYCLES {}}
set a(0-6681) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-4666 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2030 LOC {2 0.1236538 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-6680 {}} {130 0 0 0-6679 {}} {130 0 0 0-6678 {}} {130 0 0 0-6677 {}} {130 0 0 0-6676 {}} {130 0 0 0-6675 {}} {130 0 0 0-4667 {}}} SUCCS {{129 0 0 0-6682 {}}} CYCLES {}}
set a(0-6682) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4666 LOC {2 0.03125 2 0.9075962 2 0.9075962 2 0.9075962 2 1.0} PREDS {{772 0 0 0-6682 {}} {129 0 0 0-6681 {}} {258 0 0 0-6676 {}} {256 0 0 0-6675 {}} {256 0 0 0-4667 {}} {256 0 0 0-4707 {}}} SUCCS {{774 0 0 0-4707 {}} {774 0 0 0-4667 {}} {774 0 0 0-6675 {}} {772 0 0 0-6682 {}}} CYCLES {}}
set a(0-4666) {CHI {0-4707 0-4708 0-4709 0-4710 0-4667 0-6675 0-6676 0-6677 0-6678 0-6679 0-6680 0-6681 0-6682} ITERATIONS 14 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2312632 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 28 TOTAL_CYCLES_IN 28 TOTAL_CYCLES_UNDER 2312604 TOTAL_CYCLES 2312632 NAME STAGE_LOOP TYPE LOOP DELAY {23126330.00 ns} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2031 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-4706 {}} {130 0 0 0-4705 {}} {130 0 0 0-4704 {}} {130 0 0 0-4702 {}} {130 0 0 0-4701 {}} {258 0 0 0-4700 {}}} SUCCS {{772 0 0 0-4706 {}} {131 0 0 0-6683 {}} {130 0 0 0-6684 {}} {130 0 0 0-6685 {}} {130 0 0 0-6686 {}} {130 0 0 0-6687 {}} {130 0 0 0-6688 {}} {130 0 0 0-6689 {}} {130 0 0 0-6690 {}} {130 0 0 0-6691 {}} {130 0 0 0-6692 {}} {130 0 0 0-6693 {}} {130 0 0 0-6694 {}} {130 0 0 0-6695 {}} {130 0 0 0-6696 {}} {130 0 0 0-6697 {}} {130 0 0 0-6698 {}} {130 0 0 0-6699 {}} {130 0 0 0-6700 {}}} CYCLES {}}
set a(0-6683) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2032 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-4666 {}} {130 0 0 0-4705 {}}} SUCCS {} CYCLES {}}
set a(0-6684) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2033 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-4666 {}} {130 0 0 0-4705 {}}} SUCCS {{66 0 0 0-6687 {}} {66 0 0 0-6690 {}} {66 0 0 0-6693 {}} {66 0 0 0-6696 {}} {66 0 0 0-6699 {}}} CYCLES {}}
set a(0-6685) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2034 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-4666 {}} {146 0 0 0-4705 {}}} SUCCS {} CYCLES {}}
set a(0-6686) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2035 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-4666 {}} {128 0 0 0-6687 {}}} SUCCS {{259 0 0 0-6687 {}}} CYCLES {}}
set a(0-6687) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2036 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-6687 {}} {259 0 0 0-6686 {}} {66 0 0 0-6684 {}} {130 0 0 0-4666 {}} {66 0 0 0-4703 {}}} SUCCS {{128 0 0 0-6686 {}} {772 0 0 0-6687 {}} {259 0 0 0-6688 {}}} CYCLES {}}
set a(0-6688) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2037 LOC {3 0.0488782 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-6687 {}} {130 0 0 0-4666 {}}} SUCCS {} CYCLES {}}
set a(0-6689) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2038 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-4666 {}} {128 0 0 0-6690 {}}} SUCCS {{259 0 0 0-6690 {}}} CYCLES {}}
set a(0-6690) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2039 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-6690 {}} {259 0 0 0-6689 {}} {66 0 0 0-6684 {}} {130 0 0 0-4666 {}} {66 0 0 0-4703 {}}} SUCCS {{128 0 0 0-6689 {}} {772 0 0 0-6690 {}} {259 0 0 0-6691 {}}} CYCLES {}}
set a(0-6691) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2040 LOC {3 0.0488782 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-6690 {}} {130 0 0 0-4666 {}}} SUCCS {} CYCLES {}}
set a(0-6692) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2041 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-4666 {}} {128 0 0 0-6693 {}}} SUCCS {{259 0 0 0-6693 {}}} CYCLES {}}
set a(0-6693) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2042 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-6693 {}} {259 0 0 0-6692 {}} {66 0 0 0-6684 {}} {130 0 0 0-4666 {}} {66 0 0 0-4703 {}} {256 0 0 0-4701 {}}} SUCCS {{774 0 0 0-4701 {}} {128 0 0 0-6692 {}} {772 0 0 0-6693 {}} {259 0 0 0-6694 {}}} CYCLES {}}
set a(0-6694) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2043 LOC {3 0.0488782 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-6693 {}} {130 0 0 0-4666 {}}} SUCCS {} CYCLES {}}
set a(0-6695) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2044 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-4666 {}} {128 0 0 0-6696 {}}} SUCCS {{259 0 0 0-6696 {}}} CYCLES {}}
set a(0-6696) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2045 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-6696 {}} {259 0 0 0-6695 {}} {66 0 0 0-6684 {}} {130 0 0 0-4666 {}} {66 0 0 0-4703 {}} {256 0 0 0-4700 {}}} SUCCS {{774 0 0 0-4700 {}} {128 0 0 0-6695 {}} {772 0 0 0-6696 {}} {259 0 0 0-6697 {}}} CYCLES {}}
set a(0-6697) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2046 LOC {3 0.0488782 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-6696 {}} {130 0 0 0-4666 {}}} SUCCS {} CYCLES {}}
set a(0-6698) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2047 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-4666 {}} {128 0 0 0-6699 {}}} SUCCS {{259 0 0 0-6699 {}}} CYCLES {}}
set a(0-6699) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2048 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-6699 {}} {259 0 0 0-6698 {}} {66 0 0 0-6684 {}} {130 0 0 0-4666 {}} {66 0 0 0-4703 {}}} SUCCS {{128 0 0 0-6698 {}} {772 0 0 0-6699 {}} {259 0 0 0-6700 {}}} CYCLES {}}
set a(0-6700) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-4665 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2049 LOC {3 0.0488782 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-6699 {}} {130 0 0 0-4666 {}}} SUCCS {} CYCLES {}}
set a(0-4665) {CHI {0-4700 0-4701 0-4702 0-4703 0-4704 0-4705 0-4706 0-4666 0-6683 0-6684 0-6685 0-6686 0-6687 0-6688 0-6689 0-6690 0-6691 0-6692 0-6693 0-6694 0-6695 0-6696 0-6697 0-6698 0-6699 0-6700} ITERATIONS Infinite LATENCY {2312629 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2312635 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 2312632 TOTAL_CYCLES 2312635 NAME main TYPE LOOP DELAY {23126360.00 ns} PAR 0-4664 XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2050 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-4664) {CHI 0-4665 ITERATIONS Infinite LATENCY {2312629 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2312635 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 2312635 TOTAL_CYCLES 2312635 NAME core:rlp TYPE LOOP DELAY {23126360.00 ns} PAR {} XREFS 8add95a8-4c99-4da1-8856-56943aa14ceb-2051 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-4664-TOTALCYCLES) {2312635}
set a(0-4664-QMOD) {ccs_in(14,32) 0-4700 ccs_in(15,32) 0-4701 ccs_sync_in_wait(12) 0-4703 mgc_shift_l(1,0,4,15) {0-4708 0-5697} mgc_add(4,0,1,1,4) 0-4715 mgc_shift_l(1,0,4,14) {0-4716 0-4782 0-4840 0-4963 0-5208} mgc_mul(14,0,14,0,14) {0-4719 0-4786 0-4844 0-4909 0-4967 0-5032 0-5089 0-5154 0-5212 0-5277 0-5334 0-5399 0-5456 0-5521 0-5578 0-5643 0-5701 0-5766 0-5823 0-5888 0-5945 0-6010 0-6067 0-6132 0-6189 0-6254 0-6311 0-6376 0-6433 0-6498 0-6555 0-6619} BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) {0-4721 0-4787 0-4846 0-4910 0-4969 0-5033 0-5091 0-5155 0-5214 0-5278 0-5336 0-5400 0-5458 0-5522 0-5580 0-5644 0-5703 0-5767 0-5825 0-5889 0-5947 0-6011 0-6069 0-6133 0-6191 0-6255 0-6313 0-6377 0-6435 0-6499 0-6557 0-6620} BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) {0-4723 0-4788 0-4848 0-4911 0-4971 0-5034 0-5093 0-5156 0-5216 0-5279 0-5338 0-5401 0-5460 0-5523 0-5582 0-5645 0-5705 0-5768 0-5827 0-5890 0-5949 0-6012 0-6071 0-6134 0-6193 0-6256 0-6315 0-6378 0-6437 0-6500 0-6559 0-6621} mgc_add(9,0,9,0,9) 0-4729 BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) {0-4733 0-4741 0-4756 0-4763 0-4796 0-4804 0-4816 0-4823 0-4859 0-4867 0-4882 0-4889 0-4919 0-4927 0-4939 0-4946 0-4982 0-4990 0-5005 0-5012 0-5042 0-5050 0-5062 0-5069 0-5104 0-5112 0-5127 0-5134 0-5164 0-5172 0-5184 0-5191 0-5227 0-5235 0-5250 0-5257 0-5287 0-5295 0-5307 0-5314 0-5349 0-5357 0-5372 0-5379 0-5409 0-5417 0-5429 0-5436 0-5471 0-5479 0-5494 0-5501 0-5531 0-5539 0-5551 0-5558 0-5593 0-5601 0-5616 0-5623 0-5653 0-5661 0-5673 0-5680 0-5716 0-5724 0-5739 0-5746 0-5776 0-5784 0-5796 0-5803 0-5838 0-5846 0-5861 0-5868 0-5898 0-5906 0-5918 0-5925 0-5960 0-5968 0-5983 0-5990 0-6020 0-6028 0-6040 0-6047 0-6082 0-6090 0-6105 0-6112 0-6142 0-6150 0-6162 0-6169 0-6204 0-6212 0-6227 0-6234 0-6264 0-6272 0-6284 0-6291 0-6326 0-6334 0-6349 0-6356 0-6386 0-6394 0-6406 0-6413 0-6448 0-6456 0-6471 0-6478 0-6508 0-6516 0-6528 0-6535 0-6570 0-6578 0-6593 0-6600 0-6629 0-6637 0-6649 0-6656} mgc_add3(14,0,14,0,14,0,14) {0-4740 0-4803 0-4866 0-4926 0-4989 0-5049 0-5111 0-5171 0-5234 0-5294 0-5356 0-5416 0-5478 0-5538 0-5600 0-5660 0-5723 0-5783 0-5845 0-5905 0-5967 0-6027 0-6089 0-6149 0-6211 0-6271 0-6333 0-6393 0-6455 0-6515 0-6577 0-6636} mult_9b8ae6c857951539e3f3886315ce73b770ef() {0-4746 0-4809 0-4872 0-4932 0-4995 0-5055 0-5117 0-5177 0-5240 0-5300 0-5362 0-5422 0-5484 0-5544 0-5606 0-5666 0-5729 0-5789 0-5851 0-5911 0-5973 0-6033 0-6095 0-6155 0-6217 0-6277 0-6339 0-6399 0-6461 0-6521 0-6583 0-6642} mgc_add(32,0,32,0,32) {0-4748 0-4758 0-4765 0-4811 0-4818 0-4874 0-4884 0-4934 0-4941 0-4997 0-5007 0-5057 0-5064 0-5119 0-5129 0-5179 0-5186 0-5242 0-5252 0-5302 0-5309 0-5364 0-5374 0-5424 0-5431 0-5486 0-5496 0-5546 0-5553 0-5608 0-5618 0-5668 0-5675 0-5731 0-5741 0-5791 0-5798 0-5853 0-5863 0-5913 0-5920 0-5975 0-5985 0-6035 0-6042 0-6097 0-6107 0-6157 0-6164 0-6219 0-6229 0-6279 0-6286 0-6341 0-6351 0-6401 0-6408 0-6463 0-6473 0-6523 0-6530 0-6585 0-6595 0-6644 0-6651} modulo_add_0c8c8b8581199e9d1dc87e75ec5d104e605c() {0-4751 0-4814 0-4877 0-4937 0-5000 0-5060 0-5122 0-5182 0-5245 0-5305 0-5367 0-5427 0-5489 0-5549 0-5611 0-5671 0-5734 0-5794 0-5856 0-5916 0-5978 0-6038 0-6100 0-6160 0-6222 0-6282 0-6344 0-6404 0-6466 0-6526 0-6588 0-6647} modulo_sub_9cc7439c5775bc162fe17431e78231ea6384() {0-4761 0-4821 0-4887 0-4944 0-5010 0-5067 0-5132 0-5189 0-5255 0-5312 0-5377 0-5434 0-5499 0-5556 0-5621 0-5678 0-5744 0-5801 0-5866 0-5923 0-5988 0-6045 0-6110 0-6167 0-6232 0-6289 0-6354 0-6411 0-6476 0-6533 0-6598 0-6654} mgc_add(18,0,1,1,19) 0-4767 mgc_add(15,0,14,0,15) {0-4778 0-4826 0-4836 0-4892 0-4949 0-4959 0-5015 0-5025 0-5072 0-5082 0-5137 0-5194 0-5204 0-5260 0-5270 0-5317 0-5327 0-5382 0-5439 0-5449 0-5504 0-5514 0-5561 0-5571 0-5626 0-5683 0-5693 0-5749 0-5759 0-5806 0-5816 0-5871 0-5928 0-5938 0-5993 0-6003 0-6050 0-6060 0-6115 0-6172 0-6182 0-6237 0-6247 0-6294 0-6304 0-6359 0-6416 0-6426 0-6481 0-6491 0-6538 0-6548 0-6603 0-6659} mgc_add(14,0,14,0,14) {0-4795 0-4918 0-5041 0-5163 0-5286 0-5408 0-5530 0-5652 0-5775 0-5897 0-6019 0-6141 0-6263 0-6385 0-6507 0-6628} mgc_add(13,0,13,0,13) {0-4855 0-4902 0-5100 0-5345 0-5392 0-5589 0-5834 0-5881 0-6078 0-6322 0-6369 0-6566} mgc_add(12,0,12,0,12) {0-4978 0-5147 0-5467 0-5956 0-6125 0-6444} mgc_add(11,0,11,0,11) {0-5223 0-5636 0-6200} mgc_add(10,0,10,0,10) {0-5712 0-6612} mgc_add(9,0,2,1,10) 0-6665 mgc_add(15,0,15,0,15) 0-6671 mgc_add(4,0,2,1,4) 0-6676 mgc_add(5,0,5,0,5) 0-6679 ccs_sync_out_wait(18) 0-6684 mgc_io_sync(0) {0-6687 0-6690 0-6693 0-6696 0-6699}}
set a(0-4664-PROC_NAME) {core}
set a(0-4664-HIER_NAME) {/inPlaceNTT_DIT_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-4664}

