Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 17 08:44:59 2025
| Host         : LAPTOP-I6E0CIJ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file YAHTZEE_timing_summary_routed.rpt -pb YAHTZEE_timing_summary_routed.pb -rpx YAHTZEE_timing_summary_routed.rpx -warn_on_violation
| Design       : YAHTZEE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     26          
TIMING-16  Warning           Large setup violation           4           
TIMING-18  Warning           Missing input or output delay   24          
TIMING-20  Warning           Non-clocked latch               54          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (134)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (106)
5. checking no_input_delay (9)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (134)
--------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: display/HZ1/CLK_TEMP_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fsm/H_JP1_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fsm/jugador_n_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: fsm/reset_turnos_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (106)
--------------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.847      -30.175                      4                  280        0.042        0.000                      0                  280        4.020        0.000                       0                   225  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.847      -30.175                      4                  276        0.042        0.000                      0                  276        4.020        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.210        0.000                      0                    4        0.294        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -7.847ns,  Total Violation      -30.175ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.847ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.797ns  (logic 7.496ns (42.120%)  route 10.301ns (57.880%))
  Logic Levels:           21  (CARRY4=8 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.636     5.239    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDPE (Prop_fdpe_C_Q)         0.456     5.695 r  dados_aleatorios/dados_i_reg[0][0]_replica/Q
                         net (fo=32, routed)          1.098     6.792    dados_aleatorios/dados[0][0]_repN
    SLICE_X43Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.916 r  dados_aleatorios/resultado[4]_i_104__1/O
                         net (fo=1, routed)           0.000     6.916    dados_aleatorios/resultado[4]_i_104__1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.373 r  dados_aleatorios/resultado_reg[4]_i_66__0/CO[1]
                         net (fo=26, routed)          0.538     7.911    dados_aleatorios/resultado_reg[4]_i_66__0_n_2
    SLICE_X41Y97         LUT6 (Prop_lut6_I4_O)        0.329     8.240 r  dados_aleatorios/resultado[4]_i_106__0_comp/O
                         net (fo=1, routed)           0.493     8.733    dados_aleatorios/resultado[4]_i_106__0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.198 r  dados_aleatorios/resultado_reg[4]_i_67__0/CO[1]
                         net (fo=20, routed)          0.423     9.621    dados_aleatorios/resultado_reg[4]_i_67__0_n_2
    SLICE_X43Y97         LUT5 (Prop_lut5_I4_O)        0.329     9.950 f  dados_aleatorios/resultado[4]_i_121__0/O
                         net (fo=1, routed)           0.584    10.534    dados_aleatorios/puntuaciones1/instance_caso_eg/p_2_in[1]
    SLICE_X45Y97         LUT5 (Prop_lut5_I1_O)        0.124    10.658 r  dados_aleatorios/resultado[4]_i_114__0_comp/O
                         net (fo=1, routed)           0.336    10.995    dados_aleatorios/resultado[4]_i_114__0_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    11.483 r  dados_aleatorios/resultado_reg[4]_i_88__0/CO[1]
                         net (fo=6, routed)           0.372    11.855    dados_aleatorios/resultado_reg[4]_i_88__0_n_2
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.332    12.187 r  dados_aleatorios/resultado[4]_i_83__0/O
                         net (fo=7, routed)           0.830    13.017    dados_aleatorios/resultado[4]_i_83__0_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.141 r  dados_aleatorios/resultado[4]_i_110__0/O
                         net (fo=1, routed)           0.195    13.336    dados_aleatorios/resultado[4]_i_110__0_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.801 r  dados_aleatorios/resultado_reg[4]_i_81__0/CO[1]
                         net (fo=12, routed)          0.400    14.201    dados_aleatorios/resultado_reg[4]_i_81__0_n_2
    SLICE_X46Y96         LUT5 (Prop_lut5_I4_O)        0.329    14.530 r  dados_aleatorios/resultado[4]_i_45__0/O
                         net (fo=6, routed)           0.966    15.496    dados_aleatorios/resultado[4]_i_45__0_n_0
    SLICE_X46Y95         LUT4 (Prop_lut4_I0_O)        0.124    15.620 r  dados_aleatorios/resultado[4]_i_79__0/O
                         net (fo=1, routed)           0.000    15.620    dados_aleatorios/resultado[4]_i_79__0_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    16.078 r  dados_aleatorios/resultado_reg[4]_i_39__0/CO[1]
                         net (fo=22, routed)          0.636    16.713    dados_aleatorios/resultado_reg[4]_i_39__0_n_2
    SLICE_X47Y94         LUT3 (Prop_lut3_I2_O)        0.332    17.045 f  dados_aleatorios/resultado[4]_i_55__0/O
                         net (fo=1, routed)           0.433    17.478    dados_aleatorios/resultado[4]_i_55__0_n_0
    SLICE_X47Y94         LUT6 (Prop_lut6_I3_O)        0.124    17.602 r  dados_aleatorios/resultado[4]_i_85__0/O
                         net (fo=1, routed)           0.331    17.933    dados_aleatorios/resultado[4]_i_85__0_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    18.398 r  dados_aleatorios/resultado_reg[4]_i_48__0/CO[1]
                         net (fo=19, routed)          0.524    18.922    dados_aleatorios/resultado_reg[4]_i_48__0_n_2
    SLICE_X49Y94         LUT6 (Prop_lut6_I4_O)        0.329    19.251 r  dados_aleatorios/resultado[4]_i_94__0_comp_1/O
                         net (fo=1, routed)           0.470    19.721    dados_aleatorios/resultado[4]_i_94__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    20.186 r  dados_aleatorios/resultado_reg[4]_i_56__0/CO[1]
                         net (fo=6, routed)           0.671    20.858    dados_aleatorios/resultado_reg[4]_i_56__0_n_2
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.329    21.187 r  dados_aleatorios/resultado[4]_i_23__0/O
                         net (fo=1, routed)           0.190    21.376    dados_aleatorios/resultado[4]_i_23__0_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    21.923 f  dados_aleatorios/resultado_reg[4]_i_8__0/O[2]
                         net (fo=1, routed)           0.811    22.735    dados_aleatorios/resultado_reg[4]_i_8__0_n_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.301    23.036 r  dados_aleatorios/resultado[4]_i_1__0_comp_1/O
                         net (fo=1, routed)           0.000    23.036    puntuaciones1/instance_caso_eg/resultado_reg[4]_1
    SLICE_X49Y96         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.513    14.936    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X49Y96         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X49Y96         FDCE (Setup_fdce_C_D)        0.029    15.188    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -23.036    
  -------------------------------------------------------------------
                         slack                                 -7.847    

Slack (VIOLATED) :        -7.529ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.536ns  (logic 7.438ns (42.415%)  route 10.098ns (57.585%))
  Logic Levels:           23  (CARRY4=8 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.636     5.239    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDPE (Prop_fdpe_C_Q)         0.456     5.695 r  dados_aleatorios/dados_i_reg[0][0]_replica/Q
                         net (fo=32, routed)          0.935     6.630    dados_aleatorios/dados[0][0]_repN
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  dados_aleatorios/resultado[4]_i_104__0/O
                         net (fo=1, routed)           0.000     6.754    dados_aleatorios/resultado[4]_i_104__0_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.212 r  dados_aleatorios/resultado_reg[4]_i_66/CO[1]
                         net (fo=26, routed)          0.673     7.884    dados_aleatorios/resultado_reg[4]_i_66_n_2
    SLICE_X41Y98         LUT3 (Prop_lut3_I2_O)        0.332     8.216 r  dados_aleatorios/resultado[4]_i_118/O
                         net (fo=2, routed)           0.161     8.377    dados_aleatorios/resultado[4]_i_118_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.501 r  dados_aleatorios/resultado[4]_i_106/O
                         net (fo=1, routed)           0.541     9.043    dados_aleatorios/resultado[4]_i_106_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     9.531 r  dados_aleatorios/resultado_reg[4]_i_67/CO[1]
                         net (fo=19, routed)          0.835    10.366    dados_aleatorios/resultado_reg[4]_i_67_n_2
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.332    10.698 r  dados_aleatorios/resultado[4]_i_123/O
                         net (fo=1, routed)           0.417    11.115    dados_aleatorios/resultado[4]_i_123_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.239 r  dados_aleatorios/resultado[4]_i_116/O
                         net (fo=1, routed)           0.000    11.239    dados_aleatorios/resultado[4]_i_116_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.697 r  dados_aleatorios/resultado_reg[4]_i_88/CO[1]
                         net (fo=6, routed)           0.364    12.061    dados_aleatorios/resultado_reg[4]_i_88_n_2
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.332    12.393 r  dados_aleatorios/resultado[4]_i_83/O
                         net (fo=5, routed)           0.665    13.058    dados_aleatorios/resultado[4]_i_83_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.182 r  dados_aleatorios/resultado[4]_i_110/O
                         net (fo=1, routed)           0.339    13.521    dados_aleatorios/resultado[4]_i_110_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.986 r  dados_aleatorios/resultado_reg[4]_i_81/CO[1]
                         net (fo=10, routed)          0.477    14.463    dados_aleatorios/resultado_reg[4]_i_81_n_2
    SLICE_X40Y96         LUT5 (Prop_lut5_I4_O)        0.329    14.792 r  dados_aleatorios/resultado[4]_i_41/O
                         net (fo=9, routed)           0.530    15.321    dados_aleatorios/resultado[4]_i_41_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.124    15.445 r  dados_aleatorios/resultado[4]_i_78/O
                         net (fo=1, routed)           0.000    15.445    dados_aleatorios/resultado[4]_i_78_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.936 r  dados_aleatorios/resultado_reg[4]_i_39/CO[1]
                         net (fo=23, routed)          0.749    16.685    dados_aleatorios/resultado_reg[4]_i_39_n_2
    SLICE_X38Y95         LUT3 (Prop_lut3_I2_O)        0.329    17.014 r  dados_aleatorios/resultado[4]_i_55_replica/O
                         net (fo=1, routed)           0.658    17.672    dados_aleatorios/resultado[4]_i_55_n_0_repN
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.124    17.796 r  dados_aleatorios/resultado[4]_i_87/O
                         net (fo=1, routed)           0.000    17.796    dados_aleatorios/resultado[4]_i_87_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    18.253 r  dados_aleatorios/resultado_reg[4]_i_48/CO[1]
                         net (fo=19, routed)          0.816    19.069    dados_aleatorios/resultado_reg[4]_i_48_n_2
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.329    19.398 r  dados_aleatorios/resultado[4]_i_96_comp_1/O
                         net (fo=1, routed)           0.000    19.398    dados_aleatorios/resultado[4]_i_96_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    19.855 r  dados_aleatorios/resultado_reg[4]_i_56/CO[1]
                         net (fo=6, routed)           0.354    20.209    dados_aleatorios/resultado_reg[4]_i_56_n_2
    SLICE_X36Y95         LUT6 (Prop_lut6_I5_O)        0.329    20.538 r  dados_aleatorios/resultado[4]_i_22/O
                         net (fo=1, routed)           0.543    21.081    dados_aleatorios/resultado[4]_i_22_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.485 r  dados_aleatorios/resultado_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.606    22.091    dados_aleatorios/resultado_reg[4]_i_8_n_0
    SLICE_X38Y93         LUT5 (Prop_lut5_I4_O)        0.124    22.215 r  dados_aleatorios/resultado[4]_i_4_comp/O
                         net (fo=1, routed)           0.436    22.651    dados_aleatorios/resultado[4]_i_4_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    22.775 r  dados_aleatorios/resultado[4]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    22.775    puntuaciones1/instance_caso_ep/resultado_reg[4]_0
    SLICE_X38Y93         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.518    14.941    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X38Y93         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X38Y93         FDCE (Setup_fdce_C_D)        0.081    15.245    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -22.775    
  -------------------------------------------------------------------
                         slack                                 -7.529    

Slack (VIOLATED) :        -7.408ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.263ns  (logic 7.470ns (43.272%)  route 9.793ns (56.728%))
  Logic Levels:           22  (CARRY4=8 LUT3=2 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.636     5.239    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X45Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDPE (Prop_fdpe_C_Q)         0.456     5.695 r  dados_aleatorios/dados_i_reg[1][0]/Q
                         net (fo=75, routed)          0.971     6.665    dados_aleatorios/dados[1][0]
    SLICE_X43Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  dados_aleatorios/resultado[4]_i_104/O
                         net (fo=1, routed)           0.000     6.789    dados_aleatorios/resultado[4]_i_104_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.246 r  dados_aleatorios/resultado_reg[4]_i_66__2/CO[1]
                         net (fo=32, routed)          0.657     7.903    dados_aleatorios/resultado_reg[4]_i_66__2_n_2
    SLICE_X43Y98         LUT6 (Prop_lut6_I4_O)        0.329     8.232 r  dados_aleatorios/resultado[4]_i_106__2_comp/O
                         net (fo=1, routed)           0.652     8.885    dados_aleatorios/resultado[4]_i_106__2_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.350 r  dados_aleatorios/resultado_reg[4]_i_67__2/CO[1]
                         net (fo=24, routed)          0.550     9.899    dados_aleatorios/resultado_reg[4]_i_67__2_n_2
    SLICE_X43Y98         LUT5 (Prop_lut5_I4_O)        0.329    10.228 r  dados_aleatorios/resultado[4]_i_38__2/O
                         net (fo=7, routed)           0.589    10.818    dados_aleatorios/puntuaciones2/instance_caso_eg/p_1_in__0[0]
    SLICE_X45Y99         LUT4 (Prop_lut4_I0_O)        0.124    10.942 r  dados_aleatorios/resultado[4]_i_71__2/O
                         net (fo=1, routed)           0.000    10.942    dados_aleatorios/resultado[4]_i_71__2_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.399 r  dados_aleatorios/resultado_reg[4]_i_35__2/CO[1]
                         net (fo=35, routed)          0.762    12.161    dados_aleatorios/puntuaciones2/instance_caso_eg/p_0_in
    SLICE_X43Y102        LUT3 (Prop_lut3_I2_O)        0.329    12.490 f  dados_aleatorios/resultado[4]_i_119__2/O
                         net (fo=1, routed)           0.263    12.753    dados_aleatorios/resultado[4]_i_119__2_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I4_O)        0.124    12.877 r  dados_aleatorios/resultado[4]_i_110__2/O
                         net (fo=1, routed)           0.330    13.207    dados_aleatorios/resultado[4]_i_110__2_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.672 r  dados_aleatorios/resultado_reg[4]_i_81__2/CO[1]
                         net (fo=12, routed)          0.536    14.208    dados_aleatorios/resultado_reg[4]_i_81__2_n_2
    SLICE_X45Y101        LUT5 (Prop_lut5_I4_O)        0.329    14.537 r  dados_aleatorios/resultado[4]_i_50__2/O
                         net (fo=8, routed)           0.760    15.297    dados_aleatorios/resultado[4]_i_50__2_n_0
    SLICE_X47Y99         LUT4 (Prop_lut4_I3_O)        0.124    15.421 r  dados_aleatorios/resultado[4]_i_92__2/O
                         net (fo=1, routed)           0.000    15.421    dados_aleatorios/resultado[4]_i_92__2_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.878 r  dados_aleatorios/resultado_reg[4]_i_51__2/CO[1]
                         net (fo=21, routed)          0.431    16.309    dados_aleatorios/resultado_reg[4]_i_51__2_n_2
    SLICE_X46Y99         LUT6 (Prop_lut6_I5_O)        0.329    16.638 r  dados_aleatorios/resultado[4]_i_65__2/O
                         net (fo=5, routed)           0.760    17.398    dados_aleatorios/resultado[4]_i_65__2_n_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.124    17.522 r  dados_aleatorios/resultado[4]_i_85__2/O
                         net (fo=1, routed)           0.189    17.711    dados_aleatorios/resultado[4]_i_85__2_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    18.199 r  dados_aleatorios/resultado_reg[4]_i_48__2/CO[1]
                         net (fo=19, routed)          0.423    18.622    dados_aleatorios/resultado_reg[4]_i_48__2_n_2
    SLICE_X46Y101        LUT6 (Prop_lut6_I4_O)        0.332    18.954 r  dados_aleatorios/resultado[4]_i_94__2_comp_1/O
                         net (fo=1, routed)           0.190    19.144    dados_aleatorios/resultado[4]_i_94__2_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.609 r  dados_aleatorios/resultado_reg[4]_i_56__2/CO[1]
                         net (fo=6, routed)           0.485    20.094    dados_aleatorios/resultado_reg[4]_i_56__2_n_2
    SLICE_X49Y102        LUT3 (Prop_lut3_I2_O)        0.329    20.423 r  dados_aleatorios/resultado[4]_i_24__2/O
                         net (fo=1, routed)           0.339    20.762    dados_aleatorios/resultado[4]_i_24__2_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    21.169 f  dados_aleatorios/resultado_reg[4]_i_8__2/O[1]
                         net (fo=1, routed)           0.304    21.473    dados_aleatorios/resultado_reg[4]_i_8__2_n_6
    SLICE_X49Y100        LUT4 (Prop_lut4_I3_O)        0.303    21.776 r  dados_aleatorios/resultado[4]_i_4__2_comp/O
                         net (fo=1, routed)           0.601    22.378    dados_aleatorios/resultado[4]_i_4__2_n_0
    SLICE_X51Y100        LUT6 (Prop_lut6_I4_O)        0.124    22.502 r  dados_aleatorios/resultado[4]_i_1__2_comp/O
                         net (fo=1, routed)           0.000    22.502    puntuaciones2/instance_caso_eg/resultado_reg[4]_1
    SLICE_X51Y100        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.496    14.918    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDCE (Setup_fdce_C_D)        0.031    15.094    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -22.502    
  -------------------------------------------------------------------
                         slack                                 -7.408    

Slack (VIOLATED) :        -7.391ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.349ns  (logic 7.479ns (43.109%)  route 9.870ns (56.891%))
  Logic Levels:           21  (CARRY4=8 LUT3=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.636     5.239    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDPE (Prop_fdpe_C_Q)         0.456     5.695 r  dados_aleatorios/dados_i_reg[0][0]_replica/Q
                         net (fo=32, routed)          1.086     6.781    dados_aleatorios/dados[0][0]_repN
    SLICE_X41Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.905 r  dados_aleatorios/resultado[4]_i_104__2/O
                         net (fo=1, routed)           0.000     6.905    dados_aleatorios/resultado[4]_i_104__2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.362 r  dados_aleatorios/resultado_reg[4]_i_66__1/CO[1]
                         net (fo=26, routed)          0.681     8.043    dados_aleatorios/resultado_reg[4]_i_66__1_n_2
    SLICE_X41Y98         LUT6 (Prop_lut6_I4_O)        0.329     8.372 r  dados_aleatorios/resultado[4]_i_106__1_comp/O
                         net (fo=1, routed)           0.337     8.709    dados_aleatorios/resultado[4]_i_106__1_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.174 r  dados_aleatorios/resultado_reg[4]_i_67__1/CO[1]
                         net (fo=19, routed)          0.404     9.578    dados_aleatorios/resultado_reg[4]_i_67__1_n_2
    SLICE_X39Y100        LUT5 (Prop_lut5_I4_O)        0.329     9.907 r  dados_aleatorios/resultado[4]_i_38__1/O
                         net (fo=13, routed)          0.675    10.582    dados_aleatorios/puntuaciones2/instance_caso_ep/p_1_in__0[0]
    SLICE_X38Y98         LUT4 (Prop_lut4_I0_O)        0.124    10.706 r  dados_aleatorios/resultado[4]_i_71__1/O
                         net (fo=1, routed)           0.000    10.706    dados_aleatorios/resultado[4]_i_71__1_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.164 r  dados_aleatorios/resultado_reg[4]_i_35__1/CO[1]
                         net (fo=36, routed)          1.235    12.399    dados_aleatorios/puntuaciones2/instance_caso_ep/p_0_in
    SLICE_X41Y101        LUT6 (Prop_lut6_I1_O)        0.332    12.731 r  dados_aleatorios/resultado[4]_i_110__1/O
                         net (fo=1, routed)           0.336    13.067    dados_aleatorios/resultado[4]_i_110__1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.555 r  dados_aleatorios/resultado_reg[4]_i_81__1/CO[1]
                         net (fo=14, routed)          0.434    13.990    dados_aleatorios/resultado_reg[4]_i_81__1_n_2
    SLICE_X38Y101        LUT5 (Prop_lut5_I4_O)        0.332    14.322 r  dados_aleatorios/resultado[4]_i_43__1_replica/O
                         net (fo=2, routed)           0.579    14.900    dados_aleatorios/resultado[4]_i_43__1_n_0_repN
    SLICE_X40Y101        LUT4 (Prop_lut4_I2_O)        0.124    15.024 r  dados_aleatorios/resultado[4]_i_79__1/O
                         net (fo=1, routed)           0.000    15.024    dados_aleatorios/resultado[4]_i_79__1_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.481 r  dados_aleatorios/resultado_reg[4]_i_39__1/CO[1]
                         net (fo=21, routed)          0.379    15.861    dados_aleatorios/resultado_reg[4]_i_39__1_n_2
    SLICE_X39Y101        LUT3 (Prop_lut3_I2_O)        0.329    16.190 f  dados_aleatorios/resultado[4]_i_55__1/O
                         net (fo=4, routed)           0.616    16.805    dados_aleatorios/resultado[4]_i_55__1_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124    16.929 r  dados_aleatorios/resultado[4]_i_85__1/O
                         net (fo=1, routed)           0.330    17.259    dados_aleatorios/resultado[4]_i_85__1_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.724 r  dados_aleatorios/resultado_reg[4]_i_48__1/CO[1]
                         net (fo=20, routed)          0.684    18.408    dados_aleatorios/resultado_reg[4]_i_48__1_n_2
    SLICE_X35Y104        LUT6 (Prop_lut6_I4_O)        0.329    18.737 r  dados_aleatorios/resultado[4]_i_94__1_comp_1/O
                         net (fo=1, routed)           0.333    19.070    dados_aleatorios/resultado[4]_i_94__1_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.535 r  dados_aleatorios/resultado_reg[4]_i_56__1/CO[1]
                         net (fo=6, routed)           0.682    20.218    dados_aleatorios/resultado_reg[4]_i_56__1_n_2
    SLICE_X34Y99         LUT6 (Prop_lut6_I5_O)        0.329    20.547 r  dados_aleatorios/resultado[4]_i_23__1/O
                         net (fo=1, routed)           0.190    20.736    dados_aleatorios/resultado[4]_i_23__1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.273 f  dados_aleatorios/resultado_reg[4]_i_8__1/O[2]
                         net (fo=1, routed)           0.307    21.580    dados_aleatorios/resultado_reg[4]_i_8__1_n_5
    SLICE_X34Y98         LUT5 (Prop_lut5_I4_O)        0.302    21.882 r  dados_aleatorios/resultado[4]_i_4__1_comp/O
                         net (fo=1, routed)           0.582    22.464    dados_aleatorios/resultado[4]_i_4__1_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I2_O)        0.124    22.588 r  dados_aleatorios/resultado[4]_i_1__1_comp_1/O
                         net (fo=1, routed)           0.000    22.588    puntuaciones2/instance_caso_ep/resultado_reg[4]_0
    SLICE_X36Y99         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.520    14.943    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X36Y99         FDCE (Setup_fdce_C_D)        0.031    15.197    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -22.588    
  -------------------------------------------------------------------
                         slack                                 -7.391    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[4][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_case_t/resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 1.200ns (15.027%)  route 6.786ns (84.973%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.633     5.236    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X51Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDPE (Prop_fdpe_C_Q)         0.456     5.692 r  dados_aleatorios/dados_i_reg[4][1]/Q
                         net (fo=66, routed)          2.655     8.346    dados_aleatorios/dados[4][1]
    SLICE_X31Y104        LUT3 (Prop_lut3_I2_O)        0.124     8.470 r  dados_aleatorios/resultado[4]_i_17__3/O
                         net (fo=3, routed)           1.148     9.618    dados_aleatorios/resultado[4]_i_17__3_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  dados_aleatorios/resultado[0]_i_24/O
                         net (fo=1, routed)           0.591    10.333    dados_aleatorios/resultado[0]_i_24_n_0
    SLICE_X30Y101        LUT6 (Prop_lut6_I5_O)        0.124    10.457 r  dados_aleatorios/resultado[0]_i_14/O
                         net (fo=1, routed)           0.717    11.174    dados_aleatorios/resultado[0]_i_14_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.298 r  dados_aleatorios/resultado[0]_i_3/O
                         net (fo=1, routed)           0.942    12.240    dados_aleatorios/resultado[0]_i_3_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.364 r  dados_aleatorios/resultado[0]_i_2/O
                         net (fo=2, routed)           0.733    13.097    puntuaciones1/instance_case_t/p_0_in
    SLICE_X34Y103        LUT4 (Prop_lut4_I0_O)        0.124    13.221 r  puntuaciones1/instance_case_t/resultado[0]_i_1/O
                         net (fo=1, routed)           0.000    13.221    puntuaciones1/instance_case_t/resultado[0]_i_1_n_0
    SLICE_X34Y103        FDRE                                         r  puntuaciones1/instance_case_t/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.503    14.925    puntuaciones1/instance_case_t/clk_IBUF_BUFG
    SLICE_X34Y103        FDRE                                         r  puntuaciones1/instance_case_t/resultado_reg[0]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X34Y103        FDRE (Setup_fdre_C_D)        0.079    15.149    puntuaciones1/instance_case_t/resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.221    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 1.912ns (24.033%)  route 6.044ns (75.967%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X47Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[0][1]/Q
                         net (fo=74, routed)          2.476     8.170    dados_aleatorios/dados[0][1]
    SLICE_X35Y106        LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           0.996     9.290    dados_aleatorios/resultado_i[9]_i_9_n_0
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.150     9.440 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.851    10.291    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.326    10.617 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           1.067    11.684    dados_aleatorios/resultado_i[9]_i_4_n_0
    SLICE_X30Y106        LUT4 (Prop_lut4_I3_O)        0.124    11.808 r  dados_aleatorios/resultado_i[3]_i_3__0/O
                         net (fo=2, routed)           0.653    12.461    dados_aleatorios/resultado_i[3]_i_3__0_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.859 r  dados_aleatorios/resultado_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.859    dados_aleatorios/resultado_i_reg[3]_i_1__0_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.193 r  dados_aleatorios/resultado_i_reg[9]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    13.193    puntuaciones2/instance3/resultado_i_reg[9]_0[5]
    SLICE_X32Y107        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.503    14.925    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X32Y107        FDRE (Setup_fdre_C_D)        0.062    15.132    puntuaciones2/instance3/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.193    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.920ns  (logic 2.131ns (26.905%)  route 5.789ns (73.095%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X47Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[0][1]/Q
                         net (fo=74, routed)          2.476     8.170    dados_aleatorios/dados[0][1]
    SLICE_X35Y106        LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           0.996     9.290    dados_aleatorios/resultado_i[9]_i_9_n_0
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.150     9.440 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.851    10.291    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.326    10.617 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           0.982    11.599    dados_aleatorios/resultado_i[9]_i_4_n_0
    SLICE_X33Y105        LUT5 (Prop_lut5_I3_O)        0.153    11.752 r  dados_aleatorios/resultado_i[3]_i_2__2/O
                         net (fo=2, routed)           0.484    12.236    dados_aleatorios/resultado_i[3]_i_2__2_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.824 r  dados_aleatorios/resultado_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    dados_aleatorios/resultado_i_reg[3]_i_1_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.158 r  dados_aleatorios/resultado_i_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.158    puntuaciones1/instance3/resultado_i_reg[9]_0[5]
    SLICE_X33Y107        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.503    14.925    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X33Y107        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X33Y107        FDRE (Setup_fdre_C_D)        0.062    15.132    puntuaciones1/instance3/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 1.801ns (22.958%)  route 6.044ns (77.042%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X47Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[0][1]/Q
                         net (fo=74, routed)          2.476     8.170    dados_aleatorios/dados[0][1]
    SLICE_X35Y106        LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           0.996     9.290    dados_aleatorios/resultado_i[9]_i_9_n_0
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.150     9.440 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.851    10.291    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.326    10.617 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           1.067    11.684    dados_aleatorios/resultado_i[9]_i_4_n_0
    SLICE_X30Y106        LUT4 (Prop_lut4_I3_O)        0.124    11.808 r  dados_aleatorios/resultado_i[3]_i_3__0/O
                         net (fo=2, routed)           0.653    12.461    dados_aleatorios/resultado_i[3]_i_3__0_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.859 r  dados_aleatorios/resultado_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.859    dados_aleatorios/resultado_i_reg[3]_i_1__0_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.082 r  dados_aleatorios/resultado_i_reg[9]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    13.082    puntuaciones2/instance3/resultado_i_reg[9]_0[4]
    SLICE_X32Y107        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.503    14.925    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X32Y107        FDRE (Setup_fdre_C_D)        0.062    15.132    puntuaciones2/instance3/resultado_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.082    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.809ns  (logic 2.020ns (25.866%)  route 5.789ns (74.134%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X47Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[0][1]/Q
                         net (fo=74, routed)          2.476     8.170    dados_aleatorios/dados[0][1]
    SLICE_X35Y106        LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           0.996     9.290    dados_aleatorios/resultado_i[9]_i_9_n_0
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.150     9.440 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.851    10.291    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.326    10.617 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           0.982    11.599    dados_aleatorios/resultado_i[9]_i_4_n_0
    SLICE_X33Y105        LUT5 (Prop_lut5_I3_O)        0.153    11.752 r  dados_aleatorios/resultado_i[3]_i_2__2/O
                         net (fo=2, routed)           0.484    12.236    dados_aleatorios/resultado_i[3]_i_2__2_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.824 r  dados_aleatorios/resultado_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    dados_aleatorios/resultado_i_reg[3]_i_1_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.047 r  dados_aleatorios/resultado_i_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.047    puntuaciones1/instance3/resultado_i_reg[9]_0[4]
    SLICE_X33Y107        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.503    14.925    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X33Y107        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[4]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X33Y107        FDRE (Setup_fdre_C_D)        0.062    15.132    puntuaciones1/instance3/resultado_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[4][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_t/resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 1.200ns (15.569%)  route 6.508ns (84.431%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.633     5.236    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X51Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDPE (Prop_fdpe_C_Q)         0.456     5.692 r  dados_aleatorios/dados_i_reg[4][1]/Q
                         net (fo=66, routed)          2.655     8.346    dados_aleatorios/dados[4][1]
    SLICE_X31Y104        LUT3 (Prop_lut3_I2_O)        0.124     8.470 r  dados_aleatorios/resultado[4]_i_17__3/O
                         net (fo=3, routed)           1.148     9.618    dados_aleatorios/resultado[4]_i_17__3_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  dados_aleatorios/resultado[0]_i_24/O
                         net (fo=1, routed)           0.591    10.333    dados_aleatorios/resultado[0]_i_24_n_0
    SLICE_X30Y101        LUT6 (Prop_lut6_I5_O)        0.124    10.457 r  dados_aleatorios/resultado[0]_i_14/O
                         net (fo=1, routed)           0.717    11.174    dados_aleatorios/resultado[0]_i_14_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.298 r  dados_aleatorios/resultado[0]_i_3/O
                         net (fo=1, routed)           0.942    12.240    dados_aleatorios/resultado[0]_i_3_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.364 r  dados_aleatorios/resultado[0]_i_2/O
                         net (fo=2, routed)           0.455    12.819    puntuaciones2/instance_case_t/p_0_in
    SLICE_X34Y103        LUT4 (Prop_lut4_I0_O)        0.124    12.943 r  puntuaciones2/instance_case_t/resultado[0]_i_1/O
                         net (fo=1, routed)           0.000    12.943    puntuaciones2/instance_case_t/resultado[0]_i_1_n_0
    SLICE_X34Y103        FDRE                                         r  puntuaciones2/instance_case_t/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.503    14.925    puntuaciones2/instance_case_t/clk_IBUF_BUFG
    SLICE_X34Y103        FDRE                                         r  puntuaciones2/instance_case_t/resultado_reg[0]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X34Y103        FDRE (Setup_fdre_C_D)        0.079    15.149    puntuaciones2/instance_case_t/resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -12.943    
  -------------------------------------------------------------------
                         slack                                  2.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[2][2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.388%)  route 0.224ns (54.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.563     1.482    fsm/clk_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  fsm/tirar_dados_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  fsm/tirar_dados_reg[2]/Q
                         net (fo=3, routed)           0.224     1.847    dados_aleatorios/lfsr_generators[2].LFSR_inst/tirar_dados[0]
    SLICE_X43Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.892 r  dados_aleatorios/lfsr_generators[2].LFSR_inst/dados_i[2][2]_i_1/O
                         net (fo=1, routed)           0.000     1.892    dados_aleatorios/lfsr_generators[2].LFSR_inst_n_0
    SLICE_X43Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.839     2.004    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[2][2]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X43Y99         FDPE (Hold_fdpe_C_D)         0.092     1.850    dados_aleatorios/dados_i_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[0][2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.042%)  route 0.279ns (59.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.563     1.482    dados_aleatorios/lfsr_generators[0].LFSR_inst/clk_IBUF_BUFG
    SLICE_X43Y100        FDPE                                         r  dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.623 r  dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg[0]/Q
                         net (fo=4, routed)           0.279     1.902    dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg_n_0_[0]
    SLICE_X44Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.947 r  dados_aleatorios/lfsr_generators[0].LFSR_inst/dados_i[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.947    dados_aleatorios/lfsr_generators[0].LFSR_inst_n_0
    SLICE_X44Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.839     2.004    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[0][2]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X44Y99         FDPE (Hold_fdpe_C_D)         0.092     1.850    dados_aleatorios/dados_i_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[1][1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.822%)  route 0.306ns (62.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.566     1.485    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X47Y96         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/Q
                         net (fo=4, routed)           0.306     1.932    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg_n_0_[3]
    SLICE_X42Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.977 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/dados_i[1][1]_i_1/O
                         net (fo=1, routed)           0.000     1.977    dados_aleatorios/lfsr_generators[1].LFSR_inst_n_1
    SLICE_X42Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.998    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X42Y100        FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y100        FDPE (Hold_fdpe_C_D)         0.120     1.872    dados_aleatorios/dados_i_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[4][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.908%)  route 0.292ns (61.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.561     1.480    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X44Y107        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.621 f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/Q
                         net (fo=3, routed)           0.292     1.913    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg[0]
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.958 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/dados_i[4][0]_i_1/O
                         net (fo=1, routed)           0.000     1.958    dados_aleatorios/lfsr_generators[4].LFSR_inst_n_2
    SLICE_X49Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.838     2.003    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X49Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[4][0]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X49Y99         FDPE (Hold_fdpe_C_D)         0.091     1.848    dados_aleatorios/dados_i_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[4][2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.743%)  route 0.307ns (62.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.561     1.480    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X44Y107        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.621 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/Q
                         net (fo=3, routed)           0.307     1.928    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg[0]
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.973 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/dados_i[4][2]_i_1/O
                         net (fo=1, routed)           0.000     1.973    dados_aleatorios/lfsr_generators[4].LFSR_inst_n_0
    SLICE_X48Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.838     2.003    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X48Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[4][2]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X48Y99         FDPE (Hold_fdpe_C_D)         0.091     1.848    dados_aleatorios/dados_i_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[1][2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.569     1.488    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X43Y98         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.629 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]/Q
                         net (fo=3, routed)           0.103     1.733    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg_n_0_[0]
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.778 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/dados_i[1][2]_i_1/O
                         net (fo=1, routed)           0.000     1.778    dados_aleatorios/lfsr_generators[1].LFSR_inst_n_0
    SLICE_X42Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.839     2.004    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X42Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[1][2]/C
                         clock pessimism             -0.502     1.501    
    SLICE_X42Y98         FDPE (Hold_fdpe_C_D)         0.121     1.622    dados_aleatorios/dados_i_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 enter/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.000%)  route 0.172ns (55.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.560     1.479    enter/U1/clk_IBUF_BUFG
    SLICE_X49Y103        FDRE                                         r  enter/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  enter/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.172     1.793    enter/U1/SREG_reg_n_0_[0]
    SLICE_X50Y105        SRL16E                                       r  enter/U1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.829     1.994    enter/U1/clk_IBUF_BUFG
    SLICE_X50Y105        SRL16E                                       r  enter/U1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.479     1.514    
    SLICE_X50Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.631    enter/U1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 down/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down/U1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.215%)  route 0.171ns (54.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.557     1.476    down/U1/clk_IBUF_BUFG
    SLICE_X49Y112        FDRE                                         r  down/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  down/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.171     1.788    down/U1/SREG_reg_n_0_[0]
    SLICE_X50Y113        SRL16E                                       r  down/U1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.824     1.989    down/U1/clk_IBUF_BUFG
    SLICE_X50Y113        SRL16E                                       r  down/U1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.479     1.509    
    SLICE_X50Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.626    down/U1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_etapa_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_etapa_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.559     1.478    fsm/clk_IBUF_BUFG
    SLICE_X47Y108        FDCE                                         r  fsm/FSM_onehot_etapa_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  fsm/FSM_onehot_etapa_reg[4]/Q
                         net (fo=6, routed)           0.104     1.724    fsm/FSM_onehot_etapa_reg_n_0_[4]
    SLICE_X47Y108        FDCE                                         r  fsm/FSM_onehot_etapa_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.830     1.995    fsm/clk_IBUF_BUFG
    SLICE_X47Y108        FDCE                                         r  fsm/FSM_onehot_etapa_reg[5]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X47Y108        FDCE (Hold_fdce_C_D)         0.078     1.556    fsm/FSM_onehot_etapa_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[4][1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.692%)  route 0.350ns (65.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.561     1.480    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X44Y107        FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.621 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/Q
                         net (fo=3, routed)           0.350     1.972    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg[0]
    SLICE_X51Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.017 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/dados_i[4][1]_i_1/O
                         net (fo=1, routed)           0.000     2.017    dados_aleatorios/lfsr_generators[4].LFSR_inst_n_1
    SLICE_X51Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.836     2.001    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X51Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[4][1]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X51Y98         FDPE (Hold_fdpe_C_D)         0.091     1.846    dados_aleatorios/dados_i_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X45Y100   dados_aleatorios/dados_i_reg[0][0]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X43Y98    dados_aleatorios/dados_i_reg[0][0]_replica/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X41Y100   dados_aleatorios/dados_i_reg[0][0]_replica_1/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X44Y100   dados_aleatorios/dados_i_reg[0][0]_replica_2/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X44Y102   dados_aleatorios/dados_i_reg[0][0]_replica_3/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X45Y94    dados_aleatorios/dados_i_reg[0][0]_replica_4/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X51Y101   dados_aleatorios/dados_i_reg[0][0]_replica_5/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X43Y104   dados_aleatorios/dados_i_reg[0][0]_replica_6/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X47Y98    dados_aleatorios/dados_i_reg[0][1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y113   down/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y113   down/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y105   enter/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y105   enter/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y113   up/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y113   up/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X45Y100   dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X45Y100   dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X43Y98    dados_aleatorios/dados_i_reg[0][0]_replica/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X43Y98    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y113   down/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y113   down/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y105   enter/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y105   enter/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y113   up/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y113   up/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X45Y100   dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X45Y100   dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X43Y98    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X43Y98    dados_aleatorios/dados_i_reg[0][0]_replica/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.456ns (20.241%)  route 1.797ns (79.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.617     5.219    fsm/clk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.456     5.675 f  fsm/reset_turnos_reg/Q
                         net (fo=15, routed)          1.797     7.472    puntuaciones2/instance_caso_ep/reset_turnos
    SLICE_X36Y99         FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.520    14.943    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X36Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.682    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.456ns (24.135%)  route 1.433ns (75.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.617     5.219    fsm/clk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.456     5.675 f  fsm/reset_turnos_reg/Q
                         net (fo=15, routed)          1.433     7.109    puntuaciones1/instance_caso_ep/reset_turnos
    SLICE_X38Y93         FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.518    14.941    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X38Y93         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X38Y93         FDCE (Recov_fdce_C_CLR)     -0.319    14.766    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             8.129ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.456ns (32.847%)  route 0.932ns (67.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.617     5.219    fsm/clk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.456     5.675 f  fsm/reset_turnos_reg/Q
                         net (fo=15, routed)          0.932     6.608    puntuaciones2/instance_caso_eg/reset_turnos
    SLICE_X51Y100        FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.496    14.918    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X51Y100        FDCE (Recov_fdce_C_CLR)     -0.405    14.737    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                  8.129    

Slack (MET) :             8.201ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.456ns (36.345%)  route 0.799ns (63.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.617     5.219    fsm/clk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.456     5.675 f  fsm/reset_turnos_reg/Q
                         net (fo=15, routed)          0.799     6.474    puntuaciones1/instance_caso_eg/reset_turnos
    SLICE_X49Y96         FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.513    14.936    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X49Y96         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X49Y96         FDCE (Recov_fdce_C_CLR)     -0.405    14.675    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                  8.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.397%)  route 0.339ns (70.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.559     1.478    fsm/clk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  fsm/reset_turnos_reg/Q
                         net (fo=15, routed)          0.339     1.958    puntuaciones1/instance_caso_eg/reset_turnos
    SLICE_X49Y96         FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.837     2.002    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X49Y96         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X49Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.664    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.600%)  route 0.578ns (80.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.559     1.478    fsm/clk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  fsm/reset_turnos_reg/Q
                         net (fo=15, routed)          0.578     2.198    puntuaciones1/instance_caso_ep/reset_turnos
    SLICE_X38Y93         FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.840     2.005    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X38Y93         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X38Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.692    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.419%)  route 0.373ns (72.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.559     1.478    fsm/clk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  fsm/reset_turnos_reg/Q
                         net (fo=15, routed)          0.373     1.993    puntuaciones2/instance_caso_eg/reset_turnos
    SLICE_X51Y100        FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.830     1.995    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X51Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.423    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.098%)  route 0.735ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.559     1.478    fsm/clk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  fsm/reset_turnos_reg/Q
                         net (fo=15, routed)          0.735     2.354    puntuaciones2/instance_caso_ep/reset_turnos
    SLICE_X36Y99         FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.842     2.007    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X36Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.669    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.685    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.105ns  (logic 3.446ns (31.031%)  route 7.659ns (68.969%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[1]/G
    SLICE_X33Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  puntuaciones1/instance5/resultado_reg[1]/Q
                         net (fo=1, routed)           1.021     1.580    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[1]
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.124     1.704 f  puntuaciones1/instancia_demux/centenas0_carry_i_49/O
                         net (fo=1, routed)           0.000     1.704    puntuaciones1/instancia_demux/centenas0_carry_i_49_n_0
    SLICE_X34Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     1.918 f  puntuaciones1/instancia_demux/centenas0_carry_i_25/O
                         net (fo=3, routed)           1.443     3.361    mux_fin/decenas1_carry_3
    SLICE_X34Y113        LUT6 (Prop_lut6_I4_O)        0.297     3.658 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.006     4.664    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X35Y110        LUT2 (Prop_lut2_I1_O)        0.124     4.788 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.788    display/UTB1/S[2]
    SLICE_X35Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.186 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.186    display/UTB1/centenas0_carry_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.300 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.300    display/UTB1/centenas0_carry__0_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.634 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.860     6.494    fsm/O[1]
    SLICE_X33Y113        LUT5 (Prop_lut5_I0_O)        0.303     6.797 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331     7.128    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.526 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.152     8.679    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y114        LUT6 (Prop_lut6_I5_O)        0.124     8.803 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           1.018     9.820    fsm/segmentos[1]_i_11_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I4_O)        0.124     9.944 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.828    10.772    fsm/segmentos[1]_i_4_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.896 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    10.896    fsm/segmentos[1]_i_2_n_0
    SLICE_X38Y113        MUXF7 (Prop_muxf7_I0_O)      0.209    11.105 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.105    display/segmentos_vector[7]__0[1]
    SLICE_X38Y113        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.966ns  (logic 3.449ns (31.451%)  route 7.517ns (68.549%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[1]/G
    SLICE_X33Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  puntuaciones1/instance5/resultado_reg[1]/Q
                         net (fo=1, routed)           1.021     1.580    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[1]
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.124     1.704 f  puntuaciones1/instancia_demux/centenas0_carry_i_49/O
                         net (fo=1, routed)           0.000     1.704    puntuaciones1/instancia_demux/centenas0_carry_i_49_n_0
    SLICE_X34Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     1.918 f  puntuaciones1/instancia_demux/centenas0_carry_i_25/O
                         net (fo=3, routed)           1.443     3.361    mux_fin/decenas1_carry_3
    SLICE_X34Y113        LUT6 (Prop_lut6_I4_O)        0.297     3.658 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.006     4.664    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X35Y110        LUT2 (Prop_lut2_I1_O)        0.124     4.788 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.788    display/UTB1/S[2]
    SLICE_X35Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.186 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.186    display/UTB1/centenas0_carry_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.300 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.300    display/UTB1/centenas0_carry__0_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.634 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.860     6.494    fsm/O[1]
    SLICE_X33Y113        LUT5 (Prop_lut5_I0_O)        0.303     6.797 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331     7.128    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.526 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.444     8.971    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y114        LUT6 (Prop_lut6_I5_O)        0.124     9.095 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           1.005    10.099    fsm/segmentos[6]_i_12_n_0
    SLICE_X36Y114        LUT6 (Prop_lut6_I4_O)        0.124    10.223 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.407    10.630    fsm/segmentos[6]_i_4_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.754 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    10.754    fsm/segmentos[6]_i_2_n_0
    SLICE_X37Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    10.966 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.966    display/segmentos_vector[7]__0[6]
    SLICE_X37Y114        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.760ns  (logic 3.449ns (32.055%)  route 7.311ns (67.945%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[1]/G
    SLICE_X33Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  puntuaciones1/instance5/resultado_reg[1]/Q
                         net (fo=1, routed)           1.021     1.580    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[1]
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.124     1.704 f  puntuaciones1/instancia_demux/centenas0_carry_i_49/O
                         net (fo=1, routed)           0.000     1.704    puntuaciones1/instancia_demux/centenas0_carry_i_49_n_0
    SLICE_X34Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     1.918 f  puntuaciones1/instancia_demux/centenas0_carry_i_25/O
                         net (fo=3, routed)           1.443     3.361    mux_fin/decenas1_carry_3
    SLICE_X34Y113        LUT6 (Prop_lut6_I4_O)        0.297     3.658 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.006     4.664    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X35Y110        LUT2 (Prop_lut2_I1_O)        0.124     4.788 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.788    display/UTB1/S[2]
    SLICE_X35Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.186 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.186    display/UTB1/centenas0_carry_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.300 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.300    display/UTB1/centenas0_carry__0_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.634 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.860     6.494    fsm/O[1]
    SLICE_X33Y113        LUT5 (Prop_lut5_I0_O)        0.303     6.797 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331     7.128    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.526 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.455     8.981    fsm/segmentos[3]_i_4_0[0]
    SLICE_X36Y113        LUT6 (Prop_lut6_I3_O)        0.124     9.105 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           0.433     9.538    fsm/segmentos[0]_i_11_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I4_O)        0.124     9.662 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.761    10.424    fsm/segmentos[0]_i_4_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    10.548    fsm/segmentos[0]_i_2_n_0
    SLICE_X37Y112        MUXF7 (Prop_muxf7_I0_O)      0.212    10.760 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.760    display/segmentos_vector[7]__0[0]
    SLICE_X37Y112        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.415ns  (logic 3.478ns (33.395%)  route 6.937ns (66.605%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[1]/G
    SLICE_X33Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  puntuaciones1/instance5/resultado_reg[1]/Q
                         net (fo=1, routed)           1.021     1.580    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[1]
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.124     1.704 f  puntuaciones1/instancia_demux/centenas0_carry_i_49/O
                         net (fo=1, routed)           0.000     1.704    puntuaciones1/instancia_demux/centenas0_carry_i_49_n_0
    SLICE_X34Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     1.918 f  puntuaciones1/instancia_demux/centenas0_carry_i_25/O
                         net (fo=3, routed)           1.443     3.361    mux_fin/decenas1_carry_3
    SLICE_X34Y113        LUT6 (Prop_lut6_I4_O)        0.297     3.658 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.006     4.664    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X35Y110        LUT2 (Prop_lut2_I1_O)        0.124     4.788 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.788    display/UTB1/S[2]
    SLICE_X35Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.186 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.186    display/UTB1/centenas0_carry_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.300 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.300    display/UTB1/centenas0_carry__0_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.634 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.860     6.494    fsm/O[1]
    SLICE_X33Y113        LUT5 (Prop_lut5_I0_O)        0.303     6.797 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331     7.128    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.526 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.172     8.699    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.823 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.785     9.608    fsm/segmentos[2]_i_11_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I4_O)        0.124     9.732 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.318    10.050    fsm/segmentos[2]_i_4_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.174 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    10.174    fsm/segmentos[2]_i_2_n_0
    SLICE_X38Y113        MUXF7 (Prop_muxf7_I0_O)      0.241    10.415 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.415    display/segmentos_vector[7]__0[2]
    SLICE_X38Y113        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.404ns  (logic 4.234ns (40.696%)  route 6.170ns (59.304%))
  Logic Levels:           15  (CARRY4=5 LDCE=1 LUT2=2 LUT5=1 LUT6=3 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[1]/G
    SLICE_X33Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  puntuaciones1/instance5/resultado_reg[1]/Q
                         net (fo=1, routed)           1.021     1.580    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[1]
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.124     1.704 f  puntuaciones1/instancia_demux/centenas0_carry_i_49/O
                         net (fo=1, routed)           0.000     1.704    puntuaciones1/instancia_demux/centenas0_carry_i_49_n_0
    SLICE_X34Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     1.918 f  puntuaciones1/instancia_demux/centenas0_carry_i_25/O
                         net (fo=3, routed)           1.443     3.361    mux_fin/decenas1_carry_3
    SLICE_X34Y113        LUT6 (Prop_lut6_I4_O)        0.297     3.658 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.010     4.668    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X34Y110        LUT2 (Prop_lut2_I1_O)        0.124     4.792 r  puntuaciones2/instance_caso_m/decenas1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.792    display/UTB1/decenas1_carry__0_0[2]
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.172 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    display/UTB1/decenas1_carry_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.289    display/UTB1/decenas1_carry__0_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.612 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.682     6.294    puntuaciones2/instance_caso_m/decenas1__13_carry[1]
    SLICE_X34Y113        LUT2 (Prop_lut2_I1_O)        0.306     6.600 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_2/O
                         net (fo=1, routed)           0.000     6.600    display/UTB1/segmentos_reg[0]_i_5_0[2]
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.980 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     6.980    display/UTB1/decenas1__13_carry_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.303 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.078     8.381    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X33Y114        LUT6 (Prop_lut6_I3_O)        0.306     8.687 r  display/UTB1/segmentos[5]_i_13/O
                         net (fo=1, routed)           0.000     8.687    display/UTB1/segmentos[5]_i_13_n_0
    SLICE_X33Y114        MUXF7 (Prop_muxf7_I1_O)      0.245     8.932 r  display/UTB1/segmentos_reg[5]_i_5/O
                         net (fo=1, routed)           0.936     9.868    fsm/segmentos_reg[5]
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.298    10.166 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    10.166    fsm/segmentos[5]_i_2_n_0
    SLICE_X39Y114        MUXF7 (Prop_muxf7_I0_O)      0.238    10.404 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.404    display/segmentos_vector[7]__0[5]
    SLICE_X39Y114        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.275ns  (logic 4.207ns (40.944%)  route 6.068ns (59.056%))
  Logic Levels:           15  (CARRY4=5 LDCE=1 LUT2=2 LUT5=1 LUT6=3 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[1]/G
    SLICE_X33Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  puntuaciones1/instance5/resultado_reg[1]/Q
                         net (fo=1, routed)           1.021     1.580    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[1]
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.124     1.704 f  puntuaciones1/instancia_demux/centenas0_carry_i_49/O
                         net (fo=1, routed)           0.000     1.704    puntuaciones1/instancia_demux/centenas0_carry_i_49_n_0
    SLICE_X34Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     1.918 f  puntuaciones1/instancia_demux/centenas0_carry_i_25/O
                         net (fo=3, routed)           1.443     3.361    mux_fin/decenas1_carry_3
    SLICE_X34Y113        LUT6 (Prop_lut6_I4_O)        0.297     3.658 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.010     4.668    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X34Y110        LUT2 (Prop_lut2_I1_O)        0.124     4.792 r  puntuaciones2/instance_caso_m/decenas1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.792    display/UTB1/decenas1_carry__0_0[2]
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.172 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    display/UTB1/decenas1_carry_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.289    display/UTB1/decenas1_carry__0_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.612 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.682     6.294    puntuaciones2/instance_caso_m/decenas1__13_carry[1]
    SLICE_X34Y113        LUT2 (Prop_lut2_I1_O)        0.306     6.600 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_2/O
                         net (fo=1, routed)           0.000     6.600    display/UTB1/segmentos_reg[0]_i_5_0[2]
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.980 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     6.980    display/UTB1/decenas1__13_carry_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.303 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.167     8.470    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X33Y113        LUT6 (Prop_lut6_I5_O)        0.306     8.776 r  display/UTB1/segmentos[3]_i_13/O
                         net (fo=1, routed)           0.000     8.776    display/UTB1/segmentos[3]_i_13_n_0
    SLICE_X33Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     8.993 r  display/UTB1/segmentos_reg[3]_i_5/O
                         net (fo=1, routed)           0.745     9.738    fsm/segmentos_reg[3]
    SLICE_X39Y112        LUT6 (Prop_lut6_I2_O)        0.299    10.037 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    10.037    fsm/segmentos[3]_i_2_n_0
    SLICE_X39Y112        MUXF7 (Prop_muxf7_I0_O)      0.238    10.275 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.275    display/segmentos_vector[7]__0[3]
    SLICE_X39Y112        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.006ns  (logic 3.475ns (34.731%)  route 6.531ns (65.269%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[1]/G
    SLICE_X33Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  puntuaciones1/instance5/resultado_reg[1]/Q
                         net (fo=1, routed)           1.021     1.580    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[1]
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.124     1.704 f  puntuaciones1/instancia_demux/centenas0_carry_i_49/O
                         net (fo=1, routed)           0.000     1.704    puntuaciones1/instancia_demux/centenas0_carry_i_49_n_0
    SLICE_X34Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     1.918 f  puntuaciones1/instancia_demux/centenas0_carry_i_25/O
                         net (fo=3, routed)           1.443     3.361    mux_fin/decenas1_carry_3
    SLICE_X34Y113        LUT6 (Prop_lut6_I4_O)        0.297     3.658 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.006     4.664    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X35Y110        LUT2 (Prop_lut2_I1_O)        0.124     4.788 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.788    display/UTB1/S[2]
    SLICE_X35Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.186 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.186    display/UTB1/centenas0_carry_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.300 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.300    display/UTB1/centenas0_carry__0_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.634 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.860     6.494    fsm/O[1]
    SLICE_X33Y113        LUT5 (Prop_lut5_I0_O)        0.303     6.797 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331     7.128    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.526 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.157     8.684    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y114        LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.414     9.221    fsm/segmentos[4]_i_11_n_0
    SLICE_X36Y114        LUT6 (Prop_lut6_I4_O)        0.124     9.345 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           0.298     9.644    fsm/segmentos[4]_i_4_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.768 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000     9.768    fsm/segmentos[4]_i_2_n_0
    SLICE_X37Y112        MUXF7 (Prop_muxf7_I0_O)      0.238    10.006 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.006    display/segmentos_vector[7]__0[4]
    SLICE_X37Y112        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segmentos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.578ns  (logic 4.011ns (46.765%)  route 4.566ns (53.235%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDCE                         0.000     0.000 r  display/segmentos_reg[5]/C
    SLICE_X39Y114        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display/segmentos_reg[5]/Q
                         net (fo=1, routed)           4.566     5.022    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.578 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.578    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.481ns  (logic 4.168ns (49.147%)  route 4.313ns (50.853%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDPE                         0.000     0.000 r  display/digictrl_reg[2]/C
    SLICE_X33Y109        FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  display/digictrl_reg[2]/Q
                         net (fo=1, routed)           4.313     4.732    digictrl_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.749     8.481 r  digictrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.481    digictrl[2]
    T9                                                                r  digictrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segmentos_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.353ns  (logic 4.079ns (48.831%)  route 4.274ns (51.169%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE                         0.000     0.000 r  display/segmentos_reg[1]/C
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  display/segmentos_reg[1]/Q
                         net (fo=1, routed)           4.274     4.792    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.353 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.353    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digisel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digictrl_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE                         0.000     0.000 r  display/digisel_reg[5]/C
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/digisel_reg[5]/Q
                         net (fo=2, routed)           0.070     0.211    display/ROTATE_LEFT[6]
    SLICE_X32Y111        LUT1 (Prop_lut1_I0_O)        0.045     0.256 r  display/digictrl[5]_i_1/O
                         net (fo=1, routed)           0.000     0.256    display/digictrl[5]_i_1_n_0
    SLICE_X32Y111        FDPE                                         r  display/digictrl_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE                         0.000     0.000 r  display/digisel_reg[6]/C
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[6]/Q
                         net (fo=2, routed)           0.121     0.262    display/ROTATE_LEFT[7]
    SLICE_X33Y112        FDRE                                         r  display/digisel_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.436%)  route 0.156ns (52.564%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE                         0.000     0.000 r  display/digisel_reg[7]/C
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[7]/Q
                         net (fo=2, routed)           0.156     0.297    display/ROTATE_LEFT[0]
    SLICE_X33Y112        FDRE                                         r  display/digisel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE                         0.000     0.000 r  display/digisel_reg[0]/C
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[0]/Q
                         net (fo=2, routed)           0.181     0.322    display/ROTATE_LEFT[1]
    SLICE_X33Y112        FDRE                                         r  display/digisel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE                         0.000     0.000 r  display/digisel_reg[5]/C
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[5]/Q
                         net (fo=2, routed)           0.181     0.322    display/ROTATE_LEFT[6]
    SLICE_X33Y111        FDRE                                         r  display/digisel_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.458%)  route 0.199ns (58.542%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE                         0.000     0.000 r  display/digisel_reg[1]/C
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[1]/Q
                         net (fo=2, routed)           0.199     0.340    display/ROTATE_LEFT[2]
    SLICE_X33Y111        FDRE                                         r  display/digisel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digictrl_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.011%)  route 0.158ns (45.989%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE                         0.000     0.000 r  display/digisel_reg[4]/C
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/digisel_reg[4]/Q
                         net (fo=2, routed)           0.158     0.299    display/ROTATE_LEFT[5]
    SLICE_X32Y111        LUT1 (Prop_lut1_I0_O)        0.045     0.344 r  display/digictrl[4]_i_1/O
                         net (fo=1, routed)           0.000     0.344    display/digictrl[4]_i_1_n_0
    SLICE_X32Y111        FDPE                                         r  display/digictrl_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.164ns (46.652%)  route 0.188ns (53.348%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE                         0.000     0.000 r  display/digisel_reg[3]/C
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digisel_reg[3]/Q
                         net (fo=2, routed)           0.188     0.352    display/ROTATE_LEFT[4]
    SLICE_X33Y111        FDRE                                         r  display/digisel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.930%)  route 0.212ns (60.070%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE                         0.000     0.000 r  display/digisel_reg[4]/C
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[4]/Q
                         net (fo=2, routed)           0.212     0.353    display/ROTATE_LEFT[5]
    SLICE_X33Y111        FDRE                                         r  display/digisel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.820%)  route 0.213ns (60.180%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE                         0.000     0.000 r  display/digisel_reg[2]/C
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[2]/Q
                         net (fo=2, routed)           0.213     0.354    display/ROTATE_LEFT[3]
    SLICE_X34Y111        FDRE                                         r  display/digisel_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.325ns  (logic 3.351ns (27.190%)  route 8.974ns (72.810%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.456     5.674 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          2.892     8.566    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.690 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.000     8.690    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_0
    SLICE_X33Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     8.907 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           0.815     9.722    mux_fin/decenas1__13_carry_10
    SLICE_X33Y104        LUT6 (Prop_lut6_I4_O)        0.299    10.021 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.078    11.099    fsm/puntos[2]
    SLICE_X35Y110        LUT2 (Prop_lut2_I1_O)        0.124    11.223 r  fsm/centenas0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.223    display/UTB1/S[3]
    SLICE_X35Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.624 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.624    display/UTB1/centenas0_carry_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.738    display/UTB1/centenas0_carry__0_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.072 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.860    12.932    fsm/O[1]
    SLICE_X33Y113        LUT5 (Prop_lut5_I0_O)        0.303    13.235 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331    13.566    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.964 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.152    15.116    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y114        LUT6 (Prop_lut6_I5_O)        0.124    15.240 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           1.018    16.258    fsm/segmentos[1]_i_11_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I4_O)        0.124    16.382 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.828    17.210    fsm/segmentos[1]_i_4_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.334 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    17.334    fsm/segmentos[1]_i_2_n_0
    SLICE_X38Y113        MUXF7 (Prop_muxf7_I0_O)      0.209    17.543 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.543    display/segmentos_vector[7]__0[1]
    SLICE_X38Y113        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.186ns  (logic 3.354ns (27.524%)  route 8.832ns (72.476%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.456     5.674 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          2.892     8.566    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.690 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.000     8.690    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_0
    SLICE_X33Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     8.907 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           0.815     9.722    mux_fin/decenas1__13_carry_10
    SLICE_X33Y104        LUT6 (Prop_lut6_I4_O)        0.299    10.021 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.078    11.099    fsm/puntos[2]
    SLICE_X35Y110        LUT2 (Prop_lut2_I1_O)        0.124    11.223 r  fsm/centenas0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.223    display/UTB1/S[3]
    SLICE_X35Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.624 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.624    display/UTB1/centenas0_carry_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.738    display/UTB1/centenas0_carry__0_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.072 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.860    12.932    fsm/O[1]
    SLICE_X33Y113        LUT5 (Prop_lut5_I0_O)        0.303    13.235 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331    13.566    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.964 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.444    15.409    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y114        LUT6 (Prop_lut6_I5_O)        0.124    15.533 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           1.005    16.537    fsm/segmentos[6]_i_12_n_0
    SLICE_X36Y114        LUT6 (Prop_lut6_I4_O)        0.124    16.661 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.407    17.068    fsm/segmentos[6]_i_4_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I0_O)        0.124    17.192 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    17.192    fsm/segmentos[6]_i_2_n_0
    SLICE_X37Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    17.404 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    17.404    display/segmentos_vector[7]__0[6]
    SLICE_X37Y114        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.979ns  (logic 3.354ns (27.999%)  route 8.625ns (72.001%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.456     5.674 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          2.892     8.566    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.690 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.000     8.690    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_0
    SLICE_X33Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     8.907 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           0.815     9.722    mux_fin/decenas1__13_carry_10
    SLICE_X33Y104        LUT6 (Prop_lut6_I4_O)        0.299    10.021 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.078    11.099    fsm/puntos[2]
    SLICE_X35Y110        LUT2 (Prop_lut2_I1_O)        0.124    11.223 r  fsm/centenas0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.223    display/UTB1/S[3]
    SLICE_X35Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.624 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.624    display/UTB1/centenas0_carry_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.738    display/UTB1/centenas0_carry__0_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.072 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.860    12.932    fsm/O[1]
    SLICE_X33Y113        LUT5 (Prop_lut5_I0_O)        0.303    13.235 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331    13.566    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.964 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.455    15.419    fsm/segmentos[3]_i_4_0[0]
    SLICE_X36Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.543 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           0.433    15.976    fsm/segmentos[0]_i_11_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I4_O)        0.124    16.100 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.761    16.861    fsm/segmentos[0]_i_4_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124    16.985 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    16.985    fsm/segmentos[0]_i_2_n_0
    SLICE_X37Y112        MUXF7 (Prop_muxf7_I0_O)      0.212    17.197 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    17.197    display/segmentos_vector[7]__0[0]
    SLICE_X37Y112        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.634ns  (logic 3.383ns (29.078%)  route 8.251ns (70.922%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.456     5.674 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          2.892     8.566    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.690 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.000     8.690    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_0
    SLICE_X33Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     8.907 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           0.815     9.722    mux_fin/decenas1__13_carry_10
    SLICE_X33Y104        LUT6 (Prop_lut6_I4_O)        0.299    10.021 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.078    11.099    fsm/puntos[2]
    SLICE_X35Y110        LUT2 (Prop_lut2_I1_O)        0.124    11.223 r  fsm/centenas0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.223    display/UTB1/S[3]
    SLICE_X35Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.624 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.624    display/UTB1/centenas0_carry_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.738    display/UTB1/centenas0_carry__0_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.072 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.860    12.932    fsm/O[1]
    SLICE_X33Y113        LUT5 (Prop_lut5_I0_O)        0.303    13.235 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331    13.566    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.964 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.172    15.136    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y113        LUT6 (Prop_lut6_I5_O)        0.124    15.260 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.785    16.046    fsm/segmentos[2]_i_11_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I4_O)        0.124    16.170 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.318    16.487    fsm/segmentos[2]_i_4_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I0_O)        0.124    16.611 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    16.611    fsm/segmentos[2]_i_2_n_0
    SLICE_X38Y113        MUXF7 (Prop_muxf7_I0_O)      0.241    16.852 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.852    display/segmentos_vector[7]__0[2]
    SLICE_X38Y113        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.560ns  (logic 4.289ns (37.101%)  route 7.271ns (62.899%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT6=4 MUXF7=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.456     5.674 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          2.892     8.566    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.690 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.000     8.690    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_0
    SLICE_X33Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     8.907 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           0.815     9.722    mux_fin/decenas1__13_carry_10
    SLICE_X33Y104        LUT6 (Prop_lut6_I4_O)        0.299    10.021 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          0.869    10.890    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X34Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.014 r  puntuaciones2/instance_caso_m/decenas1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.014    display/UTB1/decenas1_carry__0_0[1]
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.547 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.547    display/UTB1/decenas1_carry_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.664 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.664    display/UTB1/decenas1_carry__0_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.987 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.682    12.669    puntuaciones2/instance_caso_m/decenas1__13_carry[1]
    SLICE_X34Y113        LUT2 (Prop_lut2_I1_O)        0.306    12.975 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_2/O
                         net (fo=1, routed)           0.000    12.975    display/UTB1/segmentos_reg[0]_i_5_0[2]
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.355 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    13.355    display/UTB1/decenas1__13_carry_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.678 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.078    14.756    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X33Y114        LUT6 (Prop_lut6_I3_O)        0.306    15.062 r  display/UTB1/segmentos[5]_i_13/O
                         net (fo=1, routed)           0.000    15.062    display/UTB1/segmentos[5]_i_13_n_0
    SLICE_X33Y114        MUXF7 (Prop_muxf7_I1_O)      0.245    15.307 r  display/UTB1/segmentos_reg[5]_i_5/O
                         net (fo=1, routed)           0.936    16.243    fsm/segmentos_reg[5]
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.298    16.541 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    16.541    fsm/segmentos[5]_i_2_n_0
    SLICE_X39Y114        MUXF7 (Prop_muxf7_I0_O)      0.238    16.779 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    16.779    display/segmentos_vector[7]__0[5]
    SLICE_X39Y114        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.431ns  (logic 4.262ns (37.283%)  route 7.169ns (62.717%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT6=4 MUXF7=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.456     5.674 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          2.892     8.566    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.690 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.000     8.690    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_0
    SLICE_X33Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     8.907 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           0.815     9.722    mux_fin/decenas1__13_carry_10
    SLICE_X33Y104        LUT6 (Prop_lut6_I4_O)        0.299    10.021 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          0.869    10.890    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X34Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.014 r  puntuaciones2/instance_caso_m/decenas1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.014    display/UTB1/decenas1_carry__0_0[1]
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.547 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.547    display/UTB1/decenas1_carry_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.664 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.664    display/UTB1/decenas1_carry__0_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.987 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.682    12.669    puntuaciones2/instance_caso_m/decenas1__13_carry[1]
    SLICE_X34Y113        LUT2 (Prop_lut2_I1_O)        0.306    12.975 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_2/O
                         net (fo=1, routed)           0.000    12.975    display/UTB1/segmentos_reg[0]_i_5_0[2]
    SLICE_X34Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.355 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    13.355    display/UTB1/decenas1__13_carry_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.678 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.167    14.845    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X33Y113        LUT6 (Prop_lut6_I5_O)        0.306    15.151 r  display/UTB1/segmentos[3]_i_13/O
                         net (fo=1, routed)           0.000    15.151    display/UTB1/segmentos[3]_i_13_n_0
    SLICE_X33Y113        MUXF7 (Prop_muxf7_I1_O)      0.217    15.368 r  display/UTB1/segmentos_reg[3]_i_5/O
                         net (fo=1, routed)           0.745    16.113    fsm/segmentos_reg[3]
    SLICE_X39Y112        LUT6 (Prop_lut6_I2_O)        0.299    16.412 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    16.412    fsm/segmentos[3]_i_2_n_0
    SLICE_X39Y112        MUXF7 (Prop_muxf7_I0_O)      0.238    16.650 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    16.650    display/segmentos_vector[7]__0[3]
    SLICE_X39Y112        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.225ns  (logic 3.380ns (30.111%)  route 7.845ns (69.889%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.456     5.674 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          2.892     8.566    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.690 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.000     8.690    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_0
    SLICE_X33Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     8.907 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           0.815     9.722    mux_fin/decenas1__13_carry_10
    SLICE_X33Y104        LUT6 (Prop_lut6_I4_O)        0.299    10.021 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.078    11.099    fsm/puntos[2]
    SLICE_X35Y110        LUT2 (Prop_lut2_I1_O)        0.124    11.223 r  fsm/centenas0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.223    display/UTB1/S[3]
    SLICE_X35Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.624 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.624    display/UTB1/centenas0_carry_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.738    display/UTB1/centenas0_carry__0_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.072 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.860    12.932    fsm/O[1]
    SLICE_X33Y113        LUT5 (Prop_lut5_I0_O)        0.303    13.235 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.331    13.566    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X33Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.964 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.157    15.121    fsm/segmentos[3]_i_4_0[0]
    SLICE_X35Y114        LUT6 (Prop_lut6_I5_O)        0.124    15.245 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.414    15.659    fsm/segmentos[4]_i_11_n_0
    SLICE_X36Y114        LUT6 (Prop_lut6_I4_O)        0.124    15.783 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           0.298    16.081    fsm/segmentos[4]_i_4_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124    16.205 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    16.205    fsm/segmentos[4]_i_2_n_0
    SLICE_X37Y112        MUXF7 (Prop_muxf7_I0_O)      0.238    16.443 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    16.443    display/segmentos_vector[7]__0[4]
    SLICE_X37Y112        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.833ns  (logic 4.132ns (42.025%)  route 5.701ns (57.975%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.617     5.219    fsm/clk_IBUF_BUFG
    SLICE_X44Y109        FDCE                                         r  fsm/etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  fsm/etapa_reg[3]/Q
                         net (fo=21, routed)          1.550     7.225    fsm/etapa_reg_n_0_[3]
    SLICE_X39Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  fsm/leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.151    11.500    leds_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    15.052 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.052    leds[10]
    U14                                                               r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.752ns  (logic 4.368ns (44.793%)  route 5.384ns (55.207%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.616     5.218    fsm/clk_IBUF_BUFG
    SLICE_X44Y111        FDCE                                         r  fsm/etapa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDCE (Prop_fdce_C_Q)         0.456     5.674 r  fsm/etapa_reg[1]/Q
                         net (fo=25, routed)          1.380     7.055    fsm/etapa_reg_n_0_[1]
    SLICE_X39Y108        LUT4 (Prop_lut4_I1_O)        0.154     7.209 r  fsm/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.003    11.212    leds_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.758    14.970 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.970    leds[6]
    U17                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.729ns  (logic 4.341ns (44.622%)  route 5.388ns (55.378%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.617     5.219    fsm/clk_IBUF_BUFG
    SLICE_X44Y109        FDCE                                         r  fsm/etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  fsm/etapa_reg[3]/Q
                         net (fo=21, routed)          1.550     7.225    fsm/etapa_reg_n_0_[3]
    SLICE_X39Y108        LUT4 (Prop_lut4_I0_O)        0.152     7.377 r  fsm/leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.838    11.215    leds_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.733    14.948 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.948    leds[11]
    T16                                                               r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.566     1.485    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X31Y102        FDRE                                         r  puntuaciones1/instance5/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  puntuaciones1/instance5/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.099     1.726    puntuaciones1/instance5/resultado_i_reg_n_0_[2]
    SLICE_X32Y103        LDCE                                         r  puntuaciones1/instance5/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.564     1.483    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  puntuaciones2/instance3/resultado_i_reg[9]/Q
                         net (fo=1, routed)           0.112     1.736    puntuaciones2/instance3/resultado_i_reg_n_0_[9]
    SLICE_X33Y108        LDCE                                         r  puntuaciones2/instance3/resultado_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.565     1.484    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X33Y106        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  puntuaciones1/instance3/resultado_i_reg[0]/Q
                         net (fo=1, routed)           0.117     1.742    puntuaciones1/instance3/resultado_i_reg_n_0_[0]
    SLICE_X34Y106        LDCE                                         r  puntuaciones1/instance3/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance5/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance5/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.565     1.484    puntuaciones2/instance5/clk_IBUF_BUFG
    SLICE_X30Y104        FDRE                                         r  puntuaciones2/instance5/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  puntuaciones2/instance5/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.116     1.765    puntuaciones2/instance5/resultado_i_reg_n_0_[2]
    SLICE_X31Y104        LDCE                                         r  puntuaciones2/instance5/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance5/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance5/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.565     1.484    puntuaciones2/instance5/clk_IBUF_BUFG
    SLICE_X30Y104        FDRE                                         r  puntuaciones2/instance5/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  puntuaciones2/instance5/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.116     1.765    puntuaciones2/instance5/resultado_i_reg_n_0_[3]
    SLICE_X31Y104        LDCE                                         r  puntuaciones2/instance5/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance1/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance1/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.148ns (52.092%)  route 0.136ns (47.908%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.565     1.484    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X34Y102        FDRE                                         r  puntuaciones1/instance1/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.148     1.632 r  puntuaciones1/instance1/resultado_i_reg[2]/Q
                         net (fo=2, routed)           0.136     1.769    puntuaciones1/instance1/resultado_i_reg[2]_0[2]
    SLICE_X33Y103        LDCE                                         r  puntuaciones1/instance1/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance1/resultado_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance1/resultado_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.164ns (56.491%)  route 0.126ns (43.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.564     1.483    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X34Y103        FDRE                                         r  puntuaciones1/instance1/resultado_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  puntuaciones1/instance1/resultado_i_reg[0]/Q
                         net (fo=2, routed)           0.126     1.774    puntuaciones2/instance1/D[0]
    SLICE_X35Y105        LDCE                                         r  puntuaciones2/instance1/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance2/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance2/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.080%)  route 0.128ns (43.920%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.565     1.484    puntuaciones1/instance2/clk_IBUF_BUFG
    SLICE_X34Y102        FDRE                                         r  puntuaciones1/instance2/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  puntuaciones1/instance2/resultado_i_reg[2]/Q
                         net (fo=2, routed)           0.128     1.777    puntuaciones2/instance2/centenas0_carry_i_34[1]
    SLICE_X34Y104        LDCE                                         r  puntuaciones2/instance2/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.566     1.485    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X31Y102        FDRE                                         r  puntuaciones1/instance5/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  puntuaciones1/instance5/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.155     1.782    puntuaciones1/instance5/resultado_i_reg_n_0_[1]
    SLICE_X33Y102        LDCE                                         r  puntuaciones1/instance5/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.564     1.483    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  puntuaciones1/instance6/resultado_i_reg[5]/Q
                         net (fo=1, routed)           0.161     1.786    puntuaciones1/instance6/resultado_i_reg_n_0_[5]
    SLICE_X36Y107        LDCE                                         r  puntuaciones1/instance6/resultado_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_enclave[0]
                            (input port)
  Destination:            fsm/etapa_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.954ns  (logic 2.104ns (26.452%)  route 5.850ns (73.548%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  sw_enclave[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  sw_enclave_IBUF[0]_inst/O
                         net (fo=2, routed)           3.940     5.442    fsm/sw_enclave_IBUF[0]
    SLICE_X41Y102        LUT5 (Prop_lut5_I4_O)        0.152     5.594 r  fsm/FSM_onehot_etapa[9]_i_2/O
                         net (fo=5, routed)           1.466     7.060    fsm/FSM_onehot_etapa[9]_i_2_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I4_O)        0.326     7.386 r  fsm/etapa[1]_i_2/O
                         net (fo=1, routed)           0.444     7.830    fsm/etapa[1]_i_2_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.954 r  fsm/etapa[1]_i_1/O
                         net (fo=1, routed)           0.000     7.954    fsm/etapa[1]_i_1_n_0
    SLICE_X44Y111        FDCE                                         r  fsm/etapa_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.496     4.918    fsm/clk_IBUF_BUFG
    SLICE_X44Y111        FDCE                                         r  fsm/etapa_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][0]_replica_5/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.864ns  (logic 1.631ns (20.740%)  route 6.233ns (79.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=7, routed)           3.245     4.752    fsm/reset_IBUF
    SLICE_X49Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.876 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=102, routed)         2.988     7.864    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X51Y101        FDPE                                         f  dados_aleatorios/dados_i_reg[0][0]_replica_5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.496     4.918    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X51Y101        FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_5/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[1][0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.802ns  (logic 1.631ns (20.906%)  route 6.171ns (79.094%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=7, routed)           3.245     4.752    fsm/reset_IBUF
    SLICE_X49Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.876 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=102, routed)         2.926     7.802    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X45Y98         FDPE                                         f  dados_aleatorios/dados_i_reg[1][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.516     4.939    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X45Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.802ns  (logic 1.631ns (20.906%)  route 6.171ns (79.094%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=7, routed)           3.245     4.752    fsm/reset_IBUF
    SLICE_X49Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.876 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=102, routed)         2.926     7.802    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]_3
    SLICE_X45Y98         FDPE                                         f  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.516     4.939    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X45Y98         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.664ns  (logic 1.631ns (21.283%)  route 6.033ns (78.717%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=7, routed)           3.245     4.752    fsm/reset_IBUF
    SLICE_X49Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.876 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=102, routed)         2.788     7.664    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]_3
    SLICE_X47Y96         FDPE                                         f  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.513     4.936    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X47Y96         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[4][2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.576ns  (logic 1.631ns (21.530%)  route 5.945ns (78.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=7, routed)           3.245     4.752    fsm/reset_IBUF
    SLICE_X49Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.876 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=102, routed)         2.700     7.576    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X48Y99         FDPE                                         f  dados_aleatorios/dados_i_reg[4][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.514     4.937    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X48Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[4][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[4][0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.571ns  (logic 1.631ns (21.542%)  route 5.940ns (78.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=7, routed)           3.245     4.752    fsm/reset_IBUF
    SLICE_X49Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.876 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=102, routed)         2.695     7.571    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X49Y99         FDPE                                         f  dados_aleatorios/dados_i_reg[4][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.514     4.937    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X49Y99         FDPE                                         r  dados_aleatorios/dados_i_reg[4][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[4][1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 1.631ns (22.113%)  route 5.745ns (77.887%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=7, routed)           3.245     4.752    fsm/reset_IBUF
    SLICE_X49Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.876 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=102, routed)         2.500     7.376    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X51Y98         FDPE                                         f  dados_aleatorios/dados_i_reg[4][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.512     4.935    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X51Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[4][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.225ns  (logic 1.631ns (22.573%)  route 5.594ns (77.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=7, routed)           3.245     4.752    fsm/reset_IBUF
    SLICE_X49Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.876 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=102, routed)         2.349     7.225    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X47Y98         FDPE                                         f  dados_aleatorios/dados_i_reg[0][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.514     4.937    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X47Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]/C

Slack:                    inf
  Source:                 sw_enclave[0]
                            (input port)
  Destination:            fsm/etapa_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.155ns  (logic 2.104ns (29.408%)  route 5.051ns (70.592%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw_enclave[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sw_enclave_IBUF[0]_inst/O
                         net (fo=2, routed)           3.940     5.442    fsm/sw_enclave_IBUF[0]
    SLICE_X41Y102        LUT5 (Prop_lut5_I4_O)        0.152     5.594 f  fsm/FSM_onehot_etapa[9]_i_2/O
                         net (fo=5, routed)           0.956     6.551    fsm/FSM_onehot_etapa[9]_i_2_n_0
    SLICE_X45Y111        LUT5 (Prop_lut5_I2_O)        0.326     6.877 r  fsm/etapa[0]_i_2/O
                         net (fo=1, routed)           0.154     7.031    fsm/etapa[0]_i_2_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I4_O)        0.124     7.155 r  fsm/etapa[0]_i_1/O
                         net (fo=1, routed)           0.000     7.155    fsm/etapa[0]_i_1_n_0
    SLICE_X45Y111        FDPE                                         r  fsm/etapa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.496     4.918    fsm/clk_IBUF_BUFG
    SLICE_X45Y111        FDPE                                         r  fsm/etapa_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boton_enter
                            (input port)
  Destination:            enter/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.244ns (17.314%)  route 1.167ns (82.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  boton_enter (IN)
                         net (fo=0)                   0.000     0.000    boton_enter
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  boton_enter_IBUF_inst/O
                         net (fo=1, routed)           1.167     1.412    enter/U1/boton_enter_IBUF
    SLICE_X49Y103        FDRE                                         r  enter/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.996    enter/U1/clk_IBUF_BUFG
    SLICE_X49Y103        FDRE                                         r  enter/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_arriba
                            (input port)
  Destination:            up/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.254ns (17.688%)  route 1.180ns (82.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  boton_arriba (IN)
                         net (fo=0)                   0.000     0.000    boton_arriba
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  boton_arriba_IBUF_inst/O
                         net (fo=1, routed)           1.180     1.434    up/U1/boton_arriba_IBUF
    SLICE_X51Y113        FDRE                                         r  up/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.824     1.989    up/U1/clk_IBUF_BUFG
    SLICE_X51Y113        FDRE                                         r  up/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/tirar_dados_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.280ns (19.471%)  route 1.156ns (80.529%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           1.156     1.391    fsm/sw_enclave_IBUF[1]
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.436 r  fsm/tirar_dados[1]_i_1/O
                         net (fo=1, routed)           0.000     1.436    fsm/tirar_dados[1]_i_1_n_0
    SLICE_X42Y102        FDRE                                         r  fsm/tirar_dados_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.998    fsm/clk_IBUF_BUFG
    SLICE_X42Y102        FDRE                                         r  fsm/tirar_dados_reg[1]/C

Slack:                    inf
  Source:                 boton_abajo
                            (input port)
  Destination:            down/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.248ns (15.605%)  route 1.340ns (84.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  boton_abajo (IN)
                         net (fo=0)                   0.000     0.000    boton_abajo
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  boton_abajo_IBUF_inst/O
                         net (fo=1, routed)           1.340     1.588    down/U1/boton_abajo_IBUF
    SLICE_X49Y112        FDRE                                         r  down/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.827     1.992    down/U1/clk_IBUF_BUFG
    SLICE_X49Y112        FDRE                                         r  down/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/habilitador_num_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.320ns (18.791%)  route 1.381ns (81.209%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=7, routed)           1.381     1.656    fsm/reset_IBUF
    SLICE_X45Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.701 r  fsm/habilitador_num_i_1/O
                         net (fo=1, routed)           0.000     1.701    fsm/habilitador_num_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  fsm/habilitador_num_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.996    fsm/clk_IBUF_BUFG
    SLICE_X45Y108        FDRE                                         r  fsm/habilitador_num_reg/C

Slack:                    inf
  Source:                 sw_enclave[2]
                            (input port)
  Destination:            fsm/tirar_dados_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.336ns (19.551%)  route 1.382ns (80.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  sw_enclave[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[2]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  sw_enclave_IBUF[2]_inst/O
                         net (fo=2, routed)           1.382     1.673    fsm/sw_enclave_IBUF[2]
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.718 r  fsm/tirar_dados[2]_i_1/O
                         net (fo=1, routed)           0.000     1.718    fsm/tirar_dados[2]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  fsm/tirar_dados_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.835     2.000    fsm/clk_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  fsm/tirar_dados_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/letras_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.729ns  (logic 0.320ns (18.486%)  route 1.409ns (81.514%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=7, routed)           1.299     1.573    fsm/reset_IBUF
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.618 r  fsm/letras[4]_i_1/O
                         net (fo=5, routed)           0.111     1.729    fsm/letras0
    SLICE_X47Y109        FDRE                                         r  fsm/letras_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.830     1.995    fsm/clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  fsm/letras_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/letras_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.729ns  (logic 0.320ns (18.486%)  route 1.409ns (81.514%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=7, routed)           1.299     1.573    fsm/reset_IBUF
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.618 r  fsm/letras[4]_i_1/O
                         net (fo=5, routed)           0.111     1.729    fsm/letras0
    SLICE_X47Y109        FDRE                                         r  fsm/letras_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.830     1.995    fsm/clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  fsm/letras_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/letras_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.729ns  (logic 0.320ns (18.486%)  route 1.409ns (81.514%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=7, routed)           1.299     1.573    fsm/reset_IBUF
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.618 r  fsm/letras[4]_i_1/O
                         net (fo=5, routed)           0.111     1.729    fsm/letras0
    SLICE_X47Y109        FDRE                                         r  fsm/letras_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.830     1.995    fsm/clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  fsm/letras_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/letras_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.729ns  (logic 0.320ns (18.486%)  route 1.409ns (81.514%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=7, routed)           1.299     1.573    fsm/reset_IBUF
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.618 r  fsm/letras[4]_i_1/O
                         net (fo=5, routed)           0.111     1.729    fsm/letras0
    SLICE_X47Y109        FDRE                                         r  fsm/letras_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.830     1.995    fsm/clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  fsm/letras_reg[3]/C





