Circuit: * C:\Users\User\Desktop\Chua_TL\tu-delft\Q1\analog-circuit-design-fundamentals-fa21\hw\hw02\spice\q4\cs-stage.asc

Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
Ignoring BSIM parameter ACM
Ignoring BSIM parameter LDIF
Ignoring BSIM parameter HDIF
Ignoring BSIM parameter TLEV
Ignoring BSIM parameter TLEVC
Ignoring BSIM parameter CALCACM
Ignoring BSIM parameter SFVTFLAGl
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
Ignoring BSIM parameter ACM
Ignoring BSIM parameter LDIF
Ignoring BSIM parameter HDIF
Ignoring BSIM parameter TLEV
Ignoring BSIM parameter TLEVC
Ignoring BSIM parameter CALCACM
Ignoring BSIM parameter SFVTFLAGl
Warning: Pd = 0 is less than W.
Warning: Ps = 0 is less than W.
Warning: Pd = 0 is less than W.
Warning: Ps = 0 is less than W.

Date: Wed Sep 22 22:37:58 2021
Total elapsed time: 0.175 seconds.

tnom = 27
temp = 27
method = trap
totiter = 689
traniter = 0
tranpoints = 0
accept = 0
rejected = 0
matrix size = 7
fillins = 0
solver = Normal
Matrix Compiler1: 196 bytes object code size  0.1/0.1/[0.1]
Matrix Compiler2: 461 bytes object code size  0.1/0.1/[0.1]

