
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e36c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001190  0800e500  0800e500  0001e500  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f690  0800f690  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f690  0800f690  0001f690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f698  0800f698  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f698  0800f698  0001f698  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f69c  0800f69c  0001f69c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800f6a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201f0  2**0
                  CONTENTS
 10 .bss          0000510c  200001f0  200001f0  000201f0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200052fc  200052fc  000201f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d27c  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003bf0  00000000  00000000  0003d49c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019b0  00000000  00000000  00041090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001850  00000000  00000000  00042a40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000053b0  00000000  00000000  00044290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e6cf  00000000  00000000  00049640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da01b  00000000  00000000  00067d0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00141d2a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000826c  00000000  00000000  00141d7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e4e4 	.word	0x0800e4e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	0800e4e4 	.word	0x0800e4e4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b974 	b.w	8000ec8 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	468e      	mov	lr, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d14d      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c06:	428a      	cmp	r2, r1
 8000c08:	4694      	mov	ip, r2
 8000c0a:	d969      	bls.n	8000ce0 <__udivmoddi4+0xe8>
 8000c0c:	fab2 f282 	clz	r2, r2
 8000c10:	b152      	cbz	r2, 8000c28 <__udivmoddi4+0x30>
 8000c12:	fa01 f302 	lsl.w	r3, r1, r2
 8000c16:	f1c2 0120 	rsb	r1, r2, #32
 8000c1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c22:	ea41 0e03 	orr.w	lr, r1, r3
 8000c26:	4094      	lsls	r4, r2
 8000c28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c2c:	0c21      	lsrs	r1, r4, #16
 8000c2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c32:	fa1f f78c 	uxth.w	r7, ip
 8000c36:	fb08 e316 	mls	r3, r8, r6, lr
 8000c3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c3e:	fb06 f107 	mul.w	r1, r6, r7
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c4e:	f080 811f 	bcs.w	8000e90 <__udivmoddi4+0x298>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 811c 	bls.w	8000e90 <__udivmoddi4+0x298>
 8000c58:	3e02      	subs	r6, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a5b      	subs	r3, r3, r1
 8000c5e:	b2a4      	uxth	r4, r4
 8000c60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c64:	fb08 3310 	mls	r3, r8, r0, r3
 8000c68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6c:	fb00 f707 	mul.w	r7, r0, r7
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x92>
 8000c74:	eb1c 0404 	adds.w	r4, ip, r4
 8000c78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7c:	f080 810a 	bcs.w	8000e94 <__udivmoddi4+0x29c>
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	f240 8107 	bls.w	8000e94 <__udivmoddi4+0x29c>
 8000c86:	4464      	add	r4, ip
 8000c88:	3802      	subs	r0, #2
 8000c8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c8e:	1be4      	subs	r4, r4, r7
 8000c90:	2600      	movs	r6, #0
 8000c92:	b11d      	cbz	r5, 8000c9c <__udivmoddi4+0xa4>
 8000c94:	40d4      	lsrs	r4, r2
 8000c96:	2300      	movs	r3, #0
 8000c98:	e9c5 4300 	strd	r4, r3, [r5]
 8000c9c:	4631      	mov	r1, r6
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0xc2>
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	f000 80ef 	beq.w	8000e8a <__udivmoddi4+0x292>
 8000cac:	2600      	movs	r6, #0
 8000cae:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb2:	4630      	mov	r0, r6
 8000cb4:	4631      	mov	r1, r6
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	fab3 f683 	clz	r6, r3
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	d14a      	bne.n	8000d58 <__udivmoddi4+0x160>
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d302      	bcc.n	8000ccc <__udivmoddi4+0xd4>
 8000cc6:	4282      	cmp	r2, r0
 8000cc8:	f200 80f9 	bhi.w	8000ebe <__udivmoddi4+0x2c6>
 8000ccc:	1a84      	subs	r4, r0, r2
 8000cce:	eb61 0303 	sbc.w	r3, r1, r3
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	469e      	mov	lr, r3
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	d0e0      	beq.n	8000c9c <__udivmoddi4+0xa4>
 8000cda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cde:	e7dd      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000ce0:	b902      	cbnz	r2, 8000ce4 <__udivmoddi4+0xec>
 8000ce2:	deff      	udf	#255	; 0xff
 8000ce4:	fab2 f282 	clz	r2, r2
 8000ce8:	2a00      	cmp	r2, #0
 8000cea:	f040 8092 	bne.w	8000e12 <__udivmoddi4+0x21a>
 8000cee:	eba1 010c 	sub.w	r1, r1, ip
 8000cf2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cf6:	fa1f fe8c 	uxth.w	lr, ip
 8000cfa:	2601      	movs	r6, #1
 8000cfc:	0c20      	lsrs	r0, r4, #16
 8000cfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d02:	fb07 1113 	mls	r1, r7, r3, r1
 8000d06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d0a:	fb0e f003 	mul.w	r0, lr, r3
 8000d0e:	4288      	cmp	r0, r1
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x12c>
 8000d12:	eb1c 0101 	adds.w	r1, ip, r1
 8000d16:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x12a>
 8000d1c:	4288      	cmp	r0, r1
 8000d1e:	f200 80cb 	bhi.w	8000eb8 <__udivmoddi4+0x2c0>
 8000d22:	4643      	mov	r3, r8
 8000d24:	1a09      	subs	r1, r1, r0
 8000d26:	b2a4      	uxth	r4, r4
 8000d28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d34:	fb0e fe00 	mul.w	lr, lr, r0
 8000d38:	45a6      	cmp	lr, r4
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x156>
 8000d3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d44:	d202      	bcs.n	8000d4c <__udivmoddi4+0x154>
 8000d46:	45a6      	cmp	lr, r4
 8000d48:	f200 80bb 	bhi.w	8000ec2 <__udivmoddi4+0x2ca>
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	eba4 040e 	sub.w	r4, r4, lr
 8000d52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d56:	e79c      	b.n	8000c92 <__udivmoddi4+0x9a>
 8000d58:	f1c6 0720 	rsb	r7, r6, #32
 8000d5c:	40b3      	lsls	r3, r6
 8000d5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d66:	fa20 f407 	lsr.w	r4, r0, r7
 8000d6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d6e:	431c      	orrs	r4, r3
 8000d70:	40f9      	lsrs	r1, r7
 8000d72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d76:	fa00 f306 	lsl.w	r3, r0, r6
 8000d7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d7e:	0c20      	lsrs	r0, r4, #16
 8000d80:	fa1f fe8c 	uxth.w	lr, ip
 8000d84:	fb09 1118 	mls	r1, r9, r8, r1
 8000d88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d90:	4288      	cmp	r0, r1
 8000d92:	fa02 f206 	lsl.w	r2, r2, r6
 8000d96:	d90b      	bls.n	8000db0 <__udivmoddi4+0x1b8>
 8000d98:	eb1c 0101 	adds.w	r1, ip, r1
 8000d9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000da0:	f080 8088 	bcs.w	8000eb4 <__udivmoddi4+0x2bc>
 8000da4:	4288      	cmp	r0, r1
 8000da6:	f240 8085 	bls.w	8000eb4 <__udivmoddi4+0x2bc>
 8000daa:	f1a8 0802 	sub.w	r8, r8, #2
 8000dae:	4461      	add	r1, ip
 8000db0:	1a09      	subs	r1, r1, r0
 8000db2:	b2a4      	uxth	r4, r4
 8000db4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000db8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dbc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dc0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc4:	458e      	cmp	lr, r1
 8000dc6:	d908      	bls.n	8000dda <__udivmoddi4+0x1e2>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dd0:	d26c      	bcs.n	8000eac <__udivmoddi4+0x2b4>
 8000dd2:	458e      	cmp	lr, r1
 8000dd4:	d96a      	bls.n	8000eac <__udivmoddi4+0x2b4>
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	4461      	add	r1, ip
 8000dda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dde:	fba0 9402 	umull	r9, r4, r0, r2
 8000de2:	eba1 010e 	sub.w	r1, r1, lr
 8000de6:	42a1      	cmp	r1, r4
 8000de8:	46c8      	mov	r8, r9
 8000dea:	46a6      	mov	lr, r4
 8000dec:	d356      	bcc.n	8000e9c <__udivmoddi4+0x2a4>
 8000dee:	d053      	beq.n	8000e98 <__udivmoddi4+0x2a0>
 8000df0:	b15d      	cbz	r5, 8000e0a <__udivmoddi4+0x212>
 8000df2:	ebb3 0208 	subs.w	r2, r3, r8
 8000df6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dfa:	fa01 f707 	lsl.w	r7, r1, r7
 8000dfe:	fa22 f306 	lsr.w	r3, r2, r6
 8000e02:	40f1      	lsrs	r1, r6
 8000e04:	431f      	orrs	r7, r3
 8000e06:	e9c5 7100 	strd	r7, r1, [r5]
 8000e0a:	2600      	movs	r6, #0
 8000e0c:	4631      	mov	r1, r6
 8000e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e12:	f1c2 0320 	rsb	r3, r2, #32
 8000e16:	40d8      	lsrs	r0, r3
 8000e18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e20:	4091      	lsls	r1, r2
 8000e22:	4301      	orrs	r1, r0
 8000e24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e28:	fa1f fe8c 	uxth.w	lr, ip
 8000e2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e30:	fb07 3610 	mls	r6, r7, r0, r3
 8000e34:	0c0b      	lsrs	r3, r1, #16
 8000e36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e3e:	429e      	cmp	r6, r3
 8000e40:	fa04 f402 	lsl.w	r4, r4, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x260>
 8000e46:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4e:	d22f      	bcs.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e50:	429e      	cmp	r6, r3
 8000e52:	d92d      	bls.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e54:	3802      	subs	r0, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1b9b      	subs	r3, r3, r6
 8000e5a:	b289      	uxth	r1, r1
 8000e5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e60:	fb07 3316 	mls	r3, r7, r6, r3
 8000e64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e68:	fb06 f30e 	mul.w	r3, r6, lr
 8000e6c:	428b      	cmp	r3, r1
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x28a>
 8000e70:	eb1c 0101 	adds.w	r1, ip, r1
 8000e74:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e78:	d216      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d914      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7e:	3e02      	subs	r6, #2
 8000e80:	4461      	add	r1, ip
 8000e82:	1ac9      	subs	r1, r1, r3
 8000e84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e88:	e738      	b.n	8000cfc <__udivmoddi4+0x104>
 8000e8a:	462e      	mov	r6, r5
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	e705      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000e90:	4606      	mov	r6, r0
 8000e92:	e6e3      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e94:	4618      	mov	r0, r3
 8000e96:	e6f8      	b.n	8000c8a <__udivmoddi4+0x92>
 8000e98:	454b      	cmp	r3, r9
 8000e9a:	d2a9      	bcs.n	8000df0 <__udivmoddi4+0x1f8>
 8000e9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ea4:	3801      	subs	r0, #1
 8000ea6:	e7a3      	b.n	8000df0 <__udivmoddi4+0x1f8>
 8000ea8:	4646      	mov	r6, r8
 8000eaa:	e7ea      	b.n	8000e82 <__udivmoddi4+0x28a>
 8000eac:	4620      	mov	r0, r4
 8000eae:	e794      	b.n	8000dda <__udivmoddi4+0x1e2>
 8000eb0:	4640      	mov	r0, r8
 8000eb2:	e7d1      	b.n	8000e58 <__udivmoddi4+0x260>
 8000eb4:	46d0      	mov	r8, sl
 8000eb6:	e77b      	b.n	8000db0 <__udivmoddi4+0x1b8>
 8000eb8:	3b02      	subs	r3, #2
 8000eba:	4461      	add	r1, ip
 8000ebc:	e732      	b.n	8000d24 <__udivmoddi4+0x12c>
 8000ebe:	4630      	mov	r0, r6
 8000ec0:	e709      	b.n	8000cd6 <__udivmoddi4+0xde>
 8000ec2:	4464      	add	r4, ip
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	e742      	b.n	8000d4e <__udivmoddi4+0x156>

08000ec8 <__aeabi_idiv0>:
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop

08000ecc <display>:
/* USER CODE BEGIN 0 */

QueueHandle_t commandQueue;


void display(uint8_t* str, int buf_no){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	6039      	str	r1, [r7, #0]
	// display_thread just looks at display_buf.
	// buf_no is to put it in line1 or line2
	if (buf_no == 1){
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d105      	bne.n	8000ee8 <display+0x1c>
		strncpy(display_buf, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000edc:	2214      	movs	r2, #20
 8000ede:	6879      	ldr	r1, [r7, #4]
 8000ee0:	480c      	ldr	r0, [pc, #48]	; (8000f14 <display+0x48>)
 8000ee2:	f00a fbfa 	bl	800b6da <strncpy>
		strncpy(display_buf2, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
	}
	else if (buf_no == 3){
		strncpy(display_buf3, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
	}
	return;
 8000ee6:	e011      	b.n	8000f0c <display+0x40>
	else if (buf_no == 2){
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	2b02      	cmp	r3, #2
 8000eec:	d105      	bne.n	8000efa <display+0x2e>
		strncpy(display_buf2, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000eee:	2214      	movs	r2, #20
 8000ef0:	6879      	ldr	r1, [r7, #4]
 8000ef2:	4809      	ldr	r0, [pc, #36]	; (8000f18 <display+0x4c>)
 8000ef4:	f00a fbf1 	bl	800b6da <strncpy>
	return;
 8000ef8:	e008      	b.n	8000f0c <display+0x40>
	else if (buf_no == 3){
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	2b03      	cmp	r3, #3
 8000efe:	d105      	bne.n	8000f0c <display+0x40>
		strncpy(display_buf3, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000f00:	2214      	movs	r2, #20
 8000f02:	6879      	ldr	r1, [r7, #4]
 8000f04:	4805      	ldr	r0, [pc, #20]	; (8000f1c <display+0x50>)
 8000f06:	f00a fbe8 	bl	800b6da <strncpy>
	return;
 8000f0a:	bf00      	nop
 8000f0c:	bf00      	nop
}
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	20000520 	.word	0x20000520
 8000f18:	20000534 	.word	0x20000534
 8000f1c:	20000548 	.word	0x20000548

08000f20 <send>:

void send(uint8_t* str){
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) str, sizeof(str), 0xFFFF);
 8000f28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f2c:	2204      	movs	r2, #4
 8000f2e:	6879      	ldr	r1, [r7, #4]
 8000f30:	4803      	ldr	r0, [pc, #12]	; (8000f40 <send+0x20>)
 8000f32:	f005 fe5a 	bl	8006bea <HAL_UART_Transmit>
}
 8000f36:	bf00      	nop
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	200003c8 	.word	0x200003c8

08000f44 <display_thread>:

void display_thread(void* args){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b092      	sub	sp, #72	; 0x48
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	uint8_t buf[20];
	uint8_t buf2[20];
	uint8_t buf3[20];

	for (;;){
		strncpy(buf, (const char*)display_buf, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000f4c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f50:	2214      	movs	r2, #20
 8000f52:	4917      	ldr	r1, [pc, #92]	; (8000fb0 <display_thread+0x6c>)
 8000f54:	4618      	mov	r0, r3
 8000f56:	f00a fbc0 	bl	800b6da <strncpy>
		//sprintf(buf, "testing %s\0", display_buf);
		OLED_Clear();
 8000f5a:	f001 ff7b 	bl	8002e54 <OLED_Clear>
		OLED_ShowString(10, 10, buf);
 8000f5e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f62:	461a      	mov	r2, r3
 8000f64:	210a      	movs	r1, #10
 8000f66:	200a      	movs	r0, #10
 8000f68:	f002 f866 	bl	8003038 <OLED_ShowString>

		strncpy(buf2, (const char*)display_buf2, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000f6c:	f107 0320 	add.w	r3, r7, #32
 8000f70:	2214      	movs	r2, #20
 8000f72:	4910      	ldr	r1, [pc, #64]	; (8000fb4 <display_thread+0x70>)
 8000f74:	4618      	mov	r0, r3
 8000f76:	f00a fbb0 	bl	800b6da <strncpy>
		OLED_ShowString(10, 20, buf2);
 8000f7a:	f107 0320 	add.w	r3, r7, #32
 8000f7e:	461a      	mov	r2, r3
 8000f80:	2114      	movs	r1, #20
 8000f82:	200a      	movs	r0, #10
 8000f84:	f002 f858 	bl	8003038 <OLED_ShowString>

		strncpy(buf3, (const char*)display_buf3, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000f88:	f107 030c 	add.w	r3, r7, #12
 8000f8c:	2214      	movs	r2, #20
 8000f8e:	490a      	ldr	r1, [pc, #40]	; (8000fb8 <display_thread+0x74>)
 8000f90:	4618      	mov	r0, r3
 8000f92:	f00a fba2 	bl	800b6da <strncpy>
		OLED_ShowString(10, 30, buf3);
 8000f96:	f107 030c 	add.w	r3, r7, #12
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	211e      	movs	r1, #30
 8000f9e:	200a      	movs	r0, #10
 8000fa0:	f002 f84a 	bl	8003038 <OLED_ShowString>

		OLED_Refresh_Gram();
 8000fa4:	f001 fed0 	bl	8002d48 <OLED_Refresh_Gram>
		osDelay(100);
 8000fa8:	2064      	movs	r0, #100	; 0x64
 8000faa:	f007 f979 	bl	80082a0 <osDelay>
		strncpy(buf, (const char*)display_buf, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000fae:	e7cd      	b.n	8000f4c <display_thread+0x8>
 8000fb0:	20000520 	.word	0x20000520
 8000fb4:	20000534 	.word	0x20000534
 8000fb8:	20000548 	.word	0x20000548

08000fbc <stop>:
	}
}

void stop(){
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4, 0); // set all too high for brake
 8000fc0:	4b0a      	ldr	r3, [pc, #40]	; (8000fec <stop+0x30>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_1, 0);
 8000fc8:	4b09      	ldr	r3, [pc, #36]	; (8000ff0 <stop+0x34>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, 0);
 8000fd0:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <stop+0x34>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, 0);
 8000fd8:	4b04      	ldr	r3, [pc, #16]	; (8000fec <stop+0x30>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2200      	movs	r2, #0
 8000fde:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_RESET);

	HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin,GPIO_PIN_RESET);
	HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin,GPIO_PIN_RESET);
	*/
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	200002f0 	.word	0x200002f0
 8000ff0:	20000338 	.word	0x20000338

08000ff4 <move>:


void move(int direction){
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
	//int pwmVal = motor_speed;
	if (direction == 1){
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d112      	bne.n	8001028 <move+0x34>
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0); // set IN1 to maximum PWM (7199) for '1'
 8001002:	4b17      	ldr	r3, [pc, #92]	; (8001060 <move+0x6c>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2200      	movs	r2, #0
 8001008:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, speedA); // PWM to Motor A (IN2)
 800100a:	4b16      	ldr	r3, [pc, #88]	; (8001064 <move+0x70>)
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	4b14      	ldr	r3, [pc, #80]	; (8001060 <move+0x6c>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	63da      	str	r2, [r3, #60]	; 0x3c

		__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, 0);
 8001014:	4b14      	ldr	r3, [pc, #80]	; (8001068 <move+0x74>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2200      	movs	r2, #0
 800101a:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_1, speedB); // PWM to Motor B (IN2)
 800101c:	4b13      	ldr	r3, [pc, #76]	; (800106c <move+0x78>)
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	4b11      	ldr	r3, [pc, #68]	; (8001068 <move+0x74>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, 0); // PWM to Motor A (IN1)

		__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, speedB);
		__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, 0); // PWM to Motor B (IN2)
	}
}
 8001026:	e014      	b.n	8001052 <move+0x5e>
	else if (direction == 2){
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2b02      	cmp	r3, #2
 800102c:	d111      	bne.n	8001052 <move+0x5e>
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4, speedA);
 800102e:	4b0d      	ldr	r3, [pc, #52]	; (8001064 <move+0x70>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	4b0b      	ldr	r3, [pc, #44]	; (8001060 <move+0x6c>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, 0); // PWM to Motor A (IN1)
 8001038:	4b09      	ldr	r3, [pc, #36]	; (8001060 <move+0x6c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2200      	movs	r2, #0
 800103e:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, speedB);
 8001040:	4b0a      	ldr	r3, [pc, #40]	; (800106c <move+0x78>)
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	4b08      	ldr	r3, [pc, #32]	; (8001068 <move+0x74>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, 0); // PWM to Motor B (IN2)
 800104a:	4b07      	ldr	r3, [pc, #28]	; (8001068 <move+0x74>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	2200      	movs	r2, #0
 8001050:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	200002f0 	.word	0x200002f0
 8001064:	20000008 	.word	0x20000008
 8001068:	20000338 	.word	0x20000338
 800106c:	2000000c 	.word	0x2000000c

08001070 <testMoveThread>:

void testMoveThread(void* arg){
 8001070:	b580      	push	{r7, lr}
 8001072:	b088      	sub	sp, #32
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]

	for (;;){
		//sprintf(command, "IN MOVE %d ! %d", move_flag, delay_flag); //TESTING
		//display(command);
		//osDelay(1000);
		if (move_flag == 1){
 8001078:	4b34      	ldr	r3, [pc, #208]	; (800114c <testMoveThread+0xdc>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2b01      	cmp	r3, #1
 800107e:	d12b      	bne.n	80010d8 <testMoveThread+0x68>
			move(1);
 8001080:	2001      	movs	r0, #1
 8001082:	f7ff ffb7 	bl	8000ff4 <move>
			start_angle = turned_angle;
 8001086:	4b32      	ldr	r3, [pc, #200]	; (8001150 <testMoveThread+0xe0>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	61fb      	str	r3, [r7, #28]

			// TODO: this should go somewhere else in the future, just here to test
			// read gyroscope and try to keep it going straight
			while (move_flag == 1 && straighten_flag == 1){
 800108c:	e01c      	b.n	80010c8 <testMoveThread+0x58>
				move(1); // speedA is volatile, so the move thread (self) has to either keep track of when it changes, or just always call it lol
 800108e:	2001      	movs	r0, #1
 8001090:	f7ff ffb0 	bl	8000ff4 <move>
				if (start_angle < turned_angle){
 8001094:	4b2e      	ldr	r3, [pc, #184]	; (8001150 <testMoveThread+0xe0>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	69fa      	ldr	r2, [r7, #28]
 800109a:	429a      	cmp	r2, r3
 800109c:	da05      	bge.n	80010aa <testMoveThread+0x3a>
					// drifting left
					turn(SERVO_STRAIGHT + 10); // temp value
 800109e:	23ac      	movs	r3, #172	; 0xac
 80010a0:	330a      	adds	r3, #10
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 f87e 	bl	80011a4 <turn>
 80010a8:	e00e      	b.n	80010c8 <testMoveThread+0x58>
				} else if (start_angle > turned_angle){
 80010aa:	4b29      	ldr	r3, [pc, #164]	; (8001150 <testMoveThread+0xe0>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	69fa      	ldr	r2, [r7, #28]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	dd05      	ble.n	80010c0 <testMoveThread+0x50>
					//drifting right
					turn(SERVO_STRAIGHT - 10); //temp value
 80010b4:	23ac      	movs	r3, #172	; 0xac
 80010b6:	3b0a      	subs	r3, #10
 80010b8:	4618      	mov	r0, r3
 80010ba:	f000 f873 	bl	80011a4 <turn>
 80010be:	e003      	b.n	80010c8 <testMoveThread+0x58>
				} else {
					turn(SERVO_STRAIGHT);
 80010c0:	23ac      	movs	r3, #172	; 0xac
 80010c2:	4618      	mov	r0, r3
 80010c4:	f000 f86e 	bl	80011a4 <turn>
			while (move_flag == 1 && straighten_flag == 1){
 80010c8:	4b20      	ldr	r3, [pc, #128]	; (800114c <testMoveThread+0xdc>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	d103      	bne.n	80010d8 <testMoveThread+0x68>
 80010d0:	4b20      	ldr	r3, [pc, #128]	; (8001154 <testMoveThread+0xe4>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d0da      	beq.n	800108e <testMoveThread+0x1e>

				//sprintf(buf, "%d < %d", (int)start_angle, (int)turned_angle);
				//display(buf, 2);
			}
		}
		if (move_flag == 2){
 80010d8:	4b1c      	ldr	r3, [pc, #112]	; (800114c <testMoveThread+0xdc>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d12b      	bne.n	8001138 <testMoveThread+0xc8>
			move(2);
 80010e0:	2002      	movs	r0, #2
 80010e2:	f7ff ff87 	bl	8000ff4 <move>
			start_angle = turned_angle;
 80010e6:	4b1a      	ldr	r3, [pc, #104]	; (8001150 <testMoveThread+0xe0>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	61fb      	str	r3, [r7, #28]

			// read gyroscope and try to keep it going straight
			while (move_flag == 2 && straighten_flag == 1){
 80010ec:	e01c      	b.n	8001128 <testMoveThread+0xb8>
				move(2); // speedB is volatile, so the move thread (self) has to either keep track of when it changes, or just always call it lol
 80010ee:	2002      	movs	r0, #2
 80010f0:	f7ff ff80 	bl	8000ff4 <move>
				if (start_angle < turned_angle){
 80010f4:	4b16      	ldr	r3, [pc, #88]	; (8001150 <testMoveThread+0xe0>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	69fa      	ldr	r2, [r7, #28]
 80010fa:	429a      	cmp	r2, r3
 80010fc:	da05      	bge.n	800110a <testMoveThread+0x9a>
					// drifting left
					turn(SERVO_STRAIGHT - 10); // temp value
 80010fe:	23ac      	movs	r3, #172	; 0xac
 8001100:	3b0a      	subs	r3, #10
 8001102:	4618      	mov	r0, r3
 8001104:	f000 f84e 	bl	80011a4 <turn>
 8001108:	e00e      	b.n	8001128 <testMoveThread+0xb8>
				} else if (start_angle > turned_angle){
 800110a:	4b11      	ldr	r3, [pc, #68]	; (8001150 <testMoveThread+0xe0>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	69fa      	ldr	r2, [r7, #28]
 8001110:	429a      	cmp	r2, r3
 8001112:	dd05      	ble.n	8001120 <testMoveThread+0xb0>
					//drifting right
					turn(SERVO_STRAIGHT + 10); //temp value
 8001114:	23ac      	movs	r3, #172	; 0xac
 8001116:	330a      	adds	r3, #10
 8001118:	4618      	mov	r0, r3
 800111a:	f000 f843 	bl	80011a4 <turn>
 800111e:	e003      	b.n	8001128 <testMoveThread+0xb8>
				} else {
					turn(SERVO_STRAIGHT);
 8001120:	23ac      	movs	r3, #172	; 0xac
 8001122:	4618      	mov	r0, r3
 8001124:	f000 f83e 	bl	80011a4 <turn>
			while (move_flag == 2 && straighten_flag == 1){
 8001128:	4b08      	ldr	r3, [pc, #32]	; (800114c <testMoveThread+0xdc>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2b02      	cmp	r3, #2
 800112e:	d103      	bne.n	8001138 <testMoveThread+0xc8>
 8001130:	4b08      	ldr	r3, [pc, #32]	; (8001154 <testMoveThread+0xe4>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2b01      	cmp	r3, #1
 8001136:	d0da      	beq.n	80010ee <testMoveThread+0x7e>
				}
			}
			//osDelay(delay_flag);
			//move_flag = 0;
		}
		if (move_flag == 0){
 8001138:	4b04      	ldr	r3, [pc, #16]	; (800114c <testMoveThread+0xdc>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d101      	bne.n	8001144 <testMoveThread+0xd4>
			stop();
 8001140:	f7ff ff3c 	bl	8000fbc <stop>
		}
		osDelay(1);
 8001144:	2001      	movs	r0, #1
 8001146:	f007 f8ab 	bl	80082a0 <osDelay>
		if (move_flag == 1){
 800114a:	e795      	b.n	8001078 <testMoveThread+0x8>
 800114c:	20000560 	.word	0x20000560
 8001150:	20000564 	.word	0x20000564
 8001154:	2000056c 	.word	0x2000056c

08001158 <testTurnThread>:
	}
}

void testTurnThread(void* arg){
 8001158:	b580      	push	{r7, lr}
 800115a:	b088      	sub	sp, #32
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
	char command[20];
	for (;;){
		if (turn_flag != -1){
 8001160:	4b0e      	ldr	r3, [pc, #56]	; (800119c <testTurnThread+0x44>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001168:	d0fa      	beq.n	8001160 <testTurnThread+0x8>

			sprintf(command, "IN TURN %d !", turn_flag); //TESTING
 800116a:	4b0c      	ldr	r3, [pc, #48]	; (800119c <testTurnThread+0x44>)
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	f107 030c 	add.w	r3, r7, #12
 8001172:	490b      	ldr	r1, [pc, #44]	; (80011a0 <testTurnThread+0x48>)
 8001174:	4618      	mov	r0, r3
 8001176:	f00a fa1f 	bl	800b5b8 <siprintf>
			display(command, 1);
 800117a:	f107 030c 	add.w	r3, r7, #12
 800117e:	2101      	movs	r1, #1
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fea3 	bl	8000ecc <display>

			turn(turn_flag);
 8001186:	4b05      	ldr	r3, [pc, #20]	; (800119c <testTurnThread+0x44>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4618      	mov	r0, r3
 800118c:	f000 f80a 	bl	80011a4 <turn>
			turn_flag = -1;
 8001190:	4b02      	ldr	r3, [pc, #8]	; (800119c <testTurnThread+0x44>)
 8001192:	f04f 32ff 	mov.w	r2, #4294967295
 8001196:	601a      	str	r2, [r3, #0]
		if (turn_flag != -1){
 8001198:	e7e2      	b.n	8001160 <testTurnThread+0x8>
 800119a:	bf00      	nop
 800119c:	20000004 	.word	0x20000004
 80011a0:	0800e5a0 	.word	0x0800e5a0

080011a4 <turn>:
		}
	}
}

void turn(int value){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	// turns the front wheels
	if (value < SERVO_LEFT_MAX || value > SERVO_RIGHT_MAX){
 80011ac:	225f      	movs	r2, #95	; 0x5f
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4293      	cmp	r3, r2
 80011b2:	db03      	blt.n	80011bc <turn+0x18>
 80011b4:	22f9      	movs	r2, #249	; 0xf9
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4293      	cmp	r3, r2
 80011ba:	dd04      	ble.n	80011c6 <turn+0x22>
		display("value too extreme", 1);
 80011bc:	2101      	movs	r1, #1
 80011be:	4805      	ldr	r0, [pc, #20]	; (80011d4 <turn+0x30>)
 80011c0:	f7ff fe84 	bl	8000ecc <display>
		return;
 80011c4:	e003      	b.n	80011ce <turn+0x2a>
	}

	htim12.Instance->CCR1 = value; // straight
 80011c6:	4b04      	ldr	r3, [pc, #16]	; (80011d8 <turn+0x34>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	687a      	ldr	r2, [r7, #4]
 80011cc:	635a      	str	r2, [r3, #52]	; 0x34
}
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	0800e5b0 	.word	0x0800e5b0
 80011d8:	20000380 	.word	0x20000380

080011dc <turn_in_place>:

void turn_in_place(int angle, int dir){
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08a      	sub	sp, #40	; 0x28
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
	//sprintf(buf, "%d > %d",  (int)turned_angle, (int)target_angle);
	//display(buf, 2);

	// dir = 0 => Clockwise
	// dir = 1 => CounterClockwise
	if (dir == 0) {
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d144      	bne.n	8001276 <turn_in_place+0x9a>
		int target_angle = turned_angle - angle;
 80011ec:	4b4e      	ldr	r3, [pc, #312]	; (8001328 <turn_in_place+0x14c>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	623b      	str	r3, [r7, #32]
		turn(SERVO_LEFT_MAX);
 80011f6:	235f      	movs	r3, #95	; 0x5f
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff ffd3 	bl	80011a4 <turn>
		osDelay(500); // wait for servo to turn
 80011fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001202:	f007 f84d 	bl	80082a0 <osDelay>
		for (;;){
			if (turned_angle > target_angle){
 8001206:	4b48      	ldr	r3, [pc, #288]	; (8001328 <turn_in_place+0x14c>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	6a3a      	ldr	r2, [r7, #32]
 800120c:	429a      	cmp	r2, r3
 800120e:	da2b      	bge.n	8001268 <turn_in_place+0x8c>
				//sprintf(buf, "%d > %d",  (int)turned_angle, (int)target_angle);
				//display(buf, 2);
				if (turned_angle - target_angle < 30) {
 8001210:	4b45      	ldr	r3, [pc, #276]	; (8001328 <turn_in_place+0x14c>)
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	6a3b      	ldr	r3, [r7, #32]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	2b1d      	cmp	r3, #29
 800121a:	dc12      	bgt.n	8001242 <turn_in_place+0x66>
					// slow down when approaching the target angle
					__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0); // set IN1 to maximum PWM (7199) for '1'
 800121c:	4b43      	ldr	r3, [pc, #268]	; (800132c <turn_in_place+0x150>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2200      	movs	r2, #0
 8001222:	641a      	str	r2, [r3, #64]	; 0x40
					__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, SPEED_SLOW); // PWM to Motor A (IN2)
 8001224:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001228:	4b40      	ldr	r3, [pc, #256]	; (800132c <turn_in_place+0x150>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	63da      	str	r2, [r3, #60]	; 0x3c

					__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, SPEED_NORM);
 800122e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001232:	4b3f      	ldr	r3, [pc, #252]	; (8001330 <turn_in_place+0x154>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	639a      	str	r2, [r3, #56]	; 0x38
					__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, 0); // PWM to Motor B (IN2)
 8001238:	4b3d      	ldr	r3, [pc, #244]	; (8001330 <turn_in_place+0x154>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	2200      	movs	r2, #0
 800123e:	635a      	str	r2, [r3, #52]	; 0x34
 8001240:	e7e1      	b.n	8001206 <turn_in_place+0x2a>
				} else {
					__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0); // set IN1 to maximum PWM (7199) for '1'
 8001242:	4b3a      	ldr	r3, [pc, #232]	; (800132c <turn_in_place+0x150>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2200      	movs	r2, #0
 8001248:	641a      	str	r2, [r3, #64]	; 0x40
					__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, SPEED_NORM); // PWM to Motor A (IN2)
 800124a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800124e:	4b37      	ldr	r3, [pc, #220]	; (800132c <turn_in_place+0x150>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	63da      	str	r2, [r3, #60]	; 0x3c

					__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, SPEED_HIGH);
 8001254:	f241 7270 	movw	r2, #6000	; 0x1770
 8001258:	4b35      	ldr	r3, [pc, #212]	; (8001330 <turn_in_place+0x154>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	639a      	str	r2, [r3, #56]	; 0x38
					__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, 0); // PWM to Motor B (IN2)
 800125e:	4b34      	ldr	r3, [pc, #208]	; (8001330 <turn_in_place+0x154>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2200      	movs	r2, #0
 8001264:	635a      	str	r2, [r3, #52]	; 0x34
 8001266:	e7ce      	b.n	8001206 <turn_in_place+0x2a>
				}
			}
			else {
				stop();
 8001268:	f7ff fea8 	bl	8000fbc <stop>
				turn(SERVO_STRAIGHT);
 800126c:	23ac      	movs	r3, #172	; 0xac
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff ff98 	bl	80011a4 <turn>
				return;
 8001274:	e054      	b.n	8001320 <turn_in_place+0x144>
			}
		}
	}
	else if (dir == 1){
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	2b01      	cmp	r3, #1
 800127a:	d151      	bne.n	8001320 <turn_in_place+0x144>
		int target_angle = turned_angle + angle;
 800127c:	4b2a      	ldr	r3, [pc, #168]	; (8001328 <turn_in_place+0x14c>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	4413      	add	r3, r2
 8001284:	627b      	str	r3, [r7, #36]	; 0x24
		turn(SERVO_RIGHT_MAX);
 8001286:	23f9      	movs	r3, #249	; 0xf9
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff ff8b 	bl	80011a4 <turn>
		osDelay(500); // wait for servo to turn
 800128e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001292:	f007 f805 	bl	80082a0 <osDelay>
		for (;;){
			if (turned_angle < target_angle){
 8001296:	4b24      	ldr	r3, [pc, #144]	; (8001328 <turn_in_place+0x14c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800129c:	429a      	cmp	r2, r3
 800129e:	dd39      	ble.n	8001314 <turn_in_place+0x138>
				sprintf(buf, "%d > %d",  (int)turned_angle, (int)target_angle);
 80012a0:	4b21      	ldr	r3, [pc, #132]	; (8001328 <turn_in_place+0x14c>)
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	f107 000c 	add.w	r0, r7, #12
 80012a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012aa:	4922      	ldr	r1, [pc, #136]	; (8001334 <turn_in_place+0x158>)
 80012ac:	f00a f984 	bl	800b5b8 <siprintf>
				display(buf, 2);
 80012b0:	f107 030c 	add.w	r3, r7, #12
 80012b4:	2102      	movs	r1, #2
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff fe08 	bl	8000ecc <display>
				if (target_angle - turned_angle < 30) {
 80012bc:	4b1a      	ldr	r3, [pc, #104]	; (8001328 <turn_in_place+0x14c>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012c2:	1ad3      	subs	r3, r2, r3
 80012c4:	2b1d      	cmp	r3, #29
 80012c6:	dc12      	bgt.n	80012ee <turn_in_place+0x112>
					// slow down when approaching the target angle
					__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4, SPEED_NORM); // set IN1 to maximum PWM (7199) for '1'
 80012c8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80012cc:	4b17      	ldr	r3, [pc, #92]	; (800132c <turn_in_place+0x150>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	641a      	str	r2, [r3, #64]	; 0x40
					__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, 0); // PWM to Motor A (IN2)
 80012d2:	4b16      	ldr	r3, [pc, #88]	; (800132c <turn_in_place+0x150>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2200      	movs	r2, #0
 80012d8:	63da      	str	r2, [r3, #60]	; 0x3c

					__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, 0);
 80012da:	4b15      	ldr	r3, [pc, #84]	; (8001330 <turn_in_place+0x154>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	2200      	movs	r2, #0
 80012e0:	639a      	str	r2, [r3, #56]	; 0x38
					__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, SPEED_SLOW); // PWM to Motor B (IN2)
 80012e2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80012e6:	4b12      	ldr	r3, [pc, #72]	; (8001330 <turn_in_place+0x154>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	635a      	str	r2, [r3, #52]	; 0x34
 80012ec:	e7d3      	b.n	8001296 <turn_in_place+0xba>
				} else {
					__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4, SPEED_NORM); // set IN1 to maximum PWM (7199) for '1'
 80012ee:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80012f2:	4b0e      	ldr	r3, [pc, #56]	; (800132c <turn_in_place+0x150>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	641a      	str	r2, [r3, #64]	; 0x40
					__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, 0); // PWM to Motor A (IN2)
 80012f8:	4b0c      	ldr	r3, [pc, #48]	; (800132c <turn_in_place+0x150>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	2200      	movs	r2, #0
 80012fe:	63da      	str	r2, [r3, #60]	; 0x3c

					__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, 0);
 8001300:	4b0b      	ldr	r3, [pc, #44]	; (8001330 <turn_in_place+0x154>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2200      	movs	r2, #0
 8001306:	639a      	str	r2, [r3, #56]	; 0x38
					__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, SPEED_HIGH); // PWM to Motor B (IN2)
 8001308:	f241 7270 	movw	r2, #6000	; 0x1770
 800130c:	4b08      	ldr	r3, [pc, #32]	; (8001330 <turn_in_place+0x154>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	635a      	str	r2, [r3, #52]	; 0x34
 8001312:	e7c0      	b.n	8001296 <turn_in_place+0xba>
				}
			}
			else {
				stop();
 8001314:	f7ff fe52 	bl	8000fbc <stop>
				turn(SERVO_STRAIGHT);
 8001318:	23ac      	movs	r3, #172	; 0xac
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff ff42 	bl	80011a4 <turn>
				return;
			}
		}
	}
}
 8001320:	3728      	adds	r7, #40	; 0x28
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	20000564 	.word	0x20000564
 800132c:	200002f0 	.word	0x200002f0
 8001330:	20000338 	.word	0x20000338
 8001334:	0800e5c4 	.word	0x0800e5c4

08001338 <icm20948_init>:


void icm20948_init(void){
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af04      	add	r7, sp, #16
    uint8_t data;

    // Wake up
    data = 0x01;
 800133e:	2301      	movs	r3, #1
 8001340:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c2, ICM20948_I2C_ADDR, 0x06, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 8001342:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001346:	9302      	str	r3, [sp, #8]
 8001348:	2301      	movs	r3, #1
 800134a:	9301      	str	r3, [sp, #4]
 800134c:	1dfb      	adds	r3, r7, #7
 800134e:	9300      	str	r3, [sp, #0]
 8001350:	2301      	movs	r3, #1
 8001352:	2206      	movs	r2, #6
 8001354:	21d0      	movs	r1, #208	; 0xd0
 8001356:	4821      	ldr	r0, [pc, #132]	; (80013dc <icm20948_init+0xa4>)
 8001358:	f003 faf6 	bl	8004948 <HAL_I2C_Mem_Write>

    // Enable accel & gyro
    data = 0x00;
 800135c:	2300      	movs	r3, #0
 800135e:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c2, ICM20948_I2C_ADDR, 0x07, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 8001360:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001364:	9302      	str	r3, [sp, #8]
 8001366:	2301      	movs	r3, #1
 8001368:	9301      	str	r3, [sp, #4]
 800136a:	1dfb      	adds	r3, r7, #7
 800136c:	9300      	str	r3, [sp, #0]
 800136e:	2301      	movs	r3, #1
 8001370:	2207      	movs	r2, #7
 8001372:	21d0      	movs	r1, #208	; 0xd0
 8001374:	4819      	ldr	r0, [pc, #100]	; (80013dc <icm20948_init+0xa4>)
 8001376:	f003 fae7 	bl	8004948 <HAL_I2C_Mem_Write>

    // Disable ICM internal I2C master (required for BYPASS)
	data = 0x00; // USER_CTRL (0x03)
 800137a:	2300      	movs	r3, #0
 800137c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, ICM20948_I2C_ADDR, 0x03, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 800137e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001382:	9302      	str	r3, [sp, #8]
 8001384:	2301      	movs	r3, #1
 8001386:	9301      	str	r3, [sp, #4]
 8001388:	1dfb      	adds	r3, r7, #7
 800138a:	9300      	str	r3, [sp, #0]
 800138c:	2301      	movs	r3, #1
 800138e:	2203      	movs	r2, #3
 8001390:	21d0      	movs	r1, #208	; 0xd0
 8001392:	4812      	ldr	r0, [pc, #72]	; (80013dc <icm20948_init+0xa4>)
 8001394:	f003 fad8 	bl	8004948 <HAL_I2C_Mem_Write>

	// Enable BYPASS so MCU can talk to AK09916 at 0x0C
	data = 0x02; // INT_PIN_CFG (0x0F): BYPASS_EN=1
 8001398:	2302      	movs	r3, #2
 800139a:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, 0x68<<1, 0x0F, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 800139c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013a0:	9302      	str	r3, [sp, #8]
 80013a2:	2301      	movs	r3, #1
 80013a4:	9301      	str	r3, [sp, #4]
 80013a6:	1dfb      	adds	r3, r7, #7
 80013a8:	9300      	str	r3, [sp, #0]
 80013aa:	2301      	movs	r3, #1
 80013ac:	220f      	movs	r2, #15
 80013ae:	21d0      	movs	r1, #208	; 0xd0
 80013b0:	480a      	ldr	r0, [pc, #40]	; (80013dc <icm20948_init+0xa4>)
 80013b2:	f003 fac9 	bl	8004948 <HAL_I2C_Mem_Write>

	// Put AK09916 into continuous mode (e.g., 100 Hz)
	data = 0x08; // CNTL2 (0x31): 100 Hz
 80013b6:	2308      	movs	r3, #8
 80013b8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, 0x0C<<1, 0x31, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 80013ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013be:	9302      	str	r3, [sp, #8]
 80013c0:	2301      	movs	r3, #1
 80013c2:	9301      	str	r3, [sp, #4]
 80013c4:	1dfb      	adds	r3, r7, #7
 80013c6:	9300      	str	r3, [sp, #0]
 80013c8:	2301      	movs	r3, #1
 80013ca:	2231      	movs	r2, #49	; 0x31
 80013cc:	2118      	movs	r1, #24
 80013ce:	4803      	ldr	r0, [pc, #12]	; (80013dc <icm20948_init+0xa4>)
 80013d0:	f003 faba 	bl	8004948 <HAL_I2C_Mem_Write>
}
 80013d4:	bf00      	nop
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	2000020c 	.word	0x2000020c

080013e0 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 80013e0:	b590      	push	{r4, r7, lr}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	460b      	mov	r3, r1
 80013ea:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart3, rxBuffer, 10, 10);
 80013ec:	230a      	movs	r3, #10
 80013ee:	220a      	movs	r2, #10
 80013f0:	4916      	ldr	r1, [pc, #88]	; (800144c <HAL_UARTEx_RxEventCallback+0x6c>)
 80013f2:	4817      	ldr	r0, [pc, #92]	; (8001450 <HAL_UARTEx_RxEventCallback+0x70>)
 80013f4:	f005 fbf9 	bl	8006bea <HAL_UART_Transmit>
	if(huart == &huart3){
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	4a15      	ldr	r2, [pc, #84]	; (8001450 <HAL_UARTEx_RxEventCallback+0x70>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d121      	bne.n	8001444 <HAL_UARTEx_RxEventCallback+0x64>
		rxBuffer[Size] = "\0";
 8001400:	4a14      	ldr	r2, [pc, #80]	; (8001454 <HAL_UARTEx_RxEventCallback+0x74>)
 8001402:	887b      	ldrh	r3, [r7, #2]
 8001404:	b2d1      	uxtb	r1, r2
 8001406:	4a11      	ldr	r2, [pc, #68]	; (800144c <HAL_UARTEx_RxEventCallback+0x6c>)
 8001408:	54d1      	strb	r1, [r2, r3]
		HAL_UART_Transmit(&huart3, rxBuffer, 10, 10);
 800140a:	230a      	movs	r3, #10
 800140c:	220a      	movs	r2, #10
 800140e:	490f      	ldr	r1, [pc, #60]	; (800144c <HAL_UARTEx_RxEventCallback+0x6c>)
 8001410:	480f      	ldr	r0, [pc, #60]	; (8001450 <HAL_UARTEx_RxEventCallback+0x70>)
 8001412:	f005 fbea 	bl	8006bea <HAL_UART_Transmit>
		snprintf(command_buf, Size, strtok(rxBuffer, ";"));
 8001416:	887c      	ldrh	r4, [r7, #2]
 8001418:	490f      	ldr	r1, [pc, #60]	; (8001458 <HAL_UARTEx_RxEventCallback+0x78>)
 800141a:	480c      	ldr	r0, [pc, #48]	; (800144c <HAL_UARTEx_RxEventCallback+0x6c>)
 800141c:	f00a f970 	bl	800b700 <strtok>
 8001420:	4603      	mov	r3, r0
 8001422:	461a      	mov	r2, r3
 8001424:	4621      	mov	r1, r4
 8001426:	480d      	ldr	r0, [pc, #52]	; (800145c <HAL_UARTEx_RxEventCallback+0x7c>)
 8001428:	f00a f892 	bl	800b550 <sniprintf>
		if(strlen(command_buf) > 0) ready_parse = 1;
 800142c:	4b0b      	ldr	r3, [pc, #44]	; (800145c <HAL_UARTEx_RxEventCallback+0x7c>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d002      	beq.n	800143a <HAL_UARTEx_RxEventCallback+0x5a>
 8001434:	4b0a      	ldr	r3, [pc, #40]	; (8001460 <HAL_UARTEx_RxEventCallback+0x80>)
 8001436:	2201      	movs	r2, #1
 8001438:	601a      	str	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, 100);
 800143a:	2264      	movs	r2, #100	; 0x64
 800143c:	4903      	ldr	r1, [pc, #12]	; (800144c <HAL_UARTEx_RxEventCallback+0x6c>)
 800143e:	4804      	ldr	r0, [pc, #16]	; (8001450 <HAL_UARTEx_RxEventCallback+0x70>)
 8001440:	f005 fc95 	bl	8006d6e <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8001444:	bf00      	nop
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	bd90      	pop	{r4, r7, pc}
 800144c:	200004a8 	.word	0x200004a8
 8001450:	200003c8 	.word	0x200003c8
 8001454:	0800e5cc 	.word	0x0800e5cc
 8001458:	0800e5d0 	.word	0x0800e5d0
 800145c:	2000048c 	.word	0x2000048c
 8001460:	2000055c 	.word	0x2000055c

08001464 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]

	// prevent unused argument(s) compilation warning

	UNUSED(huart);

	if (command_len == MAX_BUF_SIZE - 1){ // for null terminator
 800146c:	4b24      	ldr	r3, [pc, #144]	; (8001500 <HAL_UART_RxCpltCallback+0x9c>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2b13      	cmp	r3, #19
 8001472:	d109      	bne.n	8001488 <HAL_UART_RxCpltCallback+0x24>
		// TODO: transmit to the pi that command exceeds buffer.
		// Refresh the command buffer
		command_buf[0] = '\0';
 8001474:	4b23      	ldr	r3, [pc, #140]	; (8001504 <HAL_UART_RxCpltCallback+0xa0>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
		command_len = 0;
 800147a:	4b21      	ldr	r3, [pc, #132]	; (8001500 <HAL_UART_RxCpltCallback+0x9c>)
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
		display("out of spaaace", 1);
 8001480:	2101      	movs	r1, #1
 8001482:	4821      	ldr	r0, [pc, #132]	; (8001508 <HAL_UART_RxCpltCallback+0xa4>)
 8001484:	f7ff fd22 	bl	8000ecc <display>
	}

	if (uart_input == ':') {
 8001488:	4b20      	ldr	r3, [pc, #128]	; (800150c <HAL_UART_RxCpltCallback+0xa8>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	b2db      	uxtb	r3, r3
 800148e:	2b3a      	cmp	r3, #58	; 0x3a
 8001490:	d106      	bne.n	80014a0 <HAL_UART_RxCpltCallback+0x3c>
		command_len = 0;
 8001492:	4b1b      	ldr	r3, [pc, #108]	; (8001500 <HAL_UART_RxCpltCallback+0x9c>)
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
		command_buf[0] = '\0';
 8001498:	4b1a      	ldr	r3, [pc, #104]	; (8001504 <HAL_UART_RxCpltCallback+0xa0>)
 800149a:	2200      	movs	r2, #0
 800149c:	701a      	strb	r2, [r3, #0]
 800149e:	e01c      	b.n	80014da <HAL_UART_RxCpltCallback+0x76>
	} else if (uart_input == ';'){
 80014a0:	4b1a      	ldr	r3, [pc, #104]	; (800150c <HAL_UART_RxCpltCallback+0xa8>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b3b      	cmp	r3, #59	; 0x3b
 80014a8:	d10b      	bne.n	80014c2 <HAL_UART_RxCpltCallback+0x5e>
		command_buf[command_len] = '\0';
 80014aa:	4b15      	ldr	r3, [pc, #84]	; (8001500 <HAL_UART_RxCpltCallback+0x9c>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a15      	ldr	r2, [pc, #84]	; (8001504 <HAL_UART_RxCpltCallback+0xa0>)
 80014b0:	2100      	movs	r1, #0
 80014b2:	54d1      	strb	r1, [r2, r3]
		command_len = 0;
 80014b4:	4b12      	ldr	r3, [pc, #72]	; (8001500 <HAL_UART_RxCpltCallback+0x9c>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	601a      	str	r2, [r3, #0]
		ready_parse = 1;
 80014ba:	4b15      	ldr	r3, [pc, #84]	; (8001510 <HAL_UART_RxCpltCallback+0xac>)
 80014bc:	2201      	movs	r2, #1
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	e00b      	b.n	80014da <HAL_UART_RxCpltCallback+0x76>
	} else {
		command_buf[command_len] = uart_input; // append only if not special character
 80014c2:	4b0f      	ldr	r3, [pc, #60]	; (8001500 <HAL_UART_RxCpltCallback+0x9c>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a11      	ldr	r2, [pc, #68]	; (800150c <HAL_UART_RxCpltCallback+0xa8>)
 80014c8:	7812      	ldrb	r2, [r2, #0]
 80014ca:	b2d1      	uxtb	r1, r2
 80014cc:	4a0d      	ldr	r2, [pc, #52]	; (8001504 <HAL_UART_RxCpltCallback+0xa0>)
 80014ce:	54d1      	strb	r1, [r2, r3]
		command_len++;
 80014d0:	4b0b      	ldr	r3, [pc, #44]	; (8001500 <HAL_UART_RxCpltCallback+0x9c>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	3301      	adds	r3, #1
 80014d6:	4a0a      	ldr	r2, [pc, #40]	; (8001500 <HAL_UART_RxCpltCallback+0x9c>)
 80014d8:	6013      	str	r3, [r2, #0]
	}
	send("buf:");
 80014da:	480e      	ldr	r0, [pc, #56]	; (8001514 <HAL_UART_RxCpltCallback+0xb0>)
 80014dc:	f7ff fd20 	bl	8000f20 <send>
	send(command_buf);
 80014e0:	4808      	ldr	r0, [pc, #32]	; (8001504 <HAL_UART_RxCpltCallback+0xa0>)
 80014e2:	f7ff fd1d 	bl	8000f20 <send>
	send("     |");
 80014e6:	480c      	ldr	r0, [pc, #48]	; (8001518 <HAL_UART_RxCpltCallback+0xb4>)
 80014e8:	f7ff fd1a 	bl	8000f20 <send>
	// wait for another receive
	HAL_UART_Receive_IT(&huart3, &uart_input, 1);
 80014ec:	2201      	movs	r2, #1
 80014ee:	4907      	ldr	r1, [pc, #28]	; (800150c <HAL_UART_RxCpltCallback+0xa8>)
 80014f0:	480a      	ldr	r0, [pc, #40]	; (800151c <HAL_UART_RxCpltCallback+0xb8>)
 80014f2:	f005 fc0c 	bl	8006d0e <HAL_UART_Receive_IT>
}
 80014f6:	bf00      	nop
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	200004a4 	.word	0x200004a4
 8001504:	2000048c 	.word	0x2000048c
 8001508:	0800e5d4 	.word	0x0800e5d4
 800150c:	200004a0 	.word	0x200004a0
 8001510:	2000055c 	.word	0x2000055c
 8001514:	0800e5e4 	.word	0x0800e5e4
 8001518:	0800e5ec 	.word	0x0800e5ec
 800151c:	200003c8 	.word	0x200003c8

08001520 <parse_command_thread>:

void parse_command_thread(void* args){
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
	for(;;){
		if (ready_parse == 1){
 8001528:	4b04      	ldr	r3, [pc, #16]	; (800153c <parse_command_thread+0x1c>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d1fb      	bne.n	8001528 <parse_command_thread+0x8>
			parse_command();
 8001530:	f000 f806 	bl	8001540 <parse_command>
			osDelay(100);
 8001534:	2064      	movs	r0, #100	; 0x64
 8001536:	f006 feb3 	bl	80082a0 <osDelay>
		if (ready_parse == 1){
 800153a:	e7f5      	b.n	8001528 <parse_command_thread+0x8>
 800153c:	2000055c 	.word	0x2000055c

08001540 <parse_command>:
		}
	}
}

void parse_command(){
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
	if (ready_parse == 1){
 8001546:	4b13      	ldr	r3, [pc, #76]	; (8001594 <parse_command+0x54>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d11d      	bne.n	800158a <parse_command+0x4a>
		ready_parse = 0;
 800154e:	4b11      	ldr	r3, [pc, #68]	; (8001594 <parse_command+0x54>)
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
		char* token = strtok(command_buf, ";");
 8001554:	4910      	ldr	r1, [pc, #64]	; (8001598 <parse_command+0x58>)
 8001556:	4811      	ldr	r0, [pc, #68]	; (800159c <parse_command+0x5c>)
 8001558:	f00a f8d2 	bl	800b700 <strtok>
 800155c:	6078      	str	r0, [r7, #4]

		while (token != NULL) {
 800155e:	e00c      	b.n	800157a <parse_command+0x3a>
			//xQueueSend(commandQueue, token, pdMS_TO_TICKS(100));
			xQueueSend(commandQueue, token, portMAX_DELAY);
 8001560:	4b0f      	ldr	r3, [pc, #60]	; (80015a0 <parse_command+0x60>)
 8001562:	6818      	ldr	r0, [r3, #0]
 8001564:	2300      	movs	r3, #0
 8001566:	f04f 32ff 	mov.w	r2, #4294967295
 800156a:	6879      	ldr	r1, [r7, #4]
 800156c:	f007 f8da 	bl	8008724 <xQueueGenericSend>
			token = strtok(NULL, ";");
 8001570:	4909      	ldr	r1, [pc, #36]	; (8001598 <parse_command+0x58>)
 8001572:	2000      	movs	r0, #0
 8001574:	f00a f8c4 	bl	800b700 <strtok>
 8001578:	6078      	str	r0, [r7, #4]
		while (token != NULL) {
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d1ef      	bne.n	8001560 <parse_command+0x20>
		}

		memset(command_buf, 0, MAX_BUF_SIZE); //idk if i need this
 8001580:	2214      	movs	r2, #20
 8001582:	2100      	movs	r1, #0
 8001584:	4805      	ldr	r0, [pc, #20]	; (800159c <parse_command+0x5c>)
 8001586:	f009 fb71 	bl	800ac6c <memset>
	}
}
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	2000055c 	.word	0x2000055c
 8001598:	0800e5d0 	.word	0x0800e5d0
 800159c:	2000048c 	.word	0x2000048c
 80015a0:	20000590 	.word	0x20000590

080015a4 <move_by_dist>:

void move_by_dist(int dir, int dist_target){
 80015a4:	b590      	push	{r4, r7, lr}
 80015a6:	b08f      	sub	sp, #60	; 0x3c
 80015a8:	af02      	add	r7, sp, #8
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	6039      	str	r1, [r7, #0]
	int dist_moved;
	int tmp;
	int dist_to_go;
	char buf[20];

	starting_dist = average_dist;
 80015ae:	4b46      	ldr	r3, [pc, #280]	; (80016c8 <move_by_dist+0x124>)
 80015b0:	edd3 7a00 	vldr	s15, [r3]
 80015b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015b8:	ee17 3a90 	vmov	r3, s15
 80015bc:	62bb      	str	r3, [r7, #40]	; 0x28
	move_flag = dir;
 80015be:	4a43      	ldr	r2, [pc, #268]	; (80016cc <move_by_dist+0x128>)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6013      	str	r3, [r2, #0]

	 //TODO: change from average dist to a PID accounting for both dists

	dist_moved = average_dist - starting_dist;
 80015c4:	4b40      	ldr	r3, [pc, #256]	; (80016c8 <move_by_dist+0x124>)
 80015c6:	ed93 7a00 	vldr	s14, [r3]
 80015ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015cc:	ee07 3a90 	vmov	s15, r3
 80015d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015dc:	ee17 3a90 	vmov	r3, s15
 80015e0:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (abs(dist_moved) < abs(dist_target)) {
 80015e2:	e05f      	b.n	80016a4 <move_by_dist+0x100>
		dist_moved = average_dist - starting_dist;
 80015e4:	4b38      	ldr	r3, [pc, #224]	; (80016c8 <move_by_dist+0x124>)
 80015e6:	ed93 7a00 	vldr	s14, [r3]
 80015ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015ec:	ee07 3a90 	vmov	s15, r3
 80015f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015fc:	ee17 3a90 	vmov	r3, s15
 8001600:	62fb      	str	r3, [r7, #44]	; 0x2c
		sprintf(buf, "%d - %d = %d", abs(dist_target), abs(dist_moved), abs(dist_target) - abs(dist_moved));
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8001608:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 800160c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800160e:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
 8001612:	eba4 74e3 	sub.w	r4, r4, r3, asr #31
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800161c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001622:	2b00      	cmp	r3, #0
 8001624:	bfb8      	it	lt
 8001626:	425b      	neglt	r3, r3
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	f107 000c 	add.w	r0, r7, #12
 800162e:	9300      	str	r3, [sp, #0]
 8001630:	4623      	mov	r3, r4
 8001632:	460a      	mov	r2, r1
 8001634:	4926      	ldr	r1, [pc, #152]	; (80016d0 <move_by_dist+0x12c>)
 8001636:	f009 ffbf 	bl	800b5b8 <siprintf>
		display(buf, 2);
 800163a:	f107 030c 	add.w	r3, r7, #12
 800163e:	2102      	movs	r1, #2
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff fc43 	bl	8000ecc <display>
		dist_to_go = (abs(dist_target) - abs(dist_moved));
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800164c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001652:	2b00      	cmp	r3, #0
 8001654:	bfb8      	it	lt
 8001656:	425b      	neglt	r3, r3
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	627b      	str	r3, [r7, #36]	; 0x24
		if (dist_to_go <= 10){
 800165c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800165e:	2b0a      	cmp	r3, #10
 8001660:	dc18      	bgt.n	8001694 <move_by_dist+0xf0>
			// slow down if 10 cm away
			//TODO implement PIDDDDD AHHH
			tmp = ((SPEED_SLOW - SPEED_VERY_SLOW) / 10 * dist_to_go)  + SPEED_VERY_SLOW;
 8001662:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001666:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	4a19      	ldr	r2, [pc, #100]	; (80016d4 <move_by_dist+0x130>)
 800166e:	fb82 1203 	smull	r1, r2, r2, r3
 8001672:	1092      	asrs	r2, r2, #2
 8001674:	17db      	asrs	r3, r3, #31
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800167a:	fb02 f303 	mul.w	r3, r2, r3
 800167e:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 8001682:	4413      	add	r3, r2
 8001684:	623b      	str	r3, [r7, #32]
			speedA = tmp;
 8001686:	4a14      	ldr	r2, [pc, #80]	; (80016d8 <move_by_dist+0x134>)
 8001688:	6a3b      	ldr	r3, [r7, #32]
 800168a:	6013      	str	r3, [r2, #0]
			speedB = tmp;
 800168c:	4a13      	ldr	r2, [pc, #76]	; (80016dc <move_by_dist+0x138>)
 800168e:	6a3b      	ldr	r3, [r7, #32]
 8001690:	6013      	str	r3, [r2, #0]
 8001692:	e007      	b.n	80016a4 <move_by_dist+0x100>
		} else {
			speedA = SPEED_NORM;
 8001694:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001698:	4b0f      	ldr	r3, [pc, #60]	; (80016d8 <move_by_dist+0x134>)
 800169a:	601a      	str	r2, [r3, #0]
			speedB = SPEED_NORM;
 800169c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80016a0:	4b0e      	ldr	r3, [pc, #56]	; (80016dc <move_by_dist+0x138>)
 80016a2:	601a      	str	r2, [r3, #0]
	while (abs(dist_moved) < abs(dist_target)) {
 80016a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016a6:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80016aa:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	bfb8      	it	lt
 80016b4:	425b      	neglt	r3, r3
 80016b6:	429a      	cmp	r2, r3
 80016b8:	db94      	blt.n	80015e4 <move_by_dist+0x40>
		}
	}

	move_flag = 0;
 80016ba:	4b04      	ldr	r3, [pc, #16]	; (80016cc <move_by_dist+0x128>)
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
}
 80016c0:	bf00      	nop
 80016c2:	3734      	adds	r7, #52	; 0x34
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd90      	pop	{r4, r7, pc}
 80016c8:	20000578 	.word	0x20000578
 80016cc:	20000560 	.word	0x20000560
 80016d0:	0800e5f4 	.word	0x0800e5f4
 80016d4:	66666667 	.word	0x66666667
 80016d8:	20000008 	.word	0x20000008
 80016dc:	2000000c 	.word	0x2000000c

080016e0 <execute_command_thread>:

void execute_command_thread(void* args){
 80016e0:	b5b0      	push	{r4, r5, r7, lr}
 80016e2:	b09e      	sub	sp, #120	; 0x78
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
	char buf[20];
	int value;
	//const char *commands[] = {"FWD\0", "BCK\0", "LFT\0", "RGT\0"
	//		, "FWL\0", "FWR\0", "BKL\0", "BKR\0"};

	const char *commands[] = {"FW\0", "BW\0", "LFT\0", "CW\0", "CCW\0"
 80016e8:	4bb6      	ldr	r3, [pc, #728]	; (80019c4 <execute_command_thread+0x2e4>)
 80016ea:	f107 0420 	add.w	r4, r7, #32
 80016ee:	461d      	mov	r5, r3
 80016f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016f8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80016fc:	e884 0003 	stmia.w	r4, {r0, r1}
			, "A4\0"};

	Command cmd;

	for(;;){
		if(ready_execute == 1){
 8001700:	4bb1      	ldr	r3, [pc, #708]	; (80019c8 <execute_command_thread+0x2e8>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	2b01      	cmp	r3, #1
 8001706:	d1fb      	bne.n	8001700 <execute_command_thread+0x20>
			if(xQueueReceive(commandQueue, &cmd, portMAX_DELAY) == pdPASS){
 8001708:	4bb0      	ldr	r3, [pc, #704]	; (80019cc <execute_command_thread+0x2ec>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f107 0108 	add.w	r1, r7, #8
 8001710:	f04f 32ff 	mov.w	r2, #4294967295
 8001714:	4618      	mov	r0, r3
 8001716:	f007 f99f 	bl	8008a58 <xQueueReceive>
 800171a:	4603      	mov	r3, r0
 800171c:	2b01      	cmp	r3, #1
 800171e:	d1ef      	bne.n	8001700 <execute_command_thread+0x20>
				ready_execute = 0;
 8001720:	4ba9      	ldr	r3, [pc, #676]	; (80019c8 <execute_command_thread+0x2e8>)
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
				//display(command_buf, 1);

				strcpy(tmp, "");
 8001726:	2300      	movs	r3, #0
 8001728:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
				value = 0;
 800172c:	2300      	movs	r3, #0
 800172e:	64bb      	str	r3, [r7, #72]	; 0x48

				strncpy(tmp, (const char*)cmd.command, cmd.command_len); //get rid of volatile compilation warning
 8001730:	69fa      	ldr	r2, [r7, #28]
 8001732:	f107 0108 	add.w	r1, r7, #8
 8001736:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800173a:	4618      	mov	r0, r3
 800173c:	f009 ffcd 	bl	800b6da <strncpy>
				tmp[cmd.command_len] = '\0';
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	3378      	adds	r3, #120	; 0x78
 8001744:	443b      	add	r3, r7
 8001746:	2200      	movs	r2, #0
 8001748:	f803 2c14 	strb.w	r2, [r3, #-20]
				sscanf(tmp, "%s %d", command, &value);
 800174c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001750:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001754:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8001758:	499d      	ldr	r1, [pc, #628]	; (80019d0 <execute_command_thread+0x2f0>)
 800175a:	f009 ff4d 	bl	800b5f8 <siscanf>

				display(tmp, 3);
 800175e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001762:	2103      	movs	r1, #3
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff fbb1 	bl	8000ecc <display>
				send(command);
 800176a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff fbd6 	bl	8000f20 <send>
				if (strcmp(command, commands[0]) == 0 ){ //FWD
 8001774:	6a3a      	ldr	r2, [r7, #32]
 8001776:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800177a:	4611      	mov	r1, r2
 800177c:	4618      	mov	r0, r3
 800177e:	f7fe fd27 	bl	80001d0 <strcmp>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d10d      	bne.n	80017a4 <execute_command_thread+0xc4>
					// check the encoder dist and stop when the target is reached

					// TODO: remove the flag implementation cuz it sucks
					straighten_flag = 1;
 8001788:	4b92      	ldr	r3, [pc, #584]	; (80019d4 <execute_command_thread+0x2f4>)
 800178a:	2201      	movs	r2, #1
 800178c:	601a      	str	r2, [r3, #0]
					move_by_dist(1, value);
 800178e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001790:	4619      	mov	r1, r3
 8001792:	2001      	movs	r0, #1
 8001794:	f7ff ff06 	bl	80015a4 <move_by_dist>
					straighten_flag = 0;
 8001798:	4b8e      	ldr	r3, [pc, #568]	; (80019d4 <execute_command_thread+0x2f4>)
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]
					send("OK!");
 800179e:	488e      	ldr	r0, [pc, #568]	; (80019d8 <execute_command_thread+0x2f8>)
 80017a0:	f7ff fbbe 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[1]) == 0){ //BCK
 80017a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017a6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80017aa:	4611      	mov	r1, r2
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7fe fd0f 	bl	80001d0 <strcmp>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d10d      	bne.n	80017d4 <execute_command_thread+0xf4>
					straighten_flag = 1;
 80017b8:	4b86      	ldr	r3, [pc, #536]	; (80019d4 <execute_command_thread+0x2f4>)
 80017ba:	2201      	movs	r2, #1
 80017bc:	601a      	str	r2, [r3, #0]
					move_by_dist(2, value);
 80017be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017c0:	4619      	mov	r1, r3
 80017c2:	2002      	movs	r0, #2
 80017c4:	f7ff feee 	bl	80015a4 <move_by_dist>
					straighten_flag = 0;
 80017c8:	4b82      	ldr	r3, [pc, #520]	; (80019d4 <execute_command_thread+0x2f4>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
					send("OK!");
 80017ce:	4882      	ldr	r0, [pc, #520]	; (80019d8 <execute_command_thread+0x2f8>)
 80017d0:	f7ff fba6 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[2]) == 0){ //LFT
 80017d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80017d6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80017da:	4611      	mov	r1, r2
 80017dc:	4618      	mov	r0, r3
 80017de:	f7fe fcf7 	bl	80001d0 <strcmp>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d109      	bne.n	80017fc <execute_command_thread+0x11c>
					turn_flag = value; //TODO: change to left
 80017e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017ea:	4a7c      	ldr	r2, [pc, #496]	; (80019dc <execute_command_thread+0x2fc>)
 80017ec:	6013      	str	r3, [r2, #0]
					osDelay(1000);
 80017ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017f2:	f006 fd55 	bl	80082a0 <osDelay>
					send("OK!");
 80017f6:	4878      	ldr	r0, [pc, #480]	; (80019d8 <execute_command_thread+0x2f8>)
 80017f8:	f7ff fb92 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[3]) == 0){ //CW //testing turn in place
 80017fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017fe:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001802:	4611      	mov	r1, r2
 8001804:	4618      	mov	r0, r3
 8001806:	f7fe fce3 	bl	80001d0 <strcmp>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d107      	bne.n	8001820 <execute_command_thread+0x140>
					turn_in_place(value, 0);
 8001810:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001812:	2100      	movs	r1, #0
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff fce1 	bl	80011dc <turn_in_place>
					send("OK!");
 800181a:	486f      	ldr	r0, [pc, #444]	; (80019d8 <execute_command_thread+0x2f8>)
 800181c:	f7ff fb80 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[4]) == 0){ //CCW //testing turn in place
 8001820:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001822:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001826:	4611      	mov	r1, r2
 8001828:	4618      	mov	r0, r3
 800182a:	f7fe fcd1 	bl	80001d0 <strcmp>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d107      	bne.n	8001844 <execute_command_thread+0x164>
					turn_in_place(value, 1);
 8001834:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001836:	2101      	movs	r1, #1
 8001838:	4618      	mov	r0, r3
 800183a:	f7ff fccf 	bl	80011dc <turn_in_place>
					send("OK!");
 800183e:	4866      	ldr	r0, [pc, #408]	; (80019d8 <execute_command_thread+0x2f8>)
 8001840:	f7ff fb6e 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[5]) == 0){ //FL
 8001844:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001846:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800184a:	4611      	mov	r1, r2
 800184c:	4618      	mov	r0, r3
 800184e:	f7fe fcbf 	bl	80001d0 <strcmp>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d114      	bne.n	8001882 <execute_command_thread+0x1a2>
					turn_flag = SERVO_LEFT;
 8001858:	2278      	movs	r2, #120	; 0x78
 800185a:	4b60      	ldr	r3, [pc, #384]	; (80019dc <execute_command_thread+0x2fc>)
 800185c:	601a      	str	r2, [r3, #0]
					osDelay(500); // wait for the servo to turn
 800185e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001862:	f006 fd1d 	bl	80082a0 <osDelay>
					move_by_dist(1, value);
 8001866:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001868:	4619      	mov	r1, r3
 800186a:	2001      	movs	r0, #1
 800186c:	f7ff fe9a 	bl	80015a4 <move_by_dist>
					turn_flag = SERVO_STRAIGHT;
 8001870:	22ac      	movs	r2, #172	; 0xac
 8001872:	4b5a      	ldr	r3, [pc, #360]	; (80019dc <execute_command_thread+0x2fc>)
 8001874:	601a      	str	r2, [r3, #0]
					}
					move_flag = 0; //stop
					motor_speed = SPEED_NORM;
					*/

					turn_flag = SERVO_STRAIGHT;
 8001876:	22ac      	movs	r2, #172	; 0xac
 8001878:	4b58      	ldr	r3, [pc, #352]	; (80019dc <execute_command_thread+0x2fc>)
 800187a:	601a      	str	r2, [r3, #0]

					send("OK!");
 800187c:	4856      	ldr	r0, [pc, #344]	; (80019d8 <execute_command_thread+0x2f8>)
 800187e:	f7ff fb4f 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[6]) == 0){ //FR
 8001882:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001884:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001888:	4611      	mov	r1, r2
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fca0 	bl	80001d0 <strcmp>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d111      	bne.n	80018ba <execute_command_thread+0x1da>
					turn_flag = SERVO_RIGHT;
 8001896:	22f0      	movs	r2, #240	; 0xf0
 8001898:	4b50      	ldr	r3, [pc, #320]	; (80019dc <execute_command_thread+0x2fc>)
 800189a:	601a      	str	r2, [r3, #0]
					osDelay(500); // wait for the servo to turn
 800189c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018a0:	f006 fcfe 	bl	80082a0 <osDelay>
					move_by_dist(1, value);
 80018a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80018a6:	4619      	mov	r1, r3
 80018a8:	2001      	movs	r0, #1
 80018aa:	f7ff fe7b 	bl	80015a4 <move_by_dist>
					turn_flag = SERVO_STRAIGHT;
 80018ae:	22ac      	movs	r2, #172	; 0xac
 80018b0:	4b4a      	ldr	r3, [pc, #296]	; (80019dc <execute_command_thread+0x2fc>)
 80018b2:	601a      	str	r2, [r3, #0]
					motor_speed = SPEED_NORM; //TODO: use a constant here prob

					turn_flag = SERVO_STRAIGHT;
					*/

					send("OK!");
 80018b4:	4848      	ldr	r0, [pc, #288]	; (80019d8 <execute_command_thread+0x2f8>)
 80018b6:	f7ff fb33 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[7]) == 0){ //BL
 80018ba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80018bc:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80018c0:	4611      	mov	r1, r2
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7fe fc84 	bl	80001d0 <strcmp>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d111      	bne.n	80018f2 <execute_command_thread+0x212>
					turn_flag = SERVO_RIGHT;
 80018ce:	22f0      	movs	r2, #240	; 0xf0
 80018d0:	4b42      	ldr	r3, [pc, #264]	; (80019dc <execute_command_thread+0x2fc>)
 80018d2:	601a      	str	r2, [r3, #0]
					osDelay(500); // wait for the servo to turn
 80018d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018d8:	f006 fce2 	bl	80082a0 <osDelay>
					move_by_dist(2, value);
 80018dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80018de:	4619      	mov	r1, r3
 80018e0:	2002      	movs	r0, #2
 80018e2:	f7ff fe5f 	bl	80015a4 <move_by_dist>
					turn_flag = SERVO_STRAIGHT;
 80018e6:	22ac      	movs	r2, #172	; 0xac
 80018e8:	4b3c      	ldr	r3, [pc, #240]	; (80019dc <execute_command_thread+0x2fc>)
 80018ea:	601a      	str	r2, [r3, #0]
					move_flag = 0;
					motor_speed = SPEED_NORM;

					turn_flag = SERVO_STRAIGHT;
					*/
					send("OK!");
 80018ec:	483a      	ldr	r0, [pc, #232]	; (80019d8 <execute_command_thread+0x2f8>)
 80018ee:	f7ff fb17 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[8]) == 0){ //BR
 80018f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80018f4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80018f8:	4611      	mov	r1, r2
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7fe fc68 	bl	80001d0 <strcmp>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d111      	bne.n	800192a <execute_command_thread+0x24a>
					turn_flag = SERVO_LEFT;
 8001906:	2278      	movs	r2, #120	; 0x78
 8001908:	4b34      	ldr	r3, [pc, #208]	; (80019dc <execute_command_thread+0x2fc>)
 800190a:	601a      	str	r2, [r3, #0]
					osDelay(500); // wait for the servo to turn
 800190c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001910:	f006 fcc6 	bl	80082a0 <osDelay>
					move_by_dist(2, value);
 8001914:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001916:	4619      	mov	r1, r3
 8001918:	2002      	movs	r0, #2
 800191a:	f7ff fe43 	bl	80015a4 <move_by_dist>
					turn_flag = SERVO_STRAIGHT;
 800191e:	22ac      	movs	r2, #172	; 0xac
 8001920:	4b2e      	ldr	r3, [pc, #184]	; (80019dc <execute_command_thread+0x2fc>)
 8001922:	601a      	str	r2, [r3, #0]
					move_flag = 0; //stop
					motor_speed = SPEED_NORM;

					turn_flag = SERVO_STRAIGHT;
					*/
					send("OK!");
 8001924:	482c      	ldr	r0, [pc, #176]	; (80019d8 <execute_command_thread+0x2f8>)
 8001926:	f7ff fafb 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[9]) == 0){ //A4
 800192a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800192c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001930:	4611      	mov	r1, r2
 8001932:	4618      	mov	r0, r3
 8001934:	f7fe fc4c 	bl	80001d0 <strcmp>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d13a      	bne.n	80019b4 <execute_command_thread+0x2d4>
					// THIS IS FL BUT VALUE IS DEGREE TURN NOT DIST
					turn(SERVO_LEFT);
 800193e:	2378      	movs	r3, #120	; 0x78
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff fc2f 	bl	80011a4 <turn>
					osDelay(300);
 8001946:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800194a:	f006 fca9 	bl	80082a0 <osDelay>
					target_angle = turned_angle + value;
 800194e:	4b24      	ldr	r3, [pc, #144]	; (80019e0 <execute_command_thread+0x300>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001954:	4413      	add	r3, r2
 8001956:	4a23      	ldr	r2, [pc, #140]	; (80019e4 <execute_command_thread+0x304>)
 8001958:	6013      	str	r3, [r2, #0]
					move_flag = 1;
 800195a:	4b23      	ldr	r3, [pc, #140]	; (80019e8 <execute_command_thread+0x308>)
 800195c:	2201      	movs	r2, #1
 800195e:	601a      	str	r2, [r3, #0]

					while (turned_angle < target_angle) {
 8001960:	e013      	b.n	800198a <execute_command_thread+0x2aa>
						// Slow down when approaching target
						if (turned_angle > target_angle - 30 ){
 8001962:	4b20      	ldr	r3, [pc, #128]	; (80019e4 <execute_command_thread+0x304>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f1a3 021d 	sub.w	r2, r3, #29
 800196a:	4b1d      	ldr	r3, [pc, #116]	; (80019e0 <execute_command_thread+0x300>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	429a      	cmp	r2, r3
 8001970:	dc08      	bgt.n	8001984 <execute_command_thread+0x2a4>
							speedA = SPEED_SLOW;
 8001972:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001976:	4b1d      	ldr	r3, [pc, #116]	; (80019ec <execute_command_thread+0x30c>)
 8001978:	601a      	str	r2, [r3, #0]
							speedB = SPEED_SLOW;
 800197a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800197e:	4b1c      	ldr	r3, [pc, #112]	; (80019f0 <execute_command_thread+0x310>)
 8001980:	601a      	str	r2, [r3, #0]
 8001982:	e002      	b.n	800198a <execute_command_thread+0x2aa>
						}
						else {
							osDelay(10);
 8001984:	200a      	movs	r0, #10
 8001986:	f006 fc8b 	bl	80082a0 <osDelay>
					while (turned_angle < target_angle) {
 800198a:	4b15      	ldr	r3, [pc, #84]	; (80019e0 <execute_command_thread+0x300>)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	4b15      	ldr	r3, [pc, #84]	; (80019e4 <execute_command_thread+0x304>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	429a      	cmp	r2, r3
 8001994:	dbe5      	blt.n	8001962 <execute_command_thread+0x282>
						}
					}
					move_flag = 0; //stop
 8001996:	4b14      	ldr	r3, [pc, #80]	; (80019e8 <execute_command_thread+0x308>)
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]
					speedA = SPEED_NORM;
 800199c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80019a0:	4b12      	ldr	r3, [pc, #72]	; (80019ec <execute_command_thread+0x30c>)
 80019a2:	601a      	str	r2, [r3, #0]
					speedB = SPEED_NORM;
 80019a4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80019a8:	4b11      	ldr	r3, [pc, #68]	; (80019f0 <execute_command_thread+0x310>)
 80019aa:	601a      	str	r2, [r3, #0]
					turn(SERVO_STRAIGHT);
 80019ac:	23ac      	movs	r3, #172	; 0xac
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff fbf8 	bl	80011a4 <turn>
				//memset(command_buf, 0, MAX_BUF_SIZE);

				// wait 100ms after each command so the bot has time to stop...
				// idk if this is necessary, maybe can try to remove this in the future?
				// might have to change the motorthread, there is a race condition without this delay...
				osDelay(100);
 80019b4:	2064      	movs	r0, #100	; 0x64
 80019b6:	f006 fc73 	bl	80082a0 <osDelay>
				ready_execute = 1;
 80019ba:	4b03      	ldr	r3, [pc, #12]	; (80019c8 <execute_command_thread+0x2e8>)
 80019bc:	2201      	movs	r2, #1
 80019be:	601a      	str	r2, [r3, #0]
		if(ready_execute == 1){
 80019c0:	e69e      	b.n	8001700 <execute_command_thread+0x20>
 80019c2:	bf00      	nop
 80019c4:	0800e610 	.word	0x0800e610
 80019c8:	20000000 	.word	0x20000000
 80019cc:	20000590 	.word	0x20000590
 80019d0:	0800e604 	.word	0x0800e604
 80019d4:	2000056c 	.word	0x2000056c
 80019d8:	0800e60c 	.word	0x0800e60c
 80019dc:	20000004 	.word	0x20000004
 80019e0:	20000564 	.word	0x20000564
 80019e4:	20000568 	.word	0x20000568
 80019e8:	20000560 	.word	0x20000560
 80019ec:	20000008 	.word	0x20000008
 80019f0:	2000000c 	.word	0x2000000c

080019f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019f8:	f001 fbde 	bl	80031b8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019fc:	f000 f8dc 	bl	8001bb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a00:	f000 fbb6 	bl	8002170 <MX_GPIO_Init>
  MX_TIM12_Init();
 8001a04:	f000 fafc 	bl	8002000 <MX_TIM12_Init>
  MX_USART3_UART_Init();
 8001a08:	f000 fb68 	bl	80020dc <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8001a0c:	f000 f960 	bl	8001cd0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001a10:	f000 f9b2 	bl	8001d78 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001a14:	f000 fa04 	bl	8001e20 <MX_TIM4_Init>
  MX_DMA_Init();
 8001a18:	f000 fb8a 	bl	8002130 <MX_DMA_Init>
  MX_I2C2_Init();
 8001a1c:	f000 f92a 	bl	8001c74 <MX_I2C2_Init>
  MX_TIM9_Init();
 8001a20:	f000 fa80 	bl	8001f24 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 8001a24:	f001 fb3a 	bl	800309c <OLED_Init>
  IR_Sensors_Init();
 8001a28:	f000 fdb6 	bl	8002598 <IR_Sensors_Init>

  pid_init(&pidMatch, Kp_match, Ki_match, Kd_match);
 8001a2c:	eddf 7a3e 	vldr	s15, [pc, #248]	; 8001b28 <main+0x134>
 8001a30:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8001b2c <main+0x138>
 8001a34:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8001b30 <main+0x13c>
 8001a38:	eeb0 1a66 	vmov.f32	s2, s13
 8001a3c:	eef0 0a47 	vmov.f32	s1, s14
 8001a40:	eeb0 0a67 	vmov.f32	s0, s15
 8001a44:	483b      	ldr	r0, [pc, #236]	; (8001b34 <main+0x140>)
 8001a46:	f000 fd8c 	bl	8002562 <pid_init>

  // SERVO
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	483a      	ldr	r0, [pc, #232]	; (8001b38 <main+0x144>)
 8001a4e:	f004 f96d 	bl	8005d2c <HAL_TIM_PWM_Start>

  // DC MOTORS
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001a52:	2108      	movs	r1, #8
 8001a54:	4839      	ldr	r0, [pc, #228]	; (8001b3c <main+0x148>)
 8001a56:	f004 f969 	bl	8005d2c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001a5a:	210c      	movs	r1, #12
 8001a5c:	4837      	ldr	r0, [pc, #220]	; (8001b3c <main+0x148>)
 8001a5e:	f004 f965 	bl	8005d2c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8001a62:	2100      	movs	r1, #0
 8001a64:	4836      	ldr	r0, [pc, #216]	; (8001b40 <main+0x14c>)
 8001a66:	f004 f961 	bl	8005d2c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 8001a6a:	2104      	movs	r1, #4
 8001a6c:	4834      	ldr	r0, [pc, #208]	; (8001b40 <main+0x14c>)
 8001a6e:	f004 f95d 	bl	8005d2c <HAL_TIM_PWM_Start>

  // encoders?
  HAL_TIM_Encoder_Start(&htim2,TIM_CHANNEL_ALL);
 8001a72:	213c      	movs	r1, #60	; 0x3c
 8001a74:	4833      	ldr	r0, [pc, #204]	; (8001b44 <main+0x150>)
 8001a76:	f004 fac7 	bl	8006008 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8001a7a:	213c      	movs	r1, #60	; 0x3c
 8001a7c:	4832      	ldr	r0, [pc, #200]	; (8001b48 <main+0x154>)
 8001a7e:	f004 fac3 	bl	8006008 <HAL_TIM_Encoder_Start>


  // wait for an input
  // reads 1 character at a time
  HAL_UART_Receive_IT(&huart3, (uint8_t *) &uart_input, 1);
 8001a82:	2201      	movs	r2, #1
 8001a84:	4931      	ldr	r1, [pc, #196]	; (8001b4c <main+0x158>)
 8001a86:	4832      	ldr	r0, [pc, #200]	; (8001b50 <main+0x15c>)
 8001a88:	f005 f941 	bl	8006d0e <HAL_UART_Receive_IT>
  //HAL_UART_Transmit_IT(&huart3, (uint8_t *) &command_buf, command_len, 0xFFFF); // send instruction
  //HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, 1);
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001a8c:	f006 fb2c 	bl	80080e8 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  commandQueue = xQueueCreate(2, sizeof(Command));
 8001a90:	2200      	movs	r2, #0
 8001a92:	2118      	movs	r1, #24
 8001a94:	2002      	movs	r0, #2
 8001a96:	f006 fde7 	bl	8008668 <xQueueGenericCreate>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	4a2d      	ldr	r2, [pc, #180]	; (8001b54 <main+0x160>)
 8001a9e:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001aa0:	4a2d      	ldr	r2, [pc, #180]	; (8001b58 <main+0x164>)
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	482d      	ldr	r0, [pc, #180]	; (8001b5c <main+0x168>)
 8001aa6:	f006 fb69 	bl	800817c <osThreadNew>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	4a2c      	ldr	r2, [pc, #176]	; (8001b60 <main+0x16c>)
 8001aae:	6013      	str	r3, [r2, #0]

  /* creation of EncoderTask */
  EncoderTaskHandle = osThreadNew(encoder, NULL, &EncoderTask_attributes);
 8001ab0:	4a2c      	ldr	r2, [pc, #176]	; (8001b64 <main+0x170>)
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	482c      	ldr	r0, [pc, #176]	; (8001b68 <main+0x174>)
 8001ab6:	f006 fb61 	bl	800817c <osThreadNew>
 8001aba:	4603      	mov	r3, r0
 8001abc:	4a2b      	ldr	r2, [pc, #172]	; (8001b6c <main+0x178>)
 8001abe:	6013      	str	r3, [r2, #0]

  /* creation of readICMTask */
  readICMTaskHandle = osThreadNew(readICM, NULL, &readICMTask_attributes);
 8001ac0:	4a2b      	ldr	r2, [pc, #172]	; (8001b70 <main+0x17c>)
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	482b      	ldr	r0, [pc, #172]	; (8001b74 <main+0x180>)
 8001ac6:	f006 fb59 	bl	800817c <osThreadNew>
 8001aca:	4603      	mov	r3, r0
 8001acc:	4a2a      	ldr	r2, [pc, #168]	; (8001b78 <main+0x184>)
 8001ace:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  oledTaskHandle = osThreadNew(display_thread, NULL, &oledTask_attributes);
 8001ad0:	4a2a      	ldr	r2, [pc, #168]	; (8001b7c <main+0x188>)
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	482a      	ldr	r0, [pc, #168]	; (8001b80 <main+0x18c>)
 8001ad6:	f006 fb51 	bl	800817c <osThreadNew>
 8001ada:	4603      	mov	r3, r0
 8001adc:	4a29      	ldr	r2, [pc, #164]	; (8001b84 <main+0x190>)
 8001ade:	6013      	str	r3, [r2, #0]
  moveTaskHandle = osThreadNew(testMoveThread, NULL, &moveTask_attributes);
 8001ae0:	4a29      	ldr	r2, [pc, #164]	; (8001b88 <main+0x194>)
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	4829      	ldr	r0, [pc, #164]	; (8001b8c <main+0x198>)
 8001ae6:	f006 fb49 	bl	800817c <osThreadNew>
 8001aea:	4603      	mov	r3, r0
 8001aec:	4a28      	ldr	r2, [pc, #160]	; (8001b90 <main+0x19c>)
 8001aee:	6013      	str	r3, [r2, #0]
  turnTaskHandle = osThreadNew(testTurnThread, NULL, &turnTask_attributes);
 8001af0:	4a28      	ldr	r2, [pc, #160]	; (8001b94 <main+0x1a0>)
 8001af2:	2100      	movs	r1, #0
 8001af4:	4828      	ldr	r0, [pc, #160]	; (8001b98 <main+0x1a4>)
 8001af6:	f006 fb41 	bl	800817c <osThreadNew>
 8001afa:	4603      	mov	r3, r0
 8001afc:	4a27      	ldr	r2, [pc, #156]	; (8001b9c <main+0x1a8>)
 8001afe:	6013      	str	r3, [r2, #0]
  parseCommandTaskHandle = osThreadNew(parse_command_thread, NULL, &parseCommandTask_attributes);
 8001b00:	4a27      	ldr	r2, [pc, #156]	; (8001ba0 <main+0x1ac>)
 8001b02:	2100      	movs	r1, #0
 8001b04:	4827      	ldr	r0, [pc, #156]	; (8001ba4 <main+0x1b0>)
 8001b06:	f006 fb39 	bl	800817c <osThreadNew>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	4a26      	ldr	r2, [pc, #152]	; (8001ba8 <main+0x1b4>)
 8001b0e:	6013      	str	r3, [r2, #0]
  executeCommandTaskHandle = osThreadNew(execute_command_thread, NULL, &executeCommandTask_attributes);
 8001b10:	4a26      	ldr	r2, [pc, #152]	; (8001bac <main+0x1b8>)
 8001b12:	2100      	movs	r1, #0
 8001b14:	4826      	ldr	r0, [pc, #152]	; (8001bb0 <main+0x1bc>)
 8001b16:	f006 fb31 	bl	800817c <osThreadNew>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	4a25      	ldr	r2, [pc, #148]	; (8001bb4 <main+0x1c0>)
 8001b1e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001b20:	f006 fb06 	bl	8008130 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b24:	e7fe      	b.n	8001b24 <main+0x130>
 8001b26:	bf00      	nop
 8001b28:	47435000 	.word	0x47435000
 8001b2c:	442f0000 	.word	0x442f0000
 8001b30:	453b8000 	.word	0x453b8000
 8001b34:	2000057c 	.word	0x2000057c
 8001b38:	20000380 	.word	0x20000380
 8001b3c:	200002f0 	.word	0x200002f0
 8001b40:	20000338 	.word	0x20000338
 8001b44:	20000260 	.word	0x20000260
 8001b48:	200002a8 	.word	0x200002a8
 8001b4c:	200004a0 	.word	0x200004a0
 8001b50:	200003c8 	.word	0x200003c8
 8001b54:	20000590 	.word	0x20000590
 8001b58:	0800e698 	.word	0x0800e698
 8001b5c:	08002299 	.word	0x08002299
 8001b60:	2000046c 	.word	0x2000046c
 8001b64:	0800e6bc 	.word	0x0800e6bc
 8001b68:	080022c1 	.word	0x080022c1
 8001b6c:	20000470 	.word	0x20000470
 8001b70:	0800e6e0 	.word	0x0800e6e0
 8001b74:	080023ed 	.word	0x080023ed
 8001b78:	20000474 	.word	0x20000474
 8001b7c:	0800e704 	.word	0x0800e704
 8001b80:	08000f45 	.word	0x08000f45
 8001b84:	20000478 	.word	0x20000478
 8001b88:	0800e74c 	.word	0x0800e74c
 8001b8c:	08001071 	.word	0x08001071
 8001b90:	20000480 	.word	0x20000480
 8001b94:	0800e728 	.word	0x0800e728
 8001b98:	08001159 	.word	0x08001159
 8001b9c:	2000047c 	.word	0x2000047c
 8001ba0:	0800e770 	.word	0x0800e770
 8001ba4:	08001521 	.word	0x08001521
 8001ba8:	20000484 	.word	0x20000484
 8001bac:	0800e794 	.word	0x0800e794
 8001bb0:	080016e1 	.word	0x080016e1
 8001bb4:	20000488 	.word	0x20000488

08001bb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b094      	sub	sp, #80	; 0x50
 8001bbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bbe:	f107 0320 	add.w	r3, r7, #32
 8001bc2:	2230      	movs	r2, #48	; 0x30
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f009 f850 	bl	800ac6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bcc:	f107 030c 	add.w	r3, r7, #12
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]
 8001bd8:	60da      	str	r2, [r3, #12]
 8001bda:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60bb      	str	r3, [r7, #8]
 8001be0:	4b22      	ldr	r3, [pc, #136]	; (8001c6c <SystemClock_Config+0xb4>)
 8001be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be4:	4a21      	ldr	r2, [pc, #132]	; (8001c6c <SystemClock_Config+0xb4>)
 8001be6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bea:	6413      	str	r3, [r2, #64]	; 0x40
 8001bec:	4b1f      	ldr	r3, [pc, #124]	; (8001c6c <SystemClock_Config+0xb4>)
 8001bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf4:	60bb      	str	r3, [r7, #8]
 8001bf6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	607b      	str	r3, [r7, #4]
 8001bfc:	4b1c      	ldr	r3, [pc, #112]	; (8001c70 <SystemClock_Config+0xb8>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a1b      	ldr	r2, [pc, #108]	; (8001c70 <SystemClock_Config+0xb8>)
 8001c02:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c06:	6013      	str	r3, [r2, #0]
 8001c08:	4b19      	ldr	r3, [pc, #100]	; (8001c70 <SystemClock_Config+0xb8>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c10:	607b      	str	r3, [r7, #4]
 8001c12:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c14:	2302      	movs	r3, #2
 8001c16:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c1c:	2310      	movs	r3, #16
 8001c1e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001c20:	2300      	movs	r3, #0
 8001c22:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c24:	f107 0320 	add.w	r3, r7, #32
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f003 fb7f 	bl	800532c <HAL_RCC_OscConfig>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001c34:	f000 fc7e 	bl	8002534 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c38:	230f      	movs	r3, #15
 8001c3a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c40:	2300      	movs	r3, #0
 8001c42:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c44:	2300      	movs	r3, #0
 8001c46:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001c4c:	f107 030c 	add.w	r3, r7, #12
 8001c50:	2100      	movs	r1, #0
 8001c52:	4618      	mov	r0, r3
 8001c54:	f003 fde2 	bl	800581c <HAL_RCC_ClockConfig>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001c5e:	f000 fc69 	bl	8002534 <Error_Handler>
  }
}
 8001c62:	bf00      	nop
 8001c64:	3750      	adds	r7, #80	; 0x50
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	40007000 	.word	0x40007000

08001c74 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001c78:	4b12      	ldr	r3, [pc, #72]	; (8001cc4 <MX_I2C2_Init+0x50>)
 8001c7a:	4a13      	ldr	r2, [pc, #76]	; (8001cc8 <MX_I2C2_Init+0x54>)
 8001c7c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8001c7e:	4b11      	ldr	r3, [pc, #68]	; (8001cc4 <MX_I2C2_Init+0x50>)
 8001c80:	4a12      	ldr	r2, [pc, #72]	; (8001ccc <MX_I2C2_Init+0x58>)
 8001c82:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c84:	4b0f      	ldr	r3, [pc, #60]	; (8001cc4 <MX_I2C2_Init+0x50>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001c8a:	4b0e      	ldr	r3, [pc, #56]	; (8001cc4 <MX_I2C2_Init+0x50>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c90:	4b0c      	ldr	r3, [pc, #48]	; (8001cc4 <MX_I2C2_Init+0x50>)
 8001c92:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c96:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c98:	4b0a      	ldr	r3, [pc, #40]	; (8001cc4 <MX_I2C2_Init+0x50>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001c9e:	4b09      	ldr	r3, [pc, #36]	; (8001cc4 <MX_I2C2_Init+0x50>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ca4:	4b07      	ldr	r3, [pc, #28]	; (8001cc4 <MX_I2C2_Init+0x50>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001caa:	4b06      	ldr	r3, [pc, #24]	; (8001cc4 <MX_I2C2_Init+0x50>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001cb0:	4804      	ldr	r0, [pc, #16]	; (8001cc4 <MX_I2C2_Init+0x50>)
 8001cb2:	f002 f9e1 	bl	8004078 <HAL_I2C_Init>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001cbc:	f000 fc3a 	bl	8002534 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001cc0:	bf00      	nop
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	2000020c 	.word	0x2000020c
 8001cc8:	40005800 	.word	0x40005800
 8001ccc:	00061a80 	.word	0x00061a80

08001cd0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08c      	sub	sp, #48	; 0x30
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001cd6:	f107 030c 	add.w	r3, r7, #12
 8001cda:	2224      	movs	r2, #36	; 0x24
 8001cdc:	2100      	movs	r1, #0
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f008 ffc4 	bl	800ac6c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ce4:	1d3b      	adds	r3, r7, #4
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cec:	4b21      	ldr	r3, [pc, #132]	; (8001d74 <MX_TIM2_Init+0xa4>)
 8001cee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001cf2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001cf4:	4b1f      	ldr	r3, [pc, #124]	; (8001d74 <MX_TIM2_Init+0xa4>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cfa:	4b1e      	ldr	r3, [pc, #120]	; (8001d74 <MX_TIM2_Init+0xa4>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536;
 8001d00:	4b1c      	ldr	r3, [pc, #112]	; (8001d74 <MX_TIM2_Init+0xa4>)
 8001d02:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001d06:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d08:	4b1a      	ldr	r3, [pc, #104]	; (8001d74 <MX_TIM2_Init+0xa4>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d0e:	4b19      	ldr	r3, [pc, #100]	; (8001d74 <MX_TIM2_Init+0xa4>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001d14:	2301      	movs	r3, #1
 8001d16:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d20:	2300      	movs	r3, #0
 8001d22:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001d24:	230a      	movs	r3, #10
 8001d26:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d30:	2300      	movs	r3, #0
 8001d32:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001d34:	230a      	movs	r3, #10
 8001d36:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001d38:	f107 030c 	add.w	r3, r7, #12
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	480d      	ldr	r0, [pc, #52]	; (8001d74 <MX_TIM2_Init+0xa4>)
 8001d40:	f004 f8bc 	bl	8005ebc <HAL_TIM_Encoder_Init>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001d4a:	f000 fbf3 	bl	8002534 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d52:	2300      	movs	r3, #0
 8001d54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d56:	1d3b      	adds	r3, r7, #4
 8001d58:	4619      	mov	r1, r3
 8001d5a:	4806      	ldr	r0, [pc, #24]	; (8001d74 <MX_TIM2_Init+0xa4>)
 8001d5c:	f004 fe7c 	bl	8006a58 <HAL_TIMEx_MasterConfigSynchronization>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001d66:	f000 fbe5 	bl	8002534 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d6a:	bf00      	nop
 8001d6c:	3730      	adds	r7, #48	; 0x30
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	20000260 	.word	0x20000260

08001d78 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b08c      	sub	sp, #48	; 0x30
 8001d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d7e:	f107 030c 	add.w	r3, r7, #12
 8001d82:	2224      	movs	r2, #36	; 0x24
 8001d84:	2100      	movs	r1, #0
 8001d86:	4618      	mov	r0, r3
 8001d88:	f008 ff70 	bl	800ac6c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d8c:	1d3b      	adds	r3, r7, #4
 8001d8e:	2200      	movs	r2, #0
 8001d90:	601a      	str	r2, [r3, #0]
 8001d92:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d94:	4b20      	ldr	r3, [pc, #128]	; (8001e18 <MX_TIM3_Init+0xa0>)
 8001d96:	4a21      	ldr	r2, [pc, #132]	; (8001e1c <MX_TIM3_Init+0xa4>)
 8001d98:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001d9a:	4b1f      	ldr	r3, [pc, #124]	; (8001e18 <MX_TIM3_Init+0xa0>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001da0:	4b1d      	ldr	r3, [pc, #116]	; (8001e18 <MX_TIM3_Init+0xa0>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001da6:	4b1c      	ldr	r3, [pc, #112]	; (8001e18 <MX_TIM3_Init+0xa0>)
 8001da8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001dac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dae:	4b1a      	ldr	r3, [pc, #104]	; (8001e18 <MX_TIM3_Init+0xa0>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001db4:	4b18      	ldr	r3, [pc, #96]	; (8001e18 <MX_TIM3_Init+0xa0>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001dca:	230a      	movs	r3, #10
 8001dcc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001dda:	230a      	movs	r3, #10
 8001ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001dde:	f107 030c 	add.w	r3, r7, #12
 8001de2:	4619      	mov	r1, r3
 8001de4:	480c      	ldr	r0, [pc, #48]	; (8001e18 <MX_TIM3_Init+0xa0>)
 8001de6:	f004 f869 	bl	8005ebc <HAL_TIM_Encoder_Init>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001df0:	f000 fba0 	bl	8002534 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001df4:	2300      	movs	r3, #0
 8001df6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001dfc:	1d3b      	adds	r3, r7, #4
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4805      	ldr	r0, [pc, #20]	; (8001e18 <MX_TIM3_Init+0xa0>)
 8001e02:	f004 fe29 	bl	8006a58 <HAL_TIMEx_MasterConfigSynchronization>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001e0c:	f000 fb92 	bl	8002534 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001e10:	bf00      	nop
 8001e12:	3730      	adds	r7, #48	; 0x30
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	200002a8 	.word	0x200002a8
 8001e1c:	40000400 	.word	0x40000400

08001e20 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b08e      	sub	sp, #56	; 0x38
 8001e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e26:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]
 8001e2e:	605a      	str	r2, [r3, #4]
 8001e30:	609a      	str	r2, [r3, #8]
 8001e32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e34:	f107 0320 	add.w	r3, r7, #32
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e3e:	1d3b      	adds	r3, r7, #4
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
 8001e46:	609a      	str	r2, [r3, #8]
 8001e48:	60da      	str	r2, [r3, #12]
 8001e4a:	611a      	str	r2, [r3, #16]
 8001e4c:	615a      	str	r2, [r3, #20]
 8001e4e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e50:	4b32      	ldr	r3, [pc, #200]	; (8001f1c <MX_TIM4_Init+0xfc>)
 8001e52:	4a33      	ldr	r2, [pc, #204]	; (8001f20 <MX_TIM4_Init+0x100>)
 8001e54:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001e56:	4b31      	ldr	r3, [pc, #196]	; (8001f1c <MX_TIM4_Init+0xfc>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e5c:	4b2f      	ldr	r3, [pc, #188]	; (8001f1c <MX_TIM4_Init+0xfc>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7199;
 8001e62:	4b2e      	ldr	r3, [pc, #184]	; (8001f1c <MX_TIM4_Init+0xfc>)
 8001e64:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001e68:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e6a:	4b2c      	ldr	r3, [pc, #176]	; (8001f1c <MX_TIM4_Init+0xfc>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e70:	4b2a      	ldr	r3, [pc, #168]	; (8001f1c <MX_TIM4_Init+0xfc>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001e76:	4829      	ldr	r0, [pc, #164]	; (8001f1c <MX_TIM4_Init+0xfc>)
 8001e78:	f003 feb0 	bl	8005bdc <HAL_TIM_Base_Init>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001e82:	f000 fb57 	bl	8002534 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e8a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e8c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e90:	4619      	mov	r1, r3
 8001e92:	4822      	ldr	r0, [pc, #136]	; (8001f1c <MX_TIM4_Init+0xfc>)
 8001e94:	f004 fa08 	bl	80062a8 <HAL_TIM_ConfigClockSource>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001e9e:	f000 fb49 	bl	8002534 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001ea2:	481e      	ldr	r0, [pc, #120]	; (8001f1c <MX_TIM4_Init+0xfc>)
 8001ea4:	f003 fee9 	bl	8005c7a <HAL_TIM_PWM_Init>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001eae:	f000 fb41 	bl	8002534 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001eba:	f107 0320 	add.w	r3, r7, #32
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4816      	ldr	r0, [pc, #88]	; (8001f1c <MX_TIM4_Init+0xfc>)
 8001ec2:	f004 fdc9 	bl	8006a58 <HAL_TIMEx_MasterConfigSynchronization>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001ecc:	f000 fb32 	bl	8002534 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ed0:	2360      	movs	r3, #96	; 0x60
 8001ed2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001edc:	2300      	movs	r3, #0
 8001ede:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ee0:	1d3b      	adds	r3, r7, #4
 8001ee2:	2208      	movs	r2, #8
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	480d      	ldr	r0, [pc, #52]	; (8001f1c <MX_TIM4_Init+0xfc>)
 8001ee8:	f004 f91c 	bl	8006124 <HAL_TIM_PWM_ConfigChannel>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001ef2:	f000 fb1f 	bl	8002534 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ef6:	1d3b      	adds	r3, r7, #4
 8001ef8:	220c      	movs	r2, #12
 8001efa:	4619      	mov	r1, r3
 8001efc:	4807      	ldr	r0, [pc, #28]	; (8001f1c <MX_TIM4_Init+0xfc>)
 8001efe:	f004 f911 	bl	8006124 <HAL_TIM_PWM_ConfigChannel>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001f08:	f000 fb14 	bl	8002534 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001f0c:	4803      	ldr	r0, [pc, #12]	; (8001f1c <MX_TIM4_Init+0xfc>)
 8001f0e:	f000 fcd5 	bl	80028bc <HAL_TIM_MspPostInit>

}
 8001f12:	bf00      	nop
 8001f14:	3738      	adds	r7, #56	; 0x38
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	200002f0 	.word	0x200002f0
 8001f20:	40000800 	.word	0x40000800

08001f24 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08c      	sub	sp, #48	; 0x30
 8001f28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f2a:	f107 0320 	add.w	r3, r7, #32
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]
 8001f32:	605a      	str	r2, [r3, #4]
 8001f34:	609a      	str	r2, [r3, #8]
 8001f36:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f38:	1d3b      	adds	r3, r7, #4
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	605a      	str	r2, [r3, #4]
 8001f40:	609a      	str	r2, [r3, #8]
 8001f42:	60da      	str	r2, [r3, #12]
 8001f44:	611a      	str	r2, [r3, #16]
 8001f46:	615a      	str	r2, [r3, #20]
 8001f48:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001f4a:	4b2b      	ldr	r3, [pc, #172]	; (8001ff8 <MX_TIM9_Init+0xd4>)
 8001f4c:	4a2b      	ldr	r2, [pc, #172]	; (8001ffc <MX_TIM9_Init+0xd8>)
 8001f4e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8001f50:	4b29      	ldr	r3, [pc, #164]	; (8001ff8 <MX_TIM9_Init+0xd4>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f56:	4b28      	ldr	r3, [pc, #160]	; (8001ff8 <MX_TIM9_Init+0xd4>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 7199;
 8001f5c:	4b26      	ldr	r3, [pc, #152]	; (8001ff8 <MX_TIM9_Init+0xd4>)
 8001f5e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001f62:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f64:	4b24      	ldr	r3, [pc, #144]	; (8001ff8 <MX_TIM9_Init+0xd4>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f6a:	4b23      	ldr	r3, [pc, #140]	; (8001ff8 <MX_TIM9_Init+0xd4>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001f70:	4821      	ldr	r0, [pc, #132]	; (8001ff8 <MX_TIM9_Init+0xd4>)
 8001f72:	f003 fe33 	bl	8005bdc <HAL_TIM_Base_Init>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001f7c:	f000 fada 	bl	8002534 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f84:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001f86:	f107 0320 	add.w	r3, r7, #32
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	481a      	ldr	r0, [pc, #104]	; (8001ff8 <MX_TIM9_Init+0xd4>)
 8001f8e:	f004 f98b 	bl	80062a8 <HAL_TIM_ConfigClockSource>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8001f98:	f000 facc 	bl	8002534 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001f9c:	4816      	ldr	r0, [pc, #88]	; (8001ff8 <MX_TIM9_Init+0xd4>)
 8001f9e:	f003 fe6c 	bl	8005c7a <HAL_TIM_PWM_Init>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8001fa8:	f000 fac4 	bl	8002534 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fac:	2360      	movs	r3, #96	; 0x60
 8001fae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fbc:	1d3b      	adds	r3, r7, #4
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	480d      	ldr	r0, [pc, #52]	; (8001ff8 <MX_TIM9_Init+0xd4>)
 8001fc4:	f004 f8ae 	bl	8006124 <HAL_TIM_PWM_ConfigChannel>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8001fce:	f000 fab1 	bl	8002534 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001fd2:	1d3b      	adds	r3, r7, #4
 8001fd4:	2204      	movs	r2, #4
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	4807      	ldr	r0, [pc, #28]	; (8001ff8 <MX_TIM9_Init+0xd4>)
 8001fda:	f004 f8a3 	bl	8006124 <HAL_TIM_PWM_ConfigChannel>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8001fe4:	f000 faa6 	bl	8002534 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001fe8:	4803      	ldr	r0, [pc, #12]	; (8001ff8 <MX_TIM9_Init+0xd4>)
 8001fea:	f000 fc67 	bl	80028bc <HAL_TIM_MspPostInit>

}
 8001fee:	bf00      	nop
 8001ff0:	3730      	adds	r7, #48	; 0x30
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20000338 	.word	0x20000338
 8001ffc:	40014000 	.word	0x40014000

08002000 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b08c      	sub	sp, #48	; 0x30
 8002004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002006:	f107 0320 	add.w	r3, r7, #32
 800200a:	2200      	movs	r2, #0
 800200c:	601a      	str	r2, [r3, #0]
 800200e:	605a      	str	r2, [r3, #4]
 8002010:	609a      	str	r2, [r3, #8]
 8002012:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002014:	1d3b      	adds	r3, r7, #4
 8002016:	2200      	movs	r2, #0
 8002018:	601a      	str	r2, [r3, #0]
 800201a:	605a      	str	r2, [r3, #4]
 800201c:	609a      	str	r2, [r3, #8]
 800201e:	60da      	str	r2, [r3, #12]
 8002020:	611a      	str	r2, [r3, #16]
 8002022:	615a      	str	r2, [r3, #20]
 8002024:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002026:	4b2b      	ldr	r3, [pc, #172]	; (80020d4 <MX_TIM12_Init+0xd4>)
 8002028:	4a2b      	ldr	r2, [pc, #172]	; (80020d8 <MX_TIM12_Init+0xd8>)
 800202a:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 160;
 800202c:	4b29      	ldr	r3, [pc, #164]	; (80020d4 <MX_TIM12_Init+0xd4>)
 800202e:	22a0      	movs	r2, #160	; 0xa0
 8002030:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002032:	4b28      	ldr	r3, [pc, #160]	; (80020d4 <MX_TIM12_Init+0xd4>)
 8002034:	2200      	movs	r2, #0
 8002036:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000;
 8002038:	4b26      	ldr	r3, [pc, #152]	; (80020d4 <MX_TIM12_Init+0xd4>)
 800203a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800203e:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002040:	4b24      	ldr	r3, [pc, #144]	; (80020d4 <MX_TIM12_Init+0xd4>)
 8002042:	2200      	movs	r2, #0
 8002044:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002046:	4b23      	ldr	r3, [pc, #140]	; (80020d4 <MX_TIM12_Init+0xd4>)
 8002048:	2200      	movs	r2, #0
 800204a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 800204c:	4821      	ldr	r0, [pc, #132]	; (80020d4 <MX_TIM12_Init+0xd4>)
 800204e:	f003 fdc5 	bl	8005bdc <HAL_TIM_Base_Init>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8002058:	f000 fa6c 	bl	8002534 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800205c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002060:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8002062:	f107 0320 	add.w	r3, r7, #32
 8002066:	4619      	mov	r1, r3
 8002068:	481a      	ldr	r0, [pc, #104]	; (80020d4 <MX_TIM12_Init+0xd4>)
 800206a:	f004 f91d 	bl	80062a8 <HAL_TIM_ConfigClockSource>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8002074:	f000 fa5e 	bl	8002534 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8002078:	4816      	ldr	r0, [pc, #88]	; (80020d4 <MX_TIM12_Init+0xd4>)
 800207a:	f003 fdfe 	bl	8005c7a <HAL_TIM_PWM_Init>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8002084:	f000 fa56 	bl	8002534 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002088:	2360      	movs	r3, #96	; 0x60
 800208a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800208c:	2300      	movs	r3, #0
 800208e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002090:	2300      	movs	r3, #0
 8002092:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002094:	2300      	movs	r3, #0
 8002096:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002098:	1d3b      	adds	r3, r7, #4
 800209a:	2200      	movs	r2, #0
 800209c:	4619      	mov	r1, r3
 800209e:	480d      	ldr	r0, [pc, #52]	; (80020d4 <MX_TIM12_Init+0xd4>)
 80020a0:	f004 f840 	bl	8006124 <HAL_TIM_PWM_ConfigChannel>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 80020aa:	f000 fa43 	bl	8002534 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020ae:	1d3b      	adds	r3, r7, #4
 80020b0:	2204      	movs	r2, #4
 80020b2:	4619      	mov	r1, r3
 80020b4:	4807      	ldr	r0, [pc, #28]	; (80020d4 <MX_TIM12_Init+0xd4>)
 80020b6:	f004 f835 	bl	8006124 <HAL_TIM_PWM_ConfigChannel>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 80020c0:	f000 fa38 	bl	8002534 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80020c4:	4803      	ldr	r0, [pc, #12]	; (80020d4 <MX_TIM12_Init+0xd4>)
 80020c6:	f000 fbf9 	bl	80028bc <HAL_TIM_MspPostInit>

}
 80020ca:	bf00      	nop
 80020cc:	3730      	adds	r7, #48	; 0x30
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	20000380 	.word	0x20000380
 80020d8:	40001800 	.word	0x40001800

080020dc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80020e0:	4b11      	ldr	r3, [pc, #68]	; (8002128 <MX_USART3_UART_Init+0x4c>)
 80020e2:	4a12      	ldr	r2, [pc, #72]	; (800212c <MX_USART3_UART_Init+0x50>)
 80020e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80020e6:	4b10      	ldr	r3, [pc, #64]	; (8002128 <MX_USART3_UART_Init+0x4c>)
 80020e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80020ee:	4b0e      	ldr	r3, [pc, #56]	; (8002128 <MX_USART3_UART_Init+0x4c>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80020f4:	4b0c      	ldr	r3, [pc, #48]	; (8002128 <MX_USART3_UART_Init+0x4c>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80020fa:	4b0b      	ldr	r3, [pc, #44]	; (8002128 <MX_USART3_UART_Init+0x4c>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002100:	4b09      	ldr	r3, [pc, #36]	; (8002128 <MX_USART3_UART_Init+0x4c>)
 8002102:	220c      	movs	r2, #12
 8002104:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002106:	4b08      	ldr	r3, [pc, #32]	; (8002128 <MX_USART3_UART_Init+0x4c>)
 8002108:	2200      	movs	r2, #0
 800210a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800210c:	4b06      	ldr	r3, [pc, #24]	; (8002128 <MX_USART3_UART_Init+0x4c>)
 800210e:	2200      	movs	r2, #0
 8002110:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002112:	4805      	ldr	r0, [pc, #20]	; (8002128 <MX_USART3_UART_Init+0x4c>)
 8002114:	f004 fd1c 	bl	8006b50 <HAL_UART_Init>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800211e:	f000 fa09 	bl	8002534 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002122:	bf00      	nop
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	200003c8 	.word	0x200003c8
 800212c:	40004800 	.word	0x40004800

08002130 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	607b      	str	r3, [r7, #4]
 800213a:	4b0c      	ldr	r3, [pc, #48]	; (800216c <MX_DMA_Init+0x3c>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	4a0b      	ldr	r2, [pc, #44]	; (800216c <MX_DMA_Init+0x3c>)
 8002140:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002144:	6313      	str	r3, [r2, #48]	; 0x30
 8002146:	4b09      	ldr	r3, [pc, #36]	; (800216c <MX_DMA_Init+0x3c>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800214e:	607b      	str	r3, [r7, #4]
 8002150:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8002152:	2200      	movs	r2, #0
 8002154:	2105      	movs	r1, #5
 8002156:	200c      	movs	r0, #12
 8002158:	f001 f99f 	bl	800349a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800215c:	200c      	movs	r0, #12
 800215e:	f001 f9b8 	bl	80034d2 <HAL_NVIC_EnableIRQ>

}
 8002162:	bf00      	nop
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	40023800 	.word	0x40023800

08002170 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b08a      	sub	sp, #40	; 0x28
 8002174:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002176:	f107 0314 	add.w	r3, r7, #20
 800217a:	2200      	movs	r2, #0
 800217c:	601a      	str	r2, [r3, #0]
 800217e:	605a      	str	r2, [r3, #4]
 8002180:	609a      	str	r2, [r3, #8]
 8002182:	60da      	str	r2, [r3, #12]
 8002184:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	613b      	str	r3, [r7, #16]
 800218a:	4b3f      	ldr	r3, [pc, #252]	; (8002288 <MX_GPIO_Init+0x118>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218e:	4a3e      	ldr	r2, [pc, #248]	; (8002288 <MX_GPIO_Init+0x118>)
 8002190:	f043 0310 	orr.w	r3, r3, #16
 8002194:	6313      	str	r3, [r2, #48]	; 0x30
 8002196:	4b3c      	ldr	r3, [pc, #240]	; (8002288 <MX_GPIO_Init+0x118>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219a:	f003 0310 	and.w	r3, r3, #16
 800219e:	613b      	str	r3, [r7, #16]
 80021a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	4b38      	ldr	r3, [pc, #224]	; (8002288 <MX_GPIO_Init+0x118>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021aa:	4a37      	ldr	r2, [pc, #220]	; (8002288 <MX_GPIO_Init+0x118>)
 80021ac:	f043 0302 	orr.w	r3, r3, #2
 80021b0:	6313      	str	r3, [r2, #48]	; 0x30
 80021b2:	4b35      	ldr	r3, [pc, #212]	; (8002288 <MX_GPIO_Init+0x118>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	f003 0302 	and.w	r3, r3, #2
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	60bb      	str	r3, [r7, #8]
 80021c2:	4b31      	ldr	r3, [pc, #196]	; (8002288 <MX_GPIO_Init+0x118>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c6:	4a30      	ldr	r2, [pc, #192]	; (8002288 <MX_GPIO_Init+0x118>)
 80021c8:	f043 0308 	orr.w	r3, r3, #8
 80021cc:	6313      	str	r3, [r2, #48]	; 0x30
 80021ce:	4b2e      	ldr	r3, [pc, #184]	; (8002288 <MX_GPIO_Init+0x118>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d2:	f003 0308 	and.w	r3, r3, #8
 80021d6:	60bb      	str	r3, [r7, #8]
 80021d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021da:	2300      	movs	r3, #0
 80021dc:	607b      	str	r3, [r7, #4]
 80021de:	4b2a      	ldr	r3, [pc, #168]	; (8002288 <MX_GPIO_Init+0x118>)
 80021e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e2:	4a29      	ldr	r2, [pc, #164]	; (8002288 <MX_GPIO_Init+0x118>)
 80021e4:	f043 0304 	orr.w	r3, r3, #4
 80021e8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ea:	4b27      	ldr	r3, [pc, #156]	; (8002288 <MX_GPIO_Init+0x118>)
 80021ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ee:	f003 0304 	and.w	r3, r3, #4
 80021f2:	607b      	str	r3, [r7, #4]
 80021f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f6:	2300      	movs	r3, #0
 80021f8:	603b      	str	r3, [r7, #0]
 80021fa:	4b23      	ldr	r3, [pc, #140]	; (8002288 <MX_GPIO_Init+0x118>)
 80021fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fe:	4a22      	ldr	r2, [pc, #136]	; (8002288 <MX_GPIO_Init+0x118>)
 8002200:	f043 0301 	orr.w	r3, r3, #1
 8002204:	6313      	str	r3, [r2, #48]	; 0x30
 8002206:	4b20      	ldr	r3, [pc, #128]	; (8002288 <MX_GPIO_Init+0x118>)
 8002208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220a:	f003 0301 	and.w	r3, r3, #1
 800220e:	603b      	str	r3, [r7, #0]
 8002210:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8002212:	2200      	movs	r2, #0
 8002214:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002218:	481c      	ldr	r0, [pc, #112]	; (800228c <MX_GPIO_Init+0x11c>)
 800221a:	f001 ff13 	bl	8004044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_DC_Pin_Pin|OLED_RES_Pin_Pin|OLED_SDA_Pin_Pin|OLED_SCL_Pin_Pin, GPIO_PIN_RESET);
 800221e:	2200      	movs	r2, #0
 8002220:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 8002224:	481a      	ldr	r0, [pc, #104]	; (8002290 <MX_GPIO_Init+0x120>)
 8002226:	f001 ff0d 	bl	8004044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 800222a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800222e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002230:	2301      	movs	r3, #1
 8002232:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002234:	2300      	movs	r3, #0
 8002236:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002238:	2300      	movs	r3, #0
 800223a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 800223c:	f107 0314 	add.w	r3, r7, #20
 8002240:	4619      	mov	r1, r3
 8002242:	4812      	ldr	r0, [pc, #72]	; (800228c <MX_GPIO_Init+0x11c>)
 8002244:	f001 fd62 	bl	8003d0c <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin_Pin OLED_RES_Pin_Pin OLED_SDA_Pin_Pin OLED_SCL_Pin_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin_Pin|OLED_RES_Pin_Pin|OLED_SDA_Pin_Pin|OLED_SCL_Pin_Pin;
 8002248:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 800224c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800224e:	2301      	movs	r3, #1
 8002250:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002252:	2300      	movs	r3, #0
 8002254:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002256:	2300      	movs	r3, #0
 8002258:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800225a:	f107 0314 	add.w	r3, r7, #20
 800225e:	4619      	mov	r1, r3
 8002260:	480b      	ldr	r0, [pc, #44]	; (8002290 <MX_GPIO_Init+0x120>)
 8002262:	f001 fd53 	bl	8003d0c <HAL_GPIO_Init>

  /*Configure GPIO pins : Left_IR_Pin Right_IR_Pin */
  GPIO_InitStruct.Pin = Left_IR_Pin|Right_IR_Pin;
 8002266:	f44f 7310 	mov.w	r3, #576	; 0x240
 800226a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800226c:	2300      	movs	r3, #0
 800226e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002270:	2300      	movs	r3, #0
 8002272:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002274:	f107 0314 	add.w	r3, r7, #20
 8002278:	4619      	mov	r1, r3
 800227a:	4806      	ldr	r0, [pc, #24]	; (8002294 <MX_GPIO_Init+0x124>)
 800227c:	f001 fd46 	bl	8003d0c <HAL_GPIO_Init>

}
 8002280:	bf00      	nop
 8002282:	3728      	adds	r7, #40	; 0x28
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	40023800 	.word	0x40023800
 800228c:	40021000 	.word	0x40021000
 8002290:	40020c00 	.word	0x40020c00
 8002294:	40020800 	.word	0x40020800

08002298 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */


  for(;;)
  {
	  uint8_t ch = 'A';
 80022a0:	2341      	movs	r3, #65	; 0x41
 80022a2:	73fb      	strb	r3, [r7, #15]
	  for(;;)
	  {
		//HAL_UART_Transmit(&huart3, (uint8_t *) &ch, 1, 0xFFFF); // send instruction
		if (ch<'Z'){
 80022a4:	7bfb      	ldrb	r3, [r7, #15]
 80022a6:	2b59      	cmp	r3, #89	; 0x59
 80022a8:	d803      	bhi.n	80022b2 <StartDefaultTask+0x1a>
			ch++;
 80022aa:	7bfb      	ldrb	r3, [r7, #15]
 80022ac:	3301      	adds	r3, #1
 80022ae:	73fb      	strb	r3, [r7, #15]
 80022b0:	e001      	b.n	80022b6 <StartDefaultTask+0x1e>
		}
		else{
			ch='A';
 80022b2:	2341      	movs	r3, #65	; 0x41
 80022b4:	73fb      	strb	r3, [r7, #15]
		}
		//sprintf(display_buf, "%c\0", ch);
		//HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
	    osDelay(1000);
 80022b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022ba:	f005 fff1 	bl	80082a0 <osDelay>
		if (ch<'Z'){
 80022be:	e7f1      	b.n	80022a4 <StartDefaultTask+0xc>

080022c0 <encoder>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoder */
void encoder(void *argument)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b090      	sub	sp, #64	; 0x40
 80022c4:	af02      	add	r7, sp, #8
 80022c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoder */
	int16_t CA, CB, prevCA, prevCB; // this might have to be unsigned for the pid controller. TODO
	int32_t Adiff, Bdiff;
	int32_t Adiffraw, Bdiffraw;

	char buf[20] = "TESTING!";
 80022c8:	4a3f      	ldr	r2, [pc, #252]	; (80023c8 <encoder+0x108>)
 80022ca:	f107 0308 	add.w	r3, r7, #8
 80022ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80022d0:	c303      	stmia	r3!, {r0, r1}
 80022d2:	701a      	strb	r2, [r3, #0]
 80022d4:	f107 0311 	add.w	r3, r7, #17
 80022d8:	2200      	movs	r2, #0
 80022da:	601a      	str	r2, [r3, #0]
 80022dc:	605a      	str	r2, [r3, #4]
 80022de:	f8c3 2007 	str.w	r2, [r3, #7]

	prevCA = __HAL_TIM_GET_COUNTER(&htim2);
 80022e2:	4b3a      	ldr	r3, [pc, #232]	; (80023cc <encoder+0x10c>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e8:	86fb      	strh	r3, [r7, #54]	; 0x36
	prevCB = __HAL_TIM_GET_COUNTER(&htim3);
 80022ea:	4b39      	ldr	r3, [pc, #228]	; (80023d0 <encoder+0x110>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f0:	86bb      	strh	r3, [r7, #52]	; 0x34

  /* Infinite loop */
  for(;;)
  {
	  //motor A
	  CA = __HAL_TIM_GET_COUNTER(&htim2);
 80022f2:	4b36      	ldr	r3, [pc, #216]	; (80023cc <encoder+0x10c>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f8:	867b      	strh	r3, [r7, #50]	; 0x32
	  Adiffraw = (int16_t) CA - prevCA;
 80022fa:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 80022fe:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	62fb      	str	r3, [r7, #44]	; 0x2c
	  }
	  if (Adiffraw < -32767){
		  Adiff = Adiffraw + 65536;
	  }
	  */
	  prevCA = CA;
 8002306:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002308:	86fb      	strh	r3, [r7, #54]	; 0x36

	  //motor B
	  CB = __HAL_TIM_GET_COUNTER(&htim3);
 800230a:	4b31      	ldr	r3, [pc, #196]	; (80023d0 <encoder+0x110>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002310:	857b      	strh	r3, [r7, #42]	; 0x2a
	  Bdiffraw = (int16_t) CB - prevCB;
 8002312:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 8002316:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	627b      	str	r3, [r7, #36]	; 0x24
	  }
	  if (Bdiffraw < -32767){
		  Bdiff = Bdiffraw + 65536;
	  }
	  */
	  prevCB = CB;
 800231e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002320:	86bb      	strh	r3, [r7, #52]	; 0x34

	  Adist += (float)Adiffraw / ENCODER_COUNTS_PER_REVOLUTION * WHEEL_CIRCUMFERENCE_CM;
 8002322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002324:	ee07 3a90 	vmov	s15, r3
 8002328:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800232c:	eddf 6a29 	vldr	s13, [pc, #164]	; 80023d4 <encoder+0x114>
 8002330:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002334:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80023d8 <encoder+0x118>
 8002338:	ee27 7a87 	vmul.f32	s14, s15, s14
 800233c:	4b27      	ldr	r3, [pc, #156]	; (80023dc <encoder+0x11c>)
 800233e:	edd3 7a00 	vldr	s15, [r3]
 8002342:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002346:	4b25      	ldr	r3, [pc, #148]	; (80023dc <encoder+0x11c>)
 8002348:	edc3 7a00 	vstr	s15, [r3]
	  //Adist += (float)Adiff / ENCODER_COUNTS_PER_REVOLUTION * WHEEL_CIRCUMFERENCE_CM;
	  Bdist -= (float)Bdiffraw / ENCODER_COUNTS_PER_REVOLUTION * WHEEL_CIRCUMFERENCE_CM;
 800234c:	4b24      	ldr	r3, [pc, #144]	; (80023e0 <encoder+0x120>)
 800234e:	ed93 7a00 	vldr	s14, [r3]
 8002352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002354:	ee07 3a90 	vmov	s15, r3
 8002358:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800235c:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 80023d4 <encoder+0x114>
 8002360:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002364:	eddf 6a1c 	vldr	s13, [pc, #112]	; 80023d8 <encoder+0x118>
 8002368:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800236c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002370:	4b1b      	ldr	r3, [pc, #108]	; (80023e0 <encoder+0x120>)
 8002372:	edc3 7a00 	vstr	s15, [r3]
	//	  CB = 65536;
	 // }
	  //Bdist = (65536 - CB) / ENCODER_COUNTS_PER_REVOLUTION * WHEEL_CIRCUMFERENCE_CM;
	  //Bdist = -CB / ENCODER_COUNTS_PER_REVOLUTION * WHEEL_CIRCUMFERENCE_CM;

	  average_dist = (Adist + Bdist) / 2; // TODO: PID!!!! PID!!
 8002376:	4b19      	ldr	r3, [pc, #100]	; (80023dc <encoder+0x11c>)
 8002378:	ed93 7a00 	vldr	s14, [r3]
 800237c:	4b18      	ldr	r3, [pc, #96]	; (80023e0 <encoder+0x120>)
 800237e:	edd3 7a00 	vldr	s15, [r3]
 8002382:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002386:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800238a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800238e:	4b15      	ldr	r3, [pc, #84]	; (80023e4 <encoder+0x124>)
 8002390:	edc3 7a00 	vstr	s15, [r3]
	  //itoa(Adist * 1000, buf, 10);
	  sprintf(buf, "%d %d Dist: %d", (int)Adiff, (int)Bdiff, (int) average_dist);
 8002394:	4b13      	ldr	r3, [pc, #76]	; (80023e4 <encoder+0x124>)
 8002396:	edd3 7a00 	vldr	s15, [r3]
 800239a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800239e:	ee17 3a90 	vmov	r3, s15
 80023a2:	f107 0008 	add.w	r0, r7, #8
 80023a6:	9300      	str	r3, [sp, #0]
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	6a3a      	ldr	r2, [r7, #32]
 80023ac:	490e      	ldr	r1, [pc, #56]	; (80023e8 <encoder+0x128>)
 80023ae:	f009 f903 	bl	800b5b8 <siprintf>
	  //OLED_ShowString(10,20, buf);
	  display(buf, 3);
 80023b2:	f107 0308 	add.w	r3, r7, #8
 80023b6:	2103      	movs	r1, #3
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7fe fd87 	bl	8000ecc <display>
		if (speedA > 7199) speedA = 7199;
		if (speedA < 0) speedA = 0;
		if (speedB > 7199) speedB = 7199;
		if (speedB < 0) speedB = 0;
	*/
	  vTaskDelay(pdMS_TO_TICKS(1));
 80023be:	2001      	movs	r0, #1
 80023c0:	f006 ff3a 	bl	8009238 <vTaskDelay>
	  CA = __HAL_TIM_GET_COUNTER(&htim2);
 80023c4:	e795      	b.n	80022f2 <encoder+0x32>
 80023c6:	bf00      	nop
 80023c8:	0800e648 	.word	0x0800e648
 80023cc:	20000260 	.word	0x20000260
 80023d0:	200002a8 	.word	0x200002a8
 80023d4:	44408000 	.word	0x44408000
 80023d8:	41a347ae 	.word	0x41a347ae
 80023dc:	20000570 	.word	0x20000570
 80023e0:	20000574 	.word	0x20000574
 80023e4:	20000578 	.word	0x20000578
 80023e8:	0800e638 	.word	0x0800e638

080023ec <readICM>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readICM */
void readICM(void *argument)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b0a0      	sub	sp, #128	; 0x80
 80023f0:	af02      	add	r7, sp, #8
 80023f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readICM */

	// https://invensense.tdk.com/wp-content/uploads/2016/06/DS-000189-ICM-20948-v1.3.pdf

	uint8_t z_reg_addr = 0x37;    // start from GYRO_ZOUT_H
 80023f4:	2337      	movs	r3, #55	; 0x37
 80023f6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t y_reg_addr = 0x35;
 80023fa:	2335      	movs	r3, #53	; 0x35
 80023fc:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
	uint8_t x_reg_addr = 0x33;
 8002400:	2333      	movs	r3, #51	; 0x33
 8002402:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
	uint8_t rawData[2];         // to store MSB and LSB
	int16_t gyro_x_raw, gyro_y_raw, gyro_z_raw;
	float gyro_z_dps;
	float gyro_bias = 0.0f;
 8002406:	f04f 0300 	mov.w	r3, #0
 800240a:	667b      	str	r3, [r7, #100]	; 0x64

	float theta = 0.0f;
 800240c:	f04f 0300 	mov.w	r3, #0
 8002410:	673b      	str	r3, [r7, #112]	; 0x70
	char buf[20];
	char buf2[20];
//	int a;
	uint32_t currentTick;

	icm20948_init();
 8002412:	f7fe ff91 	bl	8001338 <icm20948_init>
	osDelay(1000); //delay to make sure ICM 20948 power up
 8002416:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800241a:	f005 ff41 	bl	80082a0 <osDelay>
	sprintf(buf, "bias %d", gyro_bias);
	display(buf, 1);
	osDelay(1000);
	*/

	lastTick = HAL_GetTick();
 800241e:	f000 ff31 	bl	8003284 <HAL_GetTick>
 8002422:	66f8      	str	r0, [r7, #108]	; 0x6c
	  // -------------- Gyroscope Readings ---------------------------------------
	// Read Z axis
	// send a byte to trigger read operation?
	  char errBuf[30];

	  if (HAL_I2C_Master_Transmit(&hi2c2, 0x68 << 1, &z_reg_addr, 1, 1000) != HAL_OK)
 8002424:	f107 0257 	add.w	r2, r7, #87	; 0x57
 8002428:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800242c:	9300      	str	r3, [sp, #0]
 800242e:	2301      	movs	r3, #1
 8002430:	21d0      	movs	r1, #208	; 0xd0
 8002432:	483a      	ldr	r0, [pc, #232]	; (800251c <readICM+0x130>)
 8002434:	f001 ff64 	bl	8004300 <HAL_I2C_Master_Transmit>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d011      	beq.n	8002462 <readICM+0x76>
	  {
	      uint32_t error = HAL_I2C_GetError(&hi2c2);
 800243e:	4837      	ldr	r0, [pc, #220]	; (800251c <readICM+0x130>)
 8002440:	f002 fb7c 	bl	8004b3c <HAL_I2C_GetError>
 8002444:	6638      	str	r0, [r7, #96]	; 0x60

	      sprintf(errBuf, "I2C ERR: 0x%lX", error);
 8002446:	f107 030c 	add.w	r3, r7, #12
 800244a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800244c:	4934      	ldr	r1, [pc, #208]	; (8002520 <readICM+0x134>)
 800244e:	4618      	mov	r0, r3
 8002450:	f009 f8b2 	bl	800b5b8 <siprintf>
	      OLED_ShowString(10, 40, errBuf);
 8002454:	f107 030c 	add.w	r3, r7, #12
 8002458:	461a      	mov	r2, r3
 800245a:	2128      	movs	r1, #40	; 0x28
 800245c:	200a      	movs	r0, #10
 800245e:	f000 fdeb 	bl	8003038 <OLED_ShowString>
	  }
	// Read 2 hex bytes (MSB + LSB)
	if (HAL_I2C_Master_Receive(&hi2c2, 0x68 << 1, rawData, 2, 1000)!=HAL_OK){
 8002462:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8002466:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800246a:	9300      	str	r3, [sp, #0]
 800246c:	2302      	movs	r3, #2
 800246e:	21d0      	movs	r1, #208	; 0xd0
 8002470:	482a      	ldr	r0, [pc, #168]	; (800251c <readICM+0x130>)
 8002472:	f002 f843 	bl	80044fc <HAL_I2C_Master_Receive>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d004      	beq.n	8002486 <readICM+0x9a>
		OLED_ShowString(10, 40, "ERROR 1");
 800247c:	4a29      	ldr	r2, [pc, #164]	; (8002524 <readICM+0x138>)
 800247e:	2128      	movs	r1, #40	; 0x28
 8002480:	200a      	movs	r0, #10
 8002482:	f000 fdd9 	bl	8003038 <OLED_ShowString>
	}
	// Combine into signed 16-bit value
	gyro_z_raw = (int16_t)((rawData[0] << 8) | rawData[1]);
 8002486:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800248a:	021b      	lsls	r3, r3, #8
 800248c:	b21a      	sxth	r2, r3
 800248e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8002492:	b21b      	sxth	r3, r3
 8002494:	4313      	orrs	r3, r2
 8002496:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	gyro_z_dps = gyro_z_raw / 131.0f; // convert to degrees per sec
 800249a:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 800249e:	ee07 3a90 	vmov	s15, r3
 80024a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024a6:	eddf 6a20 	vldr	s13, [pc, #128]	; 8002528 <readICM+0x13c>
 80024aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024ae:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74

	if(fabs(gyro_z_dps) < 0.5f){ // noise?
 80024b2:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80024b6:	eef0 7ae7 	vabs.f32	s15, s15
 80024ba:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80024be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024c6:	d502      	bpl.n	80024ce <readICM+0xe2>
		gyro_z_dps = 0.0f;
 80024c8:	f04f 0300 	mov.w	r3, #0
 80024cc:	677b      	str	r3, [r7, #116]	; 0x74
	}

	currentTick = HAL_GetTick();
 80024ce:	f000 fed9 	bl	8003284 <HAL_GetTick>
 80024d2:	65b8      	str	r0, [r7, #88]	; 0x58
	theta += gyro_z_dps * ((currentTick - lastTick) / 1000.0f);
 80024d4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80024d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	ee07 3a90 	vmov	s15, r3
 80024de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024e2:	eddf 6a12 	vldr	s13, [pc, #72]	; 800252c <readICM+0x140>
 80024e6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80024ea:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80024ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024f2:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 80024f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024fa:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
	lastTick = currentTick;
 80024fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002500:	66fb      	str	r3, [r7, #108]	; 0x6c

	//display(theta, 1);
	turned_angle = theta;
 8002502:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002506:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800250a:	ee17 2a90 	vmov	r2, s15
 800250e:	4b08      	ldr	r3, [pc, #32]	; (8002530 <readICM+0x144>)
 8002510:	601a      	str	r2, [r3, #0]
//	HAL_UART_Transmit(&huart3,(uint8_t *)buf,strlen(buf),0xFFFF);
	// ------------------ End of Gyroscope Readings -------------------------------

//	sprintf(buf, "%3d", a);
//	OLED_ShowString(10, 20, buf);
	osDelay(10);
 8002512:	200a      	movs	r0, #10
 8002514:	f005 fec4 	bl	80082a0 <osDelay>
  {
 8002518:	e784      	b.n	8002424 <readICM+0x38>
 800251a:	bf00      	nop
 800251c:	2000020c 	.word	0x2000020c
 8002520:	0800e65c 	.word	0x0800e65c
 8002524:	0800e66c 	.word	0x0800e66c
 8002528:	43030000 	.word	0x43030000
 800252c:	447a0000 	.word	0x447a0000
 8002530:	20000564 	.word	0x20000564

08002534 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002538:	b672      	cpsid	i
}
 800253a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800253c:	e7fe      	b.n	800253c <Error_Handler+0x8>

0800253e <pid_reset>:
#include "pid.h"

void pid_reset(PidDef *def) {
 800253e:	b480      	push	{r7}
 8002540:	b083      	sub	sp, #12
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
	def->errorArea = 0;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f04f 0200 	mov.w	r2, #0
 800254c:	605a      	str	r2, [r3, #4]
	def->errorOld = 0;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	f04f 0200 	mov.w	r2, #0
 8002554:	601a      	str	r2, [r3, #0]
}
 8002556:	bf00      	nop
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr

08002562 <pid_init>:

void pid_init(PidDef *def, float Kp, float Ki, float Kd) {
 8002562:	b580      	push	{r7, lr}
 8002564:	b084      	sub	sp, #16
 8002566:	af00      	add	r7, sp, #0
 8002568:	60f8      	str	r0, [r7, #12]
 800256a:	ed87 0a02 	vstr	s0, [r7, #8]
 800256e:	edc7 0a01 	vstr	s1, [r7, #4]
 8002572:	ed87 1a00 	vstr	s2, [r7]
	pid_reset(def);
 8002576:	68f8      	ldr	r0, [r7, #12]
 8002578:	f7ff ffe1 	bl	800253e <pid_reset>

	def->Kp = Kp;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	68ba      	ldr	r2, [r7, #8]
 8002580:	609a      	str	r2, [r3, #8]
	def->Ki = Ki;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	60da      	str	r2, [r3, #12]
	def->Kd = Kd;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	683a      	ldr	r2, [r7, #0]
 800258c:	611a      	str	r2, [r3, #16]
}
 800258e:	bf00      	nop
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
	...

08002598 <IR_Sensors_Init>:
#include "sensor.h"

void IR_Sensors_Init(void){
 8002598:	b580      	push	{r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af00      	add	r7, sp, #0
  // Both pins are on Port C
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800259e:	2300      	movs	r3, #0
 80025a0:	603b      	str	r3, [r7, #0]
 80025a2:	4b16      	ldr	r3, [pc, #88]	; (80025fc <IR_Sensors_Init+0x64>)
 80025a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a6:	4a15      	ldr	r2, [pc, #84]	; (80025fc <IR_Sensors_Init+0x64>)
 80025a8:	f043 0304 	orr.w	r3, r3, #4
 80025ac:	6313      	str	r3, [r2, #48]	; 0x30
 80025ae:	4b13      	ldr	r3, [pc, #76]	; (80025fc <IR_Sensors_Init+0x64>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	f003 0304 	and.w	r3, r3, #4
 80025b6:	603b      	str	r3, [r7, #0]
 80025b8:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef g = {0};
 80025ba:	1d3b      	adds	r3, r7, #4
 80025bc:	2200      	movs	r2, #0
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	605a      	str	r2, [r3, #4]
 80025c2:	609a      	str	r2, [r3, #8]
 80025c4:	60da      	str	r2, [r3, #12]
 80025c6:	611a      	str	r2, [r3, #16]
  g.Mode  = GPIO_MODE_INPUT;
 80025c8:	2300      	movs	r3, #0
 80025ca:	60bb      	str	r3, [r7, #8]
  g.Pull  = GPIO_NOPULL;          // If your module is open-drain, use GPIO_PULLUP
 80025cc:	2300      	movs	r3, #0
 80025ce:	60fb      	str	r3, [r7, #12]
  g.Speed = GPIO_SPEED_FREQ_LOW;
 80025d0:	2300      	movs	r3, #0
 80025d2:	613b      	str	r3, [r7, #16]

  // LEFT -> PC6
  g.Pin = IR_LEFT_Pin;
 80025d4:	2340      	movs	r3, #64	; 0x40
 80025d6:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(IR_LEFT_GPIO_Port, &g);
 80025d8:	1d3b      	adds	r3, r7, #4
 80025da:	4619      	mov	r1, r3
 80025dc:	4808      	ldr	r0, [pc, #32]	; (8002600 <IR_Sensors_Init+0x68>)
 80025de:	f001 fb95 	bl	8003d0c <HAL_GPIO_Init>

  // RIGHT -> PC9
  g.Pin = IR_RIGHT_Pin;
 80025e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025e6:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(IR_RIGHT_GPIO_Port, &g);
 80025e8:	1d3b      	adds	r3, r7, #4
 80025ea:	4619      	mov	r1, r3
 80025ec:	4804      	ldr	r0, [pc, #16]	; (8002600 <IR_Sensors_Init+0x68>)
 80025ee:	f001 fb8d 	bl	8003d0c <HAL_GPIO_Init>
}
 80025f2:	bf00      	nop
 80025f4:	3718      	adds	r7, #24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	40023800 	.word	0x40023800
 8002600:	40020800 	.word	0x40020800

08002604 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800260a:	2300      	movs	r3, #0
 800260c:	607b      	str	r3, [r7, #4]
 800260e:	4b12      	ldr	r3, [pc, #72]	; (8002658 <HAL_MspInit+0x54>)
 8002610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002612:	4a11      	ldr	r2, [pc, #68]	; (8002658 <HAL_MspInit+0x54>)
 8002614:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002618:	6453      	str	r3, [r2, #68]	; 0x44
 800261a:	4b0f      	ldr	r3, [pc, #60]	; (8002658 <HAL_MspInit+0x54>)
 800261c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800261e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002622:	607b      	str	r3, [r7, #4]
 8002624:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002626:	2300      	movs	r3, #0
 8002628:	603b      	str	r3, [r7, #0]
 800262a:	4b0b      	ldr	r3, [pc, #44]	; (8002658 <HAL_MspInit+0x54>)
 800262c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262e:	4a0a      	ldr	r2, [pc, #40]	; (8002658 <HAL_MspInit+0x54>)
 8002630:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002634:	6413      	str	r3, [r2, #64]	; 0x40
 8002636:	4b08      	ldr	r3, [pc, #32]	; (8002658 <HAL_MspInit+0x54>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800263e:	603b      	str	r3, [r7, #0]
 8002640:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002642:	2200      	movs	r2, #0
 8002644:	210f      	movs	r1, #15
 8002646:	f06f 0001 	mvn.w	r0, #1
 800264a:	f000 ff26 	bl	800349a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	40023800 	.word	0x40023800

0800265c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b08a      	sub	sp, #40	; 0x28
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002664:	f107 0314 	add.w	r3, r7, #20
 8002668:	2200      	movs	r2, #0
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	605a      	str	r2, [r3, #4]
 800266e:	609a      	str	r2, [r3, #8]
 8002670:	60da      	str	r2, [r3, #12]
 8002672:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a19      	ldr	r2, [pc, #100]	; (80026e0 <HAL_I2C_MspInit+0x84>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d12c      	bne.n	80026d8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800267e:	2300      	movs	r3, #0
 8002680:	613b      	str	r3, [r7, #16]
 8002682:	4b18      	ldr	r3, [pc, #96]	; (80026e4 <HAL_I2C_MspInit+0x88>)
 8002684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002686:	4a17      	ldr	r2, [pc, #92]	; (80026e4 <HAL_I2C_MspInit+0x88>)
 8002688:	f043 0302 	orr.w	r3, r3, #2
 800268c:	6313      	str	r3, [r2, #48]	; 0x30
 800268e:	4b15      	ldr	r3, [pc, #84]	; (80026e4 <HAL_I2C_MspInit+0x88>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	613b      	str	r3, [r7, #16]
 8002698:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800269a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800269e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026a0:	2312      	movs	r3, #18
 80026a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a4:	2300      	movs	r3, #0
 80026a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026a8:	2303      	movs	r3, #3
 80026aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80026ac:	2304      	movs	r3, #4
 80026ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026b0:	f107 0314 	add.w	r3, r7, #20
 80026b4:	4619      	mov	r1, r3
 80026b6:	480c      	ldr	r0, [pc, #48]	; (80026e8 <HAL_I2C_MspInit+0x8c>)
 80026b8:	f001 fb28 	bl	8003d0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80026bc:	2300      	movs	r3, #0
 80026be:	60fb      	str	r3, [r7, #12]
 80026c0:	4b08      	ldr	r3, [pc, #32]	; (80026e4 <HAL_I2C_MspInit+0x88>)
 80026c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c4:	4a07      	ldr	r2, [pc, #28]	; (80026e4 <HAL_I2C_MspInit+0x88>)
 80026c6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80026ca:	6413      	str	r3, [r2, #64]	; 0x40
 80026cc:	4b05      	ldr	r3, [pc, #20]	; (80026e4 <HAL_I2C_MspInit+0x88>)
 80026ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80026d8:	bf00      	nop
 80026da:	3728      	adds	r7, #40	; 0x28
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40005800 	.word	0x40005800
 80026e4:	40023800 	.word	0x40023800
 80026e8:	40020400 	.word	0x40020400

080026ec <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b08c      	sub	sp, #48	; 0x30
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026f4:	f107 031c 	add.w	r3, r7, #28
 80026f8:	2200      	movs	r2, #0
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	605a      	str	r2, [r3, #4]
 80026fe:	609a      	str	r2, [r3, #8]
 8002700:	60da      	str	r2, [r3, #12]
 8002702:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800270c:	d14b      	bne.n	80027a6 <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800270e:	2300      	movs	r3, #0
 8002710:	61bb      	str	r3, [r7, #24]
 8002712:	4b3f      	ldr	r3, [pc, #252]	; (8002810 <HAL_TIM_Encoder_MspInit+0x124>)
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002716:	4a3e      	ldr	r2, [pc, #248]	; (8002810 <HAL_TIM_Encoder_MspInit+0x124>)
 8002718:	f043 0301 	orr.w	r3, r3, #1
 800271c:	6413      	str	r3, [r2, #64]	; 0x40
 800271e:	4b3c      	ldr	r3, [pc, #240]	; (8002810 <HAL_TIM_Encoder_MspInit+0x124>)
 8002720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	61bb      	str	r3, [r7, #24]
 8002728:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	617b      	str	r3, [r7, #20]
 800272e:	4b38      	ldr	r3, [pc, #224]	; (8002810 <HAL_TIM_Encoder_MspInit+0x124>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002732:	4a37      	ldr	r2, [pc, #220]	; (8002810 <HAL_TIM_Encoder_MspInit+0x124>)
 8002734:	f043 0301 	orr.w	r3, r3, #1
 8002738:	6313      	str	r3, [r2, #48]	; 0x30
 800273a:	4b35      	ldr	r3, [pc, #212]	; (8002810 <HAL_TIM_Encoder_MspInit+0x124>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273e:	f003 0301 	and.w	r3, r3, #1
 8002742:	617b      	str	r3, [r7, #20]
 8002744:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002746:	2300      	movs	r3, #0
 8002748:	613b      	str	r3, [r7, #16]
 800274a:	4b31      	ldr	r3, [pc, #196]	; (8002810 <HAL_TIM_Encoder_MspInit+0x124>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	4a30      	ldr	r2, [pc, #192]	; (8002810 <HAL_TIM_Encoder_MspInit+0x124>)
 8002750:	f043 0302 	orr.w	r3, r3, #2
 8002754:	6313      	str	r3, [r2, #48]	; 0x30
 8002756:	4b2e      	ldr	r3, [pc, #184]	; (8002810 <HAL_TIM_Encoder_MspInit+0x124>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	613b      	str	r3, [r7, #16]
 8002760:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002762:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002766:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002768:	2302      	movs	r3, #2
 800276a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276c:	2300      	movs	r3, #0
 800276e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002770:	2300      	movs	r3, #0
 8002772:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002774:	2301      	movs	r3, #1
 8002776:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002778:	f107 031c 	add.w	r3, r7, #28
 800277c:	4619      	mov	r1, r3
 800277e:	4825      	ldr	r0, [pc, #148]	; (8002814 <HAL_TIM_Encoder_MspInit+0x128>)
 8002780:	f001 fac4 	bl	8003d0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002784:	2308      	movs	r3, #8
 8002786:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002788:	2302      	movs	r3, #2
 800278a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278c:	2300      	movs	r3, #0
 800278e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002790:	2300      	movs	r3, #0
 8002792:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002794:	2301      	movs	r3, #1
 8002796:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002798:	f107 031c 	add.w	r3, r7, #28
 800279c:	4619      	mov	r1, r3
 800279e:	481e      	ldr	r0, [pc, #120]	; (8002818 <HAL_TIM_Encoder_MspInit+0x12c>)
 80027a0:	f001 fab4 	bl	8003d0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80027a4:	e030      	b.n	8002808 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a1c      	ldr	r2, [pc, #112]	; (800281c <HAL_TIM_Encoder_MspInit+0x130>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d12b      	bne.n	8002808 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027b0:	2300      	movs	r3, #0
 80027b2:	60fb      	str	r3, [r7, #12]
 80027b4:	4b16      	ldr	r3, [pc, #88]	; (8002810 <HAL_TIM_Encoder_MspInit+0x124>)
 80027b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b8:	4a15      	ldr	r2, [pc, #84]	; (8002810 <HAL_TIM_Encoder_MspInit+0x124>)
 80027ba:	f043 0302 	orr.w	r3, r3, #2
 80027be:	6413      	str	r3, [r2, #64]	; 0x40
 80027c0:	4b13      	ldr	r3, [pc, #76]	; (8002810 <HAL_TIM_Encoder_MspInit+0x124>)
 80027c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c4:	f003 0302 	and.w	r3, r3, #2
 80027c8:	60fb      	str	r3, [r7, #12]
 80027ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027cc:	2300      	movs	r3, #0
 80027ce:	60bb      	str	r3, [r7, #8]
 80027d0:	4b0f      	ldr	r3, [pc, #60]	; (8002810 <HAL_TIM_Encoder_MspInit+0x124>)
 80027d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d4:	4a0e      	ldr	r2, [pc, #56]	; (8002810 <HAL_TIM_Encoder_MspInit+0x124>)
 80027d6:	f043 0302 	orr.w	r3, r3, #2
 80027da:	6313      	str	r3, [r2, #48]	; 0x30
 80027dc:	4b0c      	ldr	r3, [pc, #48]	; (8002810 <HAL_TIM_Encoder_MspInit+0x124>)
 80027de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e0:	f003 0302 	and.w	r3, r3, #2
 80027e4:	60bb      	str	r3, [r7, #8]
 80027e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80027e8:	2330      	movs	r3, #48	; 0x30
 80027ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ec:	2302      	movs	r3, #2
 80027ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f0:	2300      	movs	r3, #0
 80027f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f4:	2300      	movs	r3, #0
 80027f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80027f8:	2302      	movs	r3, #2
 80027fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027fc:	f107 031c 	add.w	r3, r7, #28
 8002800:	4619      	mov	r1, r3
 8002802:	4805      	ldr	r0, [pc, #20]	; (8002818 <HAL_TIM_Encoder_MspInit+0x12c>)
 8002804:	f001 fa82 	bl	8003d0c <HAL_GPIO_Init>
}
 8002808:	bf00      	nop
 800280a:	3730      	adds	r7, #48	; 0x30
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	40023800 	.word	0x40023800
 8002814:	40020000 	.word	0x40020000
 8002818:	40020400 	.word	0x40020400
 800281c:	40000400 	.word	0x40000400

08002820 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002820:	b480      	push	{r7}
 8002822:	b087      	sub	sp, #28
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a1f      	ldr	r2, [pc, #124]	; (80028ac <HAL_TIM_Base_MspInit+0x8c>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d10e      	bne.n	8002850 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002832:	2300      	movs	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
 8002836:	4b1e      	ldr	r3, [pc, #120]	; (80028b0 <HAL_TIM_Base_MspInit+0x90>)
 8002838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283a:	4a1d      	ldr	r2, [pc, #116]	; (80028b0 <HAL_TIM_Base_MspInit+0x90>)
 800283c:	f043 0304 	orr.w	r3, r3, #4
 8002840:	6413      	str	r3, [r2, #64]	; 0x40
 8002842:	4b1b      	ldr	r3, [pc, #108]	; (80028b0 <HAL_TIM_Base_MspInit+0x90>)
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	f003 0304 	and.w	r3, r3, #4
 800284a:	617b      	str	r3, [r7, #20]
 800284c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 800284e:	e026      	b.n	800289e <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM9)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a17      	ldr	r2, [pc, #92]	; (80028b4 <HAL_TIM_Base_MspInit+0x94>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d10e      	bne.n	8002878 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800285a:	2300      	movs	r3, #0
 800285c:	613b      	str	r3, [r7, #16]
 800285e:	4b14      	ldr	r3, [pc, #80]	; (80028b0 <HAL_TIM_Base_MspInit+0x90>)
 8002860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002862:	4a13      	ldr	r2, [pc, #76]	; (80028b0 <HAL_TIM_Base_MspInit+0x90>)
 8002864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002868:	6453      	str	r3, [r2, #68]	; 0x44
 800286a:	4b11      	ldr	r3, [pc, #68]	; (80028b0 <HAL_TIM_Base_MspInit+0x90>)
 800286c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002872:	613b      	str	r3, [r7, #16]
 8002874:	693b      	ldr	r3, [r7, #16]
}
 8002876:	e012      	b.n	800289e <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM12)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a0e      	ldr	r2, [pc, #56]	; (80028b8 <HAL_TIM_Base_MspInit+0x98>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d10d      	bne.n	800289e <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002882:	2300      	movs	r3, #0
 8002884:	60fb      	str	r3, [r7, #12]
 8002886:	4b0a      	ldr	r3, [pc, #40]	; (80028b0 <HAL_TIM_Base_MspInit+0x90>)
 8002888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288a:	4a09      	ldr	r2, [pc, #36]	; (80028b0 <HAL_TIM_Base_MspInit+0x90>)
 800288c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002890:	6413      	str	r3, [r2, #64]	; 0x40
 8002892:	4b07      	ldr	r3, [pc, #28]	; (80028b0 <HAL_TIM_Base_MspInit+0x90>)
 8002894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800289a:	60fb      	str	r3, [r7, #12]
 800289c:	68fb      	ldr	r3, [r7, #12]
}
 800289e:	bf00      	nop
 80028a0:	371c      	adds	r7, #28
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	40000800 	.word	0x40000800
 80028b0:	40023800 	.word	0x40023800
 80028b4:	40014000 	.word	0x40014000
 80028b8:	40001800 	.word	0x40001800

080028bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b08a      	sub	sp, #40	; 0x28
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c4:	f107 0314 	add.w	r3, r7, #20
 80028c8:	2200      	movs	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	605a      	str	r2, [r3, #4]
 80028ce:	609a      	str	r2, [r3, #8]
 80028d0:	60da      	str	r2, [r3, #12]
 80028d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a37      	ldr	r2, [pc, #220]	; (80029b8 <HAL_TIM_MspPostInit+0xfc>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d11f      	bne.n	800291e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028de:	2300      	movs	r3, #0
 80028e0:	613b      	str	r3, [r7, #16]
 80028e2:	4b36      	ldr	r3, [pc, #216]	; (80029bc <HAL_TIM_MspPostInit+0x100>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e6:	4a35      	ldr	r2, [pc, #212]	; (80029bc <HAL_TIM_MspPostInit+0x100>)
 80028e8:	f043 0302 	orr.w	r3, r3, #2
 80028ec:	6313      	str	r3, [r2, #48]	; 0x30
 80028ee:	4b33      	ldr	r3, [pc, #204]	; (80029bc <HAL_TIM_MspPostInit+0x100>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	613b      	str	r3, [r7, #16]
 80028f8:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80028fa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80028fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002900:	2302      	movs	r3, #2
 8002902:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002904:	2300      	movs	r3, #0
 8002906:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002908:	2300      	movs	r3, #0
 800290a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800290c:	2302      	movs	r3, #2
 800290e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002910:	f107 0314 	add.w	r3, r7, #20
 8002914:	4619      	mov	r1, r3
 8002916:	482a      	ldr	r0, [pc, #168]	; (80029c0 <HAL_TIM_MspPostInit+0x104>)
 8002918:	f001 f9f8 	bl	8003d0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800291c:	e047      	b.n	80029ae <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM9)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a28      	ldr	r2, [pc, #160]	; (80029c4 <HAL_TIM_MspPostInit+0x108>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d11e      	bne.n	8002966 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002928:	2300      	movs	r3, #0
 800292a:	60fb      	str	r3, [r7, #12]
 800292c:	4b23      	ldr	r3, [pc, #140]	; (80029bc <HAL_TIM_MspPostInit+0x100>)
 800292e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002930:	4a22      	ldr	r2, [pc, #136]	; (80029bc <HAL_TIM_MspPostInit+0x100>)
 8002932:	f043 0310 	orr.w	r3, r3, #16
 8002936:	6313      	str	r3, [r2, #48]	; 0x30
 8002938:	4b20      	ldr	r3, [pc, #128]	; (80029bc <HAL_TIM_MspPostInit+0x100>)
 800293a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293c:	f003 0310 	and.w	r3, r3, #16
 8002940:	60fb      	str	r3, [r7, #12]
 8002942:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002944:	2360      	movs	r3, #96	; 0x60
 8002946:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002948:	2302      	movs	r3, #2
 800294a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294c:	2300      	movs	r3, #0
 800294e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002950:	2300      	movs	r3, #0
 8002952:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002954:	2303      	movs	r3, #3
 8002956:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002958:	f107 0314 	add.w	r3, r7, #20
 800295c:	4619      	mov	r1, r3
 800295e:	481a      	ldr	r0, [pc, #104]	; (80029c8 <HAL_TIM_MspPostInit+0x10c>)
 8002960:	f001 f9d4 	bl	8003d0c <HAL_GPIO_Init>
}
 8002964:	e023      	b.n	80029ae <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM12)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a18      	ldr	r2, [pc, #96]	; (80029cc <HAL_TIM_MspPostInit+0x110>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d11e      	bne.n	80029ae <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002970:	2300      	movs	r3, #0
 8002972:	60bb      	str	r3, [r7, #8]
 8002974:	4b11      	ldr	r3, [pc, #68]	; (80029bc <HAL_TIM_MspPostInit+0x100>)
 8002976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002978:	4a10      	ldr	r2, [pc, #64]	; (80029bc <HAL_TIM_MspPostInit+0x100>)
 800297a:	f043 0302 	orr.w	r3, r3, #2
 800297e:	6313      	str	r3, [r2, #48]	; 0x30
 8002980:	4b0e      	ldr	r3, [pc, #56]	; (80029bc <HAL_TIM_MspPostInit+0x100>)
 8002982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002984:	f003 0302 	and.w	r3, r3, #2
 8002988:	60bb      	str	r3, [r7, #8]
 800298a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800298c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002990:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002992:	2302      	movs	r3, #2
 8002994:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002996:	2300      	movs	r3, #0
 8002998:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800299a:	2300      	movs	r3, #0
 800299c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800299e:	2309      	movs	r3, #9
 80029a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029a2:	f107 0314 	add.w	r3, r7, #20
 80029a6:	4619      	mov	r1, r3
 80029a8:	4805      	ldr	r0, [pc, #20]	; (80029c0 <HAL_TIM_MspPostInit+0x104>)
 80029aa:	f001 f9af 	bl	8003d0c <HAL_GPIO_Init>
}
 80029ae:	bf00      	nop
 80029b0:	3728      	adds	r7, #40	; 0x28
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	40000800 	.word	0x40000800
 80029bc:	40023800 	.word	0x40023800
 80029c0:	40020400 	.word	0x40020400
 80029c4:	40014000 	.word	0x40014000
 80029c8:	40021000 	.word	0x40021000
 80029cc:	40001800 	.word	0x40001800

080029d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b08a      	sub	sp, #40	; 0x28
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d8:	f107 0314 	add.w	r3, r7, #20
 80029dc:	2200      	movs	r2, #0
 80029de:	601a      	str	r2, [r3, #0]
 80029e0:	605a      	str	r2, [r3, #4]
 80029e2:	609a      	str	r2, [r3, #8]
 80029e4:	60da      	str	r2, [r3, #12]
 80029e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a34      	ldr	r2, [pc, #208]	; (8002ac0 <HAL_UART_MspInit+0xf0>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d162      	bne.n	8002ab8 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80029f2:	2300      	movs	r3, #0
 80029f4:	613b      	str	r3, [r7, #16]
 80029f6:	4b33      	ldr	r3, [pc, #204]	; (8002ac4 <HAL_UART_MspInit+0xf4>)
 80029f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fa:	4a32      	ldr	r2, [pc, #200]	; (8002ac4 <HAL_UART_MspInit+0xf4>)
 80029fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a00:	6413      	str	r3, [r2, #64]	; 0x40
 8002a02:	4b30      	ldr	r3, [pc, #192]	; (8002ac4 <HAL_UART_MspInit+0xf4>)
 8002a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a0a:	613b      	str	r3, [r7, #16]
 8002a0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a0e:	2300      	movs	r3, #0
 8002a10:	60fb      	str	r3, [r7, #12]
 8002a12:	4b2c      	ldr	r3, [pc, #176]	; (8002ac4 <HAL_UART_MspInit+0xf4>)
 8002a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a16:	4a2b      	ldr	r2, [pc, #172]	; (8002ac4 <HAL_UART_MspInit+0xf4>)
 8002a18:	f043 0308 	orr.w	r3, r3, #8
 8002a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a1e:	4b29      	ldr	r3, [pc, #164]	; (8002ac4 <HAL_UART_MspInit+0xf4>)
 8002a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a22:	f003 0308 	and.w	r3, r3, #8
 8002a26:	60fb      	str	r3, [r7, #12]
 8002a28:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002a2a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002a2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a30:	2302      	movs	r3, #2
 8002a32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a34:	2300      	movs	r3, #0
 8002a36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002a3c:	2307      	movs	r3, #7
 8002a3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a40:	f107 0314 	add.w	r3, r7, #20
 8002a44:	4619      	mov	r1, r3
 8002a46:	4820      	ldr	r0, [pc, #128]	; (8002ac8 <HAL_UART_MspInit+0xf8>)
 8002a48:	f001 f960 	bl	8003d0c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002a4c:	4b1f      	ldr	r3, [pc, #124]	; (8002acc <HAL_UART_MspInit+0xfc>)
 8002a4e:	4a20      	ldr	r2, [pc, #128]	; (8002ad0 <HAL_UART_MspInit+0x100>)
 8002a50:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002a52:	4b1e      	ldr	r3, [pc, #120]	; (8002acc <HAL_UART_MspInit+0xfc>)
 8002a54:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002a58:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a5a:	4b1c      	ldr	r3, [pc, #112]	; (8002acc <HAL_UART_MspInit+0xfc>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a60:	4b1a      	ldr	r3, [pc, #104]	; (8002acc <HAL_UART_MspInit+0xfc>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a66:	4b19      	ldr	r3, [pc, #100]	; (8002acc <HAL_UART_MspInit+0xfc>)
 8002a68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a6c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a6e:	4b17      	ldr	r3, [pc, #92]	; (8002acc <HAL_UART_MspInit+0xfc>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a74:	4b15      	ldr	r3, [pc, #84]	; (8002acc <HAL_UART_MspInit+0xfc>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002a7a:	4b14      	ldr	r3, [pc, #80]	; (8002acc <HAL_UART_MspInit+0xfc>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a80:	4b12      	ldr	r3, [pc, #72]	; (8002acc <HAL_UART_MspInit+0xfc>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a86:	4b11      	ldr	r3, [pc, #68]	; (8002acc <HAL_UART_MspInit+0xfc>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002a8c:	480f      	ldr	r0, [pc, #60]	; (8002acc <HAL_UART_MspInit+0xfc>)
 8002a8e:	f000 fd3b 	bl	8003508 <HAL_DMA_Init>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002a98:	f7ff fd4c 	bl	8002534 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	4a0b      	ldr	r2, [pc, #44]	; (8002acc <HAL_UART_MspInit+0xfc>)
 8002aa0:	639a      	str	r2, [r3, #56]	; 0x38
 8002aa2:	4a0a      	ldr	r2, [pc, #40]	; (8002acc <HAL_UART_MspInit+0xfc>)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	2105      	movs	r1, #5
 8002aac:	2027      	movs	r0, #39	; 0x27
 8002aae:	f000 fcf4 	bl	800349a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002ab2:	2027      	movs	r0, #39	; 0x27
 8002ab4:	f000 fd0d 	bl	80034d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002ab8:	bf00      	nop
 8002aba:	3728      	adds	r7, #40	; 0x28
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	40004800 	.word	0x40004800
 8002ac4:	40023800 	.word	0x40023800
 8002ac8:	40020c00 	.word	0x40020c00
 8002acc:	2000040c 	.word	0x2000040c
 8002ad0:	40026028 	.word	0x40026028

08002ad4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ad8:	e7fe      	b.n	8002ad8 <NMI_Handler+0x4>

08002ada <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ada:	b480      	push	{r7}
 8002adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ade:	e7fe      	b.n	8002ade <HardFault_Handler+0x4>

08002ae0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ae4:	e7fe      	b.n	8002ae4 <MemManage_Handler+0x4>

08002ae6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ae6:	b480      	push	{r7}
 8002ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002aea:	e7fe      	b.n	8002aea <BusFault_Handler+0x4>

08002aec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002aec:	b480      	push	{r7}
 8002aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002af0:	e7fe      	b.n	8002af0 <UsageFault_Handler+0x4>

08002af2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002af2:	b480      	push	{r7}
 8002af4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002af6:	bf00      	nop
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr

08002b00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b04:	f000 fbaa 	bl	800325c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002b08:	f007 f812 	bl	8009b30 <xTaskGetSchedulerState>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d001      	beq.n	8002b16 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002b12:	f007 fdf9 	bl	800a708 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b16:	bf00      	nop
 8002b18:	bd80      	pop	{r7, pc}
	...

08002b1c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002b20:	4802      	ldr	r0, [pc, #8]	; (8002b2c <DMA1_Stream1_IRQHandler+0x10>)
 8002b22:	f000 fe89 	bl	8003838 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002b26:	bf00      	nop
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	2000040c 	.word	0x2000040c

08002b30 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002b34:	4802      	ldr	r0, [pc, #8]	; (8002b40 <USART3_IRQHandler+0x10>)
 8002b36:	f004 f97f 	bl	8006e38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002b3a:	bf00      	nop
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	200003c8 	.word	0x200003c8

08002b44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0
	return 1;
 8002b48:	2301      	movs	r3, #1
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <_kill>:

int _kill(int pid, int sig)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002b5e:	f008 f84d 	bl	800abfc <__errno>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2216      	movs	r2, #22
 8002b66:	601a      	str	r2, [r3, #0]
	return -1;
 8002b68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <_exit>:

void _exit (int status)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002b7c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f7ff ffe7 	bl	8002b54 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002b86:	e7fe      	b.n	8002b86 <_exit+0x12>

08002b88 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b94:	2300      	movs	r3, #0
 8002b96:	617b      	str	r3, [r7, #20]
 8002b98:	e00a      	b.n	8002bb0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002b9a:	f3af 8000 	nop.w
 8002b9e:	4601      	mov	r1, r0
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	1c5a      	adds	r2, r3, #1
 8002ba4:	60ba      	str	r2, [r7, #8]
 8002ba6:	b2ca      	uxtb	r2, r1
 8002ba8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	3301      	adds	r3, #1
 8002bae:	617b      	str	r3, [r7, #20]
 8002bb0:	697a      	ldr	r2, [r7, #20]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	dbf0      	blt.n	8002b9a <_read+0x12>
	}

return len;
 8002bb8:	687b      	ldr	r3, [r7, #4]
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3718      	adds	r7, #24
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b086      	sub	sp, #24
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	60f8      	str	r0, [r7, #12]
 8002bca:	60b9      	str	r1, [r7, #8]
 8002bcc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bce:	2300      	movs	r3, #0
 8002bd0:	617b      	str	r3, [r7, #20]
 8002bd2:	e009      	b.n	8002be8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	1c5a      	adds	r2, r3, #1
 8002bd8:	60ba      	str	r2, [r7, #8]
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	3301      	adds	r3, #1
 8002be6:	617b      	str	r3, [r7, #20]
 8002be8:	697a      	ldr	r2, [r7, #20]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	dbf1      	blt.n	8002bd4 <_write+0x12>
	}
	return len;
 8002bf0:	687b      	ldr	r3, [r7, #4]
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3718      	adds	r7, #24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <_close>:

int _close(int file)
{
 8002bfa:	b480      	push	{r7}
 8002bfc:	b083      	sub	sp, #12
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
	return -1;
 8002c02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	370c      	adds	r7, #12
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr

08002c12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c12:	b480      	push	{r7}
 8002c14:	b083      	sub	sp, #12
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	6078      	str	r0, [r7, #4]
 8002c1a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c22:	605a      	str	r2, [r3, #4]
	return 0;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	370c      	adds	r7, #12
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr

08002c32 <_isatty>:

int _isatty(int file)
{
 8002c32:	b480      	push	{r7}
 8002c34:	b083      	sub	sp, #12
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
	return 1;
 8002c3a:	2301      	movs	r3, #1
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	370c      	adds	r7, #12
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	60b9      	str	r1, [r7, #8]
 8002c52:	607a      	str	r2, [r7, #4]
	return 0;
 8002c54:	2300      	movs	r3, #0
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3714      	adds	r7, #20
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
	...

08002c64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b086      	sub	sp, #24
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c6c:	4a14      	ldr	r2, [pc, #80]	; (8002cc0 <_sbrk+0x5c>)
 8002c6e:	4b15      	ldr	r3, [pc, #84]	; (8002cc4 <_sbrk+0x60>)
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c78:	4b13      	ldr	r3, [pc, #76]	; (8002cc8 <_sbrk+0x64>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d102      	bne.n	8002c86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c80:	4b11      	ldr	r3, [pc, #68]	; (8002cc8 <_sbrk+0x64>)
 8002c82:	4a12      	ldr	r2, [pc, #72]	; (8002ccc <_sbrk+0x68>)
 8002c84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c86:	4b10      	ldr	r3, [pc, #64]	; (8002cc8 <_sbrk+0x64>)
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	693a      	ldr	r2, [r7, #16]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d207      	bcs.n	8002ca4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c94:	f007 ffb2 	bl	800abfc <__errno>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	220c      	movs	r2, #12
 8002c9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8002ca2:	e009      	b.n	8002cb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ca4:	4b08      	ldr	r3, [pc, #32]	; (8002cc8 <_sbrk+0x64>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002caa:	4b07      	ldr	r3, [pc, #28]	; (8002cc8 <_sbrk+0x64>)
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4413      	add	r3, r2
 8002cb2:	4a05      	ldr	r2, [pc, #20]	; (8002cc8 <_sbrk+0x64>)
 8002cb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3718      	adds	r7, #24
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	20020000 	.word	0x20020000
 8002cc4:	00000400 	.word	0x00000400
 8002cc8:	20000594 	.word	0x20000594
 8002ccc:	20005300 	.word	0x20005300

08002cd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002cd4:	4b06      	ldr	r3, [pc, #24]	; (8002cf0 <SystemInit+0x20>)
 8002cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cda:	4a05      	ldr	r2, [pc, #20]	; (8002cf0 <SystemInit+0x20>)
 8002cdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ce0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ce4:	bf00      	nop
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	e000ed00 	.word	0xe000ed00

08002cf4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002cf4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d2c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002cf8:	480d      	ldr	r0, [pc, #52]	; (8002d30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002cfa:	490e      	ldr	r1, [pc, #56]	; (8002d34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002cfc:	4a0e      	ldr	r2, [pc, #56]	; (8002d38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002cfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d00:	e002      	b.n	8002d08 <LoopCopyDataInit>

08002d02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d06:	3304      	adds	r3, #4

08002d08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d0c:	d3f9      	bcc.n	8002d02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d0e:	4a0b      	ldr	r2, [pc, #44]	; (8002d3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d10:	4c0b      	ldr	r4, [pc, #44]	; (8002d40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d14:	e001      	b.n	8002d1a <LoopFillZerobss>

08002d16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d18:	3204      	adds	r2, #4

08002d1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d1c:	d3fb      	bcc.n	8002d16 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d1e:	f7ff ffd7 	bl	8002cd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d22:	f007 ff71 	bl	800ac08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d26:	f7fe fe65 	bl	80019f4 <main>
  bx  lr    
 8002d2a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002d2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d34:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002d38:	0800f6a0 	.word	0x0800f6a0
  ldr r2, =_sbss
 8002d3c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002d40:	200052fc 	.word	0x200052fc

08002d44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d44:	e7fe      	b.n	8002d44 <ADC_IRQHandler>
	...

08002d48 <OLED_Refresh_Gram>:

#include "oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8002d4e:	2300      	movs	r3, #0
 8002d50:	71fb      	strb	r3, [r7, #7]
 8002d52:	e026      	b.n	8002da2 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 8002d54:	79fb      	ldrb	r3, [r7, #7]
 8002d56:	3b50      	subs	r3, #80	; 0x50
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f000 f82b 	bl	8002db8 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 8002d62:	2100      	movs	r1, #0
 8002d64:	2000      	movs	r0, #0
 8002d66:	f000 f827 	bl	8002db8 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 8002d6a:	2100      	movs	r1, #0
 8002d6c:	2010      	movs	r0, #16
 8002d6e:	f000 f823 	bl	8002db8 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 8002d72:	2300      	movs	r3, #0
 8002d74:	71bb      	strb	r3, [r7, #6]
 8002d76:	e00d      	b.n	8002d94 <OLED_Refresh_Gram+0x4c>
 8002d78:	79ba      	ldrb	r2, [r7, #6]
 8002d7a:	79fb      	ldrb	r3, [r7, #7]
 8002d7c:	490d      	ldr	r1, [pc, #52]	; (8002db4 <OLED_Refresh_Gram+0x6c>)
 8002d7e:	00d2      	lsls	r2, r2, #3
 8002d80:	440a      	add	r2, r1
 8002d82:	4413      	add	r3, r2
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	2101      	movs	r1, #1
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f000 f815 	bl	8002db8 <OLED_WR_Byte>
 8002d8e:	79bb      	ldrb	r3, [r7, #6]
 8002d90:	3301      	adds	r3, #1
 8002d92:	71bb      	strb	r3, [r7, #6]
 8002d94:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	daed      	bge.n	8002d78 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 8002d9c:	79fb      	ldrb	r3, [r7, #7]
 8002d9e:	3301      	adds	r3, #1
 8002da0:	71fb      	strb	r3, [r7, #7]
 8002da2:	79fb      	ldrb	r3, [r7, #7]
 8002da4:	2b07      	cmp	r3, #7
 8002da6:	d9d5      	bls.n	8002d54 <OLED_Refresh_Gram+0xc>
	}   
}
 8002da8:	bf00      	nop
 8002daa:	bf00      	nop
 8002dac:	3708      	adds	r7, #8
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	20000598 	.word	0x20000598

08002db8 <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	460a      	mov	r2, r1
 8002dc2:	71fb      	strb	r3, [r7, #7]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 8002dc8:	79bb      	ldrb	r3, [r7, #6]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d006      	beq.n	8002ddc <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002dd4:	481e      	ldr	r0, [pc, #120]	; (8002e50 <OLED_WR_Byte+0x98>)
 8002dd6:	f001 f935 	bl	8004044 <HAL_GPIO_WritePin>
 8002dda:	e005      	b.n	8002de8 <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002de2:	481b      	ldr	r0, [pc, #108]	; (8002e50 <OLED_WR_Byte+0x98>)
 8002de4:	f001 f92e 	bl	8004044 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8002de8:	2300      	movs	r3, #0
 8002dea:	73fb      	strb	r3, [r7, #15]
 8002dec:	e022      	b.n	8002e34 <OLED_WR_Byte+0x7c>
	{			  
		OLED_SCLK_Clr();
 8002dee:	2200      	movs	r2, #0
 8002df0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002df4:	4816      	ldr	r0, [pc, #88]	; (8002e50 <OLED_WR_Byte+0x98>)
 8002df6:	f001 f925 	bl	8004044 <HAL_GPIO_WritePin>
		if(dat&0x80)
 8002dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	da06      	bge.n	8002e10 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8002e02:	2201      	movs	r2, #1
 8002e04:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002e08:	4811      	ldr	r0, [pc, #68]	; (8002e50 <OLED_WR_Byte+0x98>)
 8002e0a:	f001 f91b 	bl	8004044 <HAL_GPIO_WritePin>
 8002e0e:	e005      	b.n	8002e1c <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8002e10:	2200      	movs	r2, #0
 8002e12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002e16:	480e      	ldr	r0, [pc, #56]	; (8002e50 <OLED_WR_Byte+0x98>)
 8002e18:	f001 f914 	bl	8004044 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002e22:	480b      	ldr	r0, [pc, #44]	; (8002e50 <OLED_WR_Byte+0x98>)
 8002e24:	f001 f90e 	bl	8004044 <HAL_GPIO_WritePin>
		dat<<=1;   
 8002e28:	79fb      	ldrb	r3, [r7, #7]
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8002e2e:	7bfb      	ldrb	r3, [r7, #15]
 8002e30:	3301      	adds	r3, #1
 8002e32:	73fb      	strb	r3, [r7, #15]
 8002e34:	7bfb      	ldrb	r3, [r7, #15]
 8002e36:	2b07      	cmp	r3, #7
 8002e38:	d9d9      	bls.n	8002dee <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002e40:	4803      	ldr	r0, [pc, #12]	; (8002e50 <OLED_WR_Byte+0x98>)
 8002e42:	f001 f8ff 	bl	8004044 <HAL_GPIO_WritePin>
} 
 8002e46:	bf00      	nop
 8002e48:	3710      	adds	r7, #16
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	40020c00 	.word	0x40020c00

08002e54 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	71fb      	strb	r3, [r7, #7]
 8002e5e:	e014      	b.n	8002e8a <OLED_Clear+0x36>
 8002e60:	2300      	movs	r3, #0
 8002e62:	71bb      	strb	r3, [r7, #6]
 8002e64:	e00a      	b.n	8002e7c <OLED_Clear+0x28>
 8002e66:	79ba      	ldrb	r2, [r7, #6]
 8002e68:	79fb      	ldrb	r3, [r7, #7]
 8002e6a:	490c      	ldr	r1, [pc, #48]	; (8002e9c <OLED_Clear+0x48>)
 8002e6c:	00d2      	lsls	r2, r2, #3
 8002e6e:	440a      	add	r2, r1
 8002e70:	4413      	add	r3, r2
 8002e72:	2200      	movs	r2, #0
 8002e74:	701a      	strb	r2, [r3, #0]
 8002e76:	79bb      	ldrb	r3, [r7, #6]
 8002e78:	3301      	adds	r3, #1
 8002e7a:	71bb      	strb	r3, [r7, #6]
 8002e7c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	daf0      	bge.n	8002e66 <OLED_Clear+0x12>
 8002e84:	79fb      	ldrb	r3, [r7, #7]
 8002e86:	3301      	adds	r3, #1
 8002e88:	71fb      	strb	r3, [r7, #7]
 8002e8a:	79fb      	ldrb	r3, [r7, #7]
 8002e8c:	2b07      	cmp	r3, #7
 8002e8e:	d9e7      	bls.n	8002e60 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8002e90:	f7ff ff5a 	bl	8002d48 <OLED_Refresh_Gram>
}
 8002e94:	bf00      	nop
 8002e96:	3708      	adds	r7, #8
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	20000598 	.word	0x20000598

08002ea0 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	71fb      	strb	r3, [r7, #7]
 8002eaa:	460b      	mov	r3, r1
 8002eac:	71bb      	strb	r3, [r7, #6]
 8002eae:	4613      	mov	r3, r2
 8002eb0:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8002eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	db41      	blt.n	8002f42 <OLED_DrawPoint+0xa2>
 8002ebe:	79bb      	ldrb	r3, [r7, #6]
 8002ec0:	2b3f      	cmp	r3, #63	; 0x3f
 8002ec2:	d83e      	bhi.n	8002f42 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8002ec4:	79bb      	ldrb	r3, [r7, #6]
 8002ec6:	08db      	lsrs	r3, r3, #3
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	f1c3 0307 	rsb	r3, r3, #7
 8002ece:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8002ed0:	79bb      	ldrb	r3, [r7, #6]
 8002ed2:	f003 0307 	and.w	r3, r3, #7
 8002ed6:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8002ed8:	7b7b      	ldrb	r3, [r7, #13]
 8002eda:	f1c3 0307 	rsb	r3, r3, #7
 8002ede:	2201      	movs	r2, #1
 8002ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee4:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 8002ee6:	797b      	ldrb	r3, [r7, #5]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d012      	beq.n	8002f12 <OLED_DrawPoint+0x72>
 8002eec:	79fa      	ldrb	r2, [r7, #7]
 8002eee:	7bbb      	ldrb	r3, [r7, #14]
 8002ef0:	4917      	ldr	r1, [pc, #92]	; (8002f50 <OLED_DrawPoint+0xb0>)
 8002ef2:	00d2      	lsls	r2, r2, #3
 8002ef4:	440a      	add	r2, r1
 8002ef6:	4413      	add	r3, r2
 8002ef8:	7818      	ldrb	r0, [r3, #0]
 8002efa:	79fa      	ldrb	r2, [r7, #7]
 8002efc:	7bbb      	ldrb	r3, [r7, #14]
 8002efe:	7bf9      	ldrb	r1, [r7, #15]
 8002f00:	4301      	orrs	r1, r0
 8002f02:	b2c8      	uxtb	r0, r1
 8002f04:	4912      	ldr	r1, [pc, #72]	; (8002f50 <OLED_DrawPoint+0xb0>)
 8002f06:	00d2      	lsls	r2, r2, #3
 8002f08:	440a      	add	r2, r1
 8002f0a:	4413      	add	r3, r2
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	701a      	strb	r2, [r3, #0]
 8002f10:	e018      	b.n	8002f44 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8002f12:	79fa      	ldrb	r2, [r7, #7]
 8002f14:	7bbb      	ldrb	r3, [r7, #14]
 8002f16:	490e      	ldr	r1, [pc, #56]	; (8002f50 <OLED_DrawPoint+0xb0>)
 8002f18:	00d2      	lsls	r2, r2, #3
 8002f1a:	440a      	add	r2, r1
 8002f1c:	4413      	add	r3, r2
 8002f1e:	781b      	ldrb	r3, [r3, #0]
 8002f20:	b25a      	sxtb	r2, r3
 8002f22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f26:	43db      	mvns	r3, r3
 8002f28:	b25b      	sxtb	r3, r3
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	b259      	sxtb	r1, r3
 8002f2e:	79fa      	ldrb	r2, [r7, #7]
 8002f30:	7bbb      	ldrb	r3, [r7, #14]
 8002f32:	b2c8      	uxtb	r0, r1
 8002f34:	4906      	ldr	r1, [pc, #24]	; (8002f50 <OLED_DrawPoint+0xb0>)
 8002f36:	00d2      	lsls	r2, r2, #3
 8002f38:	440a      	add	r2, r1
 8002f3a:	4413      	add	r3, r2
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	701a      	strb	r2, [r3, #0]
 8002f40:	e000      	b.n	8002f44 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8002f42:	bf00      	nop
}
 8002f44:	3714      	adds	r7, #20
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	20000598 	.word	0x20000598

08002f54 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8002f54:	b590      	push	{r4, r7, lr}
 8002f56:	b085      	sub	sp, #20
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	4604      	mov	r4, r0
 8002f5c:	4608      	mov	r0, r1
 8002f5e:	4611      	mov	r1, r2
 8002f60:	461a      	mov	r2, r3
 8002f62:	4623      	mov	r3, r4
 8002f64:	71fb      	strb	r3, [r7, #7]
 8002f66:	4603      	mov	r3, r0
 8002f68:	71bb      	strb	r3, [r7, #6]
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	717b      	strb	r3, [r7, #5]
 8002f6e:	4613      	mov	r3, r2
 8002f70:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8002f72:	79bb      	ldrb	r3, [r7, #6]
 8002f74:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 8002f76:	797b      	ldrb	r3, [r7, #5]
 8002f78:	3b20      	subs	r3, #32
 8002f7a:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	73bb      	strb	r3, [r7, #14]
 8002f80:	e04d      	b.n	800301e <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8002f82:	793b      	ldrb	r3, [r7, #4]
 8002f84:	2b0c      	cmp	r3, #12
 8002f86:	d10b      	bne.n	8002fa0 <OLED_ShowChar+0x4c>
 8002f88:	797a      	ldrb	r2, [r7, #5]
 8002f8a:	7bb9      	ldrb	r1, [r7, #14]
 8002f8c:	4828      	ldr	r0, [pc, #160]	; (8003030 <OLED_ShowChar+0xdc>)
 8002f8e:	4613      	mov	r3, r2
 8002f90:	005b      	lsls	r3, r3, #1
 8002f92:	4413      	add	r3, r2
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	4403      	add	r3, r0
 8002f98:	440b      	add	r3, r1
 8002f9a:	781b      	ldrb	r3, [r3, #0]
 8002f9c:	73fb      	strb	r3, [r7, #15]
 8002f9e:	e007      	b.n	8002fb0 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8002fa0:	797a      	ldrb	r2, [r7, #5]
 8002fa2:	7bbb      	ldrb	r3, [r7, #14]
 8002fa4:	4923      	ldr	r1, [pc, #140]	; (8003034 <OLED_ShowChar+0xe0>)
 8002fa6:	0112      	lsls	r2, r2, #4
 8002fa8:	440a      	add	r2, r1
 8002faa:	4413      	add	r3, r2
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	737b      	strb	r3, [r7, #13]
 8002fb4:	e02d      	b.n	8003012 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8002fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	da07      	bge.n	8002fce <OLED_ShowChar+0x7a>
 8002fbe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002fc2:	79b9      	ldrb	r1, [r7, #6]
 8002fc4:	79fb      	ldrb	r3, [r7, #7]
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f7ff ff6a 	bl	8002ea0 <OLED_DrawPoint>
 8002fcc:	e00c      	b.n	8002fe8 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8002fce:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	bf0c      	ite	eq
 8002fd6:	2301      	moveq	r3, #1
 8002fd8:	2300      	movne	r3, #0
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	461a      	mov	r2, r3
 8002fde:	79b9      	ldrb	r1, [r7, #6]
 8002fe0:	79fb      	ldrb	r3, [r7, #7]
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f7ff ff5c 	bl	8002ea0 <OLED_DrawPoint>
			temp<<=1;
 8002fe8:	7bfb      	ldrb	r3, [r7, #15]
 8002fea:	005b      	lsls	r3, r3, #1
 8002fec:	73fb      	strb	r3, [r7, #15]
			y++;
 8002fee:	79bb      	ldrb	r3, [r7, #6]
 8002ff0:	3301      	adds	r3, #1
 8002ff2:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8002ff4:	79ba      	ldrb	r2, [r7, #6]
 8002ff6:	7b3b      	ldrb	r3, [r7, #12]
 8002ff8:	1ad2      	subs	r2, r2, r3
 8002ffa:	793b      	ldrb	r3, [r7, #4]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d105      	bne.n	800300c <OLED_ShowChar+0xb8>
			{
				y=y0;
 8003000:	7b3b      	ldrb	r3, [r7, #12]
 8003002:	71bb      	strb	r3, [r7, #6]
				x++;
 8003004:	79fb      	ldrb	r3, [r7, #7]
 8003006:	3301      	adds	r3, #1
 8003008:	71fb      	strb	r3, [r7, #7]
				break;
 800300a:	e005      	b.n	8003018 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 800300c:	7b7b      	ldrb	r3, [r7, #13]
 800300e:	3301      	adds	r3, #1
 8003010:	737b      	strb	r3, [r7, #13]
 8003012:	7b7b      	ldrb	r3, [r7, #13]
 8003014:	2b07      	cmp	r3, #7
 8003016:	d9ce      	bls.n	8002fb6 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8003018:	7bbb      	ldrb	r3, [r7, #14]
 800301a:	3301      	adds	r3, #1
 800301c:	73bb      	strb	r3, [r7, #14]
 800301e:	7bba      	ldrb	r2, [r7, #14]
 8003020:	793b      	ldrb	r3, [r7, #4]
 8003022:	429a      	cmp	r2, r3
 8003024:	d3ad      	bcc.n	8002f82 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8003026:	bf00      	nop
 8003028:	bf00      	nop
 800302a:	3714      	adds	r7, #20
 800302c:	46bd      	mov	sp, r7
 800302e:	bd90      	pop	{r4, r7, pc}
 8003030:	0800e7d0 	.word	0x0800e7d0
 8003034:	0800ec44 	.word	0x0800ec44

08003038 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af02      	add	r7, sp, #8
 800303e:	4603      	mov	r3, r0
 8003040:	603a      	str	r2, [r7, #0]
 8003042:	71fb      	strb	r3, [r7, #7]
 8003044:	460b      	mov	r3, r1
 8003046:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8003048:	e01f      	b.n	800308a <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 800304a:	79fb      	ldrb	r3, [r7, #7]
 800304c:	2b7a      	cmp	r3, #122	; 0x7a
 800304e:	d904      	bls.n	800305a <OLED_ShowString+0x22>
 8003050:	2300      	movs	r3, #0
 8003052:	71fb      	strb	r3, [r7, #7]
 8003054:	79bb      	ldrb	r3, [r7, #6]
 8003056:	3310      	adds	r3, #16
 8003058:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 800305a:	79bb      	ldrb	r3, [r7, #6]
 800305c:	2b3a      	cmp	r3, #58	; 0x3a
 800305e:	d905      	bls.n	800306c <OLED_ShowString+0x34>
 8003060:	2300      	movs	r3, #0
 8003062:	71fb      	strb	r3, [r7, #7]
 8003064:	79fb      	ldrb	r3, [r7, #7]
 8003066:	71bb      	strb	r3, [r7, #6]
 8003068:	f7ff fef4 	bl	8002e54 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	781a      	ldrb	r2, [r3, #0]
 8003070:	79b9      	ldrb	r1, [r7, #6]
 8003072:	79f8      	ldrb	r0, [r7, #7]
 8003074:	2301      	movs	r3, #1
 8003076:	9300      	str	r3, [sp, #0]
 8003078:	230c      	movs	r3, #12
 800307a:	f7ff ff6b 	bl	8002f54 <OLED_ShowChar>
        x+=8;
 800307e:	79fb      	ldrb	r3, [r7, #7]
 8003080:	3308      	adds	r3, #8
 8003082:	71fb      	strb	r3, [r7, #7]
        p++;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	3301      	adds	r3, #1
 8003088:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1db      	bne.n	800304a <OLED_ShowString+0x12>
    }  
}	 
 8003092:	bf00      	nop
 8003094:	bf00      	nop
 8003096:	3708      	adds	r7, #8
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <OLED_Init>:

void OLED_Init(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 80030a0:	f002 f91c 	bl	80052dc <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 80030a4:	4b42      	ldr	r3, [pc, #264]	; (80031b0 <OLED_Init+0x114>)
 80030a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030a8:	4a41      	ldr	r2, [pc, #260]	; (80031b0 <OLED_Init+0x114>)
 80030aa:	f023 0301 	bic.w	r3, r3, #1
 80030ae:	6713      	str	r3, [r2, #112]	; 0x70
 80030b0:	4b3f      	ldr	r3, [pc, #252]	; (80031b0 <OLED_Init+0x114>)
 80030b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030b4:	4a3e      	ldr	r2, [pc, #248]	; (80031b0 <OLED_Init+0x114>)
 80030b6:	f023 0304 	bic.w	r3, r3, #4
 80030ba:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 80030bc:	f002 f922 	bl	8005304 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 80030c0:	2200      	movs	r2, #0
 80030c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030c6:	483b      	ldr	r0, [pc, #236]	; (80031b4 <OLED_Init+0x118>)
 80030c8:	f000 ffbc 	bl	8004044 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80030cc:	2064      	movs	r0, #100	; 0x64
 80030ce:	f000 f8e5 	bl	800329c <HAL_Delay>
	OLED_RST_Set();
 80030d2:	2201      	movs	r2, #1
 80030d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030d8:	4836      	ldr	r0, [pc, #216]	; (80031b4 <OLED_Init+0x118>)
 80030da:	f000 ffb3 	bl	8004044 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 80030de:	2100      	movs	r1, #0
 80030e0:	20ae      	movs	r0, #174	; 0xae
 80030e2:	f7ff fe69 	bl	8002db8 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 80030e6:	2100      	movs	r1, #0
 80030e8:	20d5      	movs	r0, #213	; 0xd5
 80030ea:	f7ff fe65 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 80030ee:	2100      	movs	r1, #0
 80030f0:	2050      	movs	r0, #80	; 0x50
 80030f2:	f7ff fe61 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 80030f6:	2100      	movs	r1, #0
 80030f8:	20a8      	movs	r0, #168	; 0xa8
 80030fa:	f7ff fe5d 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 80030fe:	2100      	movs	r1, #0
 8003100:	203f      	movs	r0, #63	; 0x3f
 8003102:	f7ff fe59 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8003106:	2100      	movs	r1, #0
 8003108:	20d3      	movs	r0, #211	; 0xd3
 800310a:	f7ff fe55 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 800310e:	2100      	movs	r1, #0
 8003110:	2000      	movs	r0, #0
 8003112:	f7ff fe51 	bl	8002db8 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8003116:	2100      	movs	r1, #0
 8003118:	2040      	movs	r0, #64	; 0x40
 800311a:	f7ff fe4d 	bl	8002db8 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 800311e:	2100      	movs	r1, #0
 8003120:	208d      	movs	r0, #141	; 0x8d
 8003122:	f7ff fe49 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8003126:	2100      	movs	r1, #0
 8003128:	2014      	movs	r0, #20
 800312a:	f7ff fe45 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 800312e:	2100      	movs	r1, #0
 8003130:	2020      	movs	r0, #32
 8003132:	f7ff fe41 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8003136:	2100      	movs	r1, #0
 8003138:	2002      	movs	r0, #2
 800313a:	f7ff fe3d 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 800313e:	2100      	movs	r1, #0
 8003140:	20a1      	movs	r0, #161	; 0xa1
 8003142:	f7ff fe39 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8003146:	2100      	movs	r1, #0
 8003148:	20c0      	movs	r0, #192	; 0xc0
 800314a:	f7ff fe35 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 800314e:	2100      	movs	r1, #0
 8003150:	20da      	movs	r0, #218	; 0xda
 8003152:	f7ff fe31 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8003156:	2100      	movs	r1, #0
 8003158:	2012      	movs	r0, #18
 800315a:	f7ff fe2d 	bl	8002db8 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 800315e:	2100      	movs	r1, #0
 8003160:	2081      	movs	r0, #129	; 0x81
 8003162:	f7ff fe29 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8003166:	2100      	movs	r1, #0
 8003168:	20ef      	movs	r0, #239	; 0xef
 800316a:	f7ff fe25 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 800316e:	2100      	movs	r1, #0
 8003170:	20d9      	movs	r0, #217	; 0xd9
 8003172:	f7ff fe21 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8003176:	2100      	movs	r1, #0
 8003178:	20f1      	movs	r0, #241	; 0xf1
 800317a:	f7ff fe1d 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 800317e:	2100      	movs	r1, #0
 8003180:	20db      	movs	r0, #219	; 0xdb
 8003182:	f7ff fe19 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8003186:	2100      	movs	r1, #0
 8003188:	2030      	movs	r0, #48	; 0x30
 800318a:	f7ff fe15 	bl	8002db8 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 800318e:	2100      	movs	r1, #0
 8003190:	20a4      	movs	r0, #164	; 0xa4
 8003192:	f7ff fe11 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 8003196:	2100      	movs	r1, #0
 8003198:	20a6      	movs	r0, #166	; 0xa6
 800319a:	f7ff fe0d 	bl	8002db8 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 800319e:	2100      	movs	r1, #0
 80031a0:	20af      	movs	r0, #175	; 0xaf
 80031a2:	f7ff fe09 	bl	8002db8 <OLED_WR_Byte>
	OLED_Clear(); 
 80031a6:	f7ff fe55 	bl	8002e54 <OLED_Clear>
}
 80031aa:	bf00      	nop
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	40023800 	.word	0x40023800
 80031b4:	40020c00 	.word	0x40020c00

080031b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80031bc:	4b0e      	ldr	r3, [pc, #56]	; (80031f8 <HAL_Init+0x40>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a0d      	ldr	r2, [pc, #52]	; (80031f8 <HAL_Init+0x40>)
 80031c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80031c8:	4b0b      	ldr	r3, [pc, #44]	; (80031f8 <HAL_Init+0x40>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a0a      	ldr	r2, [pc, #40]	; (80031f8 <HAL_Init+0x40>)
 80031ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031d4:	4b08      	ldr	r3, [pc, #32]	; (80031f8 <HAL_Init+0x40>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a07      	ldr	r2, [pc, #28]	; (80031f8 <HAL_Init+0x40>)
 80031da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031e0:	2003      	movs	r0, #3
 80031e2:	f000 f94f 	bl	8003484 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031e6:	200f      	movs	r0, #15
 80031e8:	f000 f808 	bl	80031fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031ec:	f7ff fa0a 	bl	8002604 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031f0:	2300      	movs	r3, #0
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	40023c00 	.word	0x40023c00

080031fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003204:	4b12      	ldr	r3, [pc, #72]	; (8003250 <HAL_InitTick+0x54>)
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	4b12      	ldr	r3, [pc, #72]	; (8003254 <HAL_InitTick+0x58>)
 800320a:	781b      	ldrb	r3, [r3, #0]
 800320c:	4619      	mov	r1, r3
 800320e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003212:	fbb3 f3f1 	udiv	r3, r3, r1
 8003216:	fbb2 f3f3 	udiv	r3, r2, r3
 800321a:	4618      	mov	r0, r3
 800321c:	f000 f967 	bl	80034ee <HAL_SYSTICK_Config>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e00e      	b.n	8003248 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2b0f      	cmp	r3, #15
 800322e:	d80a      	bhi.n	8003246 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003230:	2200      	movs	r2, #0
 8003232:	6879      	ldr	r1, [r7, #4]
 8003234:	f04f 30ff 	mov.w	r0, #4294967295
 8003238:	f000 f92f 	bl	800349a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800323c:	4a06      	ldr	r2, [pc, #24]	; (8003258 <HAL_InitTick+0x5c>)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003242:	2300      	movs	r3, #0
 8003244:	e000      	b.n	8003248 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
}
 8003248:	4618      	mov	r0, r3
 800324a:	3708      	adds	r7, #8
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	20000010 	.word	0x20000010
 8003254:	20000018 	.word	0x20000018
 8003258:	20000014 	.word	0x20000014

0800325c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003260:	4b06      	ldr	r3, [pc, #24]	; (800327c <HAL_IncTick+0x20>)
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	461a      	mov	r2, r3
 8003266:	4b06      	ldr	r3, [pc, #24]	; (8003280 <HAL_IncTick+0x24>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4413      	add	r3, r2
 800326c:	4a04      	ldr	r2, [pc, #16]	; (8003280 <HAL_IncTick+0x24>)
 800326e:	6013      	str	r3, [r2, #0]
}
 8003270:	bf00      	nop
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	20000018 	.word	0x20000018
 8003280:	20000998 	.word	0x20000998

08003284 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0
  return uwTick;
 8003288:	4b03      	ldr	r3, [pc, #12]	; (8003298 <HAL_GetTick+0x14>)
 800328a:	681b      	ldr	r3, [r3, #0]
}
 800328c:	4618      	mov	r0, r3
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	20000998 	.word	0x20000998

0800329c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032a4:	f7ff ffee 	bl	8003284 <HAL_GetTick>
 80032a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b4:	d005      	beq.n	80032c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032b6:	4b0a      	ldr	r3, [pc, #40]	; (80032e0 <HAL_Delay+0x44>)
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	461a      	mov	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	4413      	add	r3, r2
 80032c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80032c2:	bf00      	nop
 80032c4:	f7ff ffde 	bl	8003284 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d8f7      	bhi.n	80032c4 <HAL_Delay+0x28>
  {
  }
}
 80032d4:	bf00      	nop
 80032d6:	bf00      	nop
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	20000018 	.word	0x20000018

080032e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b085      	sub	sp, #20
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f003 0307 	and.w	r3, r3, #7
 80032f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032f4:	4b0c      	ldr	r3, [pc, #48]	; (8003328 <__NVIC_SetPriorityGrouping+0x44>)
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032fa:	68ba      	ldr	r2, [r7, #8]
 80032fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003300:	4013      	ands	r3, r2
 8003302:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800330c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003310:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003314:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003316:	4a04      	ldr	r2, [pc, #16]	; (8003328 <__NVIC_SetPriorityGrouping+0x44>)
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	60d3      	str	r3, [r2, #12]
}
 800331c:	bf00      	nop
 800331e:	3714      	adds	r7, #20
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr
 8003328:	e000ed00 	.word	0xe000ed00

0800332c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003330:	4b04      	ldr	r3, [pc, #16]	; (8003344 <__NVIC_GetPriorityGrouping+0x18>)
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	0a1b      	lsrs	r3, r3, #8
 8003336:	f003 0307 	and.w	r3, r3, #7
}
 800333a:	4618      	mov	r0, r3
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr
 8003344:	e000ed00 	.word	0xe000ed00

08003348 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	4603      	mov	r3, r0
 8003350:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003356:	2b00      	cmp	r3, #0
 8003358:	db0b      	blt.n	8003372 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800335a:	79fb      	ldrb	r3, [r7, #7]
 800335c:	f003 021f 	and.w	r2, r3, #31
 8003360:	4907      	ldr	r1, [pc, #28]	; (8003380 <__NVIC_EnableIRQ+0x38>)
 8003362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003366:	095b      	lsrs	r3, r3, #5
 8003368:	2001      	movs	r0, #1
 800336a:	fa00 f202 	lsl.w	r2, r0, r2
 800336e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003372:	bf00      	nop
 8003374:	370c      	adds	r7, #12
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	e000e100 	.word	0xe000e100

08003384 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	4603      	mov	r3, r0
 800338c:	6039      	str	r1, [r7, #0]
 800338e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003394:	2b00      	cmp	r3, #0
 8003396:	db0a      	blt.n	80033ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	b2da      	uxtb	r2, r3
 800339c:	490c      	ldr	r1, [pc, #48]	; (80033d0 <__NVIC_SetPriority+0x4c>)
 800339e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a2:	0112      	lsls	r2, r2, #4
 80033a4:	b2d2      	uxtb	r2, r2
 80033a6:	440b      	add	r3, r1
 80033a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033ac:	e00a      	b.n	80033c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	b2da      	uxtb	r2, r3
 80033b2:	4908      	ldr	r1, [pc, #32]	; (80033d4 <__NVIC_SetPriority+0x50>)
 80033b4:	79fb      	ldrb	r3, [r7, #7]
 80033b6:	f003 030f 	and.w	r3, r3, #15
 80033ba:	3b04      	subs	r3, #4
 80033bc:	0112      	lsls	r2, r2, #4
 80033be:	b2d2      	uxtb	r2, r2
 80033c0:	440b      	add	r3, r1
 80033c2:	761a      	strb	r2, [r3, #24]
}
 80033c4:	bf00      	nop
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	e000e100 	.word	0xe000e100
 80033d4:	e000ed00 	.word	0xe000ed00

080033d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033d8:	b480      	push	{r7}
 80033da:	b089      	sub	sp, #36	; 0x24
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f003 0307 	and.w	r3, r3, #7
 80033ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	f1c3 0307 	rsb	r3, r3, #7
 80033f2:	2b04      	cmp	r3, #4
 80033f4:	bf28      	it	cs
 80033f6:	2304      	movcs	r3, #4
 80033f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	3304      	adds	r3, #4
 80033fe:	2b06      	cmp	r3, #6
 8003400:	d902      	bls.n	8003408 <NVIC_EncodePriority+0x30>
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	3b03      	subs	r3, #3
 8003406:	e000      	b.n	800340a <NVIC_EncodePriority+0x32>
 8003408:	2300      	movs	r3, #0
 800340a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800340c:	f04f 32ff 	mov.w	r2, #4294967295
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	43da      	mvns	r2, r3
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	401a      	ands	r2, r3
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003420:	f04f 31ff 	mov.w	r1, #4294967295
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	fa01 f303 	lsl.w	r3, r1, r3
 800342a:	43d9      	mvns	r1, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003430:	4313      	orrs	r3, r2
         );
}
 8003432:	4618      	mov	r0, r3
 8003434:	3724      	adds	r7, #36	; 0x24
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr
	...

08003440 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	3b01      	subs	r3, #1
 800344c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003450:	d301      	bcc.n	8003456 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003452:	2301      	movs	r3, #1
 8003454:	e00f      	b.n	8003476 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003456:	4a0a      	ldr	r2, [pc, #40]	; (8003480 <SysTick_Config+0x40>)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	3b01      	subs	r3, #1
 800345c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800345e:	210f      	movs	r1, #15
 8003460:	f04f 30ff 	mov.w	r0, #4294967295
 8003464:	f7ff ff8e 	bl	8003384 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003468:	4b05      	ldr	r3, [pc, #20]	; (8003480 <SysTick_Config+0x40>)
 800346a:	2200      	movs	r2, #0
 800346c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800346e:	4b04      	ldr	r3, [pc, #16]	; (8003480 <SysTick_Config+0x40>)
 8003470:	2207      	movs	r2, #7
 8003472:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3708      	adds	r7, #8
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	e000e010 	.word	0xe000e010

08003484 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f7ff ff29 	bl	80032e4 <__NVIC_SetPriorityGrouping>
}
 8003492:	bf00      	nop
 8003494:	3708      	adds	r7, #8
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800349a:	b580      	push	{r7, lr}
 800349c:	b086      	sub	sp, #24
 800349e:	af00      	add	r7, sp, #0
 80034a0:	4603      	mov	r3, r0
 80034a2:	60b9      	str	r1, [r7, #8]
 80034a4:	607a      	str	r2, [r7, #4]
 80034a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034a8:	2300      	movs	r3, #0
 80034aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034ac:	f7ff ff3e 	bl	800332c <__NVIC_GetPriorityGrouping>
 80034b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	68b9      	ldr	r1, [r7, #8]
 80034b6:	6978      	ldr	r0, [r7, #20]
 80034b8:	f7ff ff8e 	bl	80033d8 <NVIC_EncodePriority>
 80034bc:	4602      	mov	r2, r0
 80034be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034c2:	4611      	mov	r1, r2
 80034c4:	4618      	mov	r0, r3
 80034c6:	f7ff ff5d 	bl	8003384 <__NVIC_SetPriority>
}
 80034ca:	bf00      	nop
 80034cc:	3718      	adds	r7, #24
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}

080034d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034d2:	b580      	push	{r7, lr}
 80034d4:	b082      	sub	sp, #8
 80034d6:	af00      	add	r7, sp, #0
 80034d8:	4603      	mov	r3, r0
 80034da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7ff ff31 	bl	8003348 <__NVIC_EnableIRQ>
}
 80034e6:	bf00      	nop
 80034e8:	3708      	adds	r7, #8
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}

080034ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034ee:	b580      	push	{r7, lr}
 80034f0:	b082      	sub	sp, #8
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f7ff ffa2 	bl	8003440 <SysTick_Config>
 80034fc:	4603      	mov	r3, r0
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3708      	adds	r7, #8
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
	...

08003508 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b086      	sub	sp, #24
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003510:	2300      	movs	r3, #0
 8003512:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003514:	f7ff feb6 	bl	8003284 <HAL_GetTick>
 8003518:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d101      	bne.n	8003524 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e099      	b.n	8003658 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2202      	movs	r2, #2
 8003528:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f022 0201 	bic.w	r2, r2, #1
 8003542:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003544:	e00f      	b.n	8003566 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003546:	f7ff fe9d 	bl	8003284 <HAL_GetTick>
 800354a:	4602      	mov	r2, r0
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	2b05      	cmp	r3, #5
 8003552:	d908      	bls.n	8003566 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2220      	movs	r2, #32
 8003558:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2203      	movs	r2, #3
 800355e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e078      	b.n	8003658 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0301 	and.w	r3, r3, #1
 8003570:	2b00      	cmp	r3, #0
 8003572:	d1e8      	bne.n	8003546 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800357c:	697a      	ldr	r2, [r7, #20]
 800357e:	4b38      	ldr	r3, [pc, #224]	; (8003660 <HAL_DMA_Init+0x158>)
 8003580:	4013      	ands	r3, r2
 8003582:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685a      	ldr	r2, [r3, #4]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003592:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800359e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6a1b      	ldr	r3, [r3, #32]
 80035b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80035b2:	697a      	ldr	r2, [r7, #20]
 80035b4:	4313      	orrs	r3, r2
 80035b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035bc:	2b04      	cmp	r3, #4
 80035be:	d107      	bne.n	80035d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c8:	4313      	orrs	r3, r2
 80035ca:	697a      	ldr	r2, [r7, #20]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	695b      	ldr	r3, [r3, #20]
 80035de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	f023 0307 	bic.w	r3, r3, #7
 80035e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ec:	697a      	ldr	r2, [r7, #20]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f6:	2b04      	cmp	r3, #4
 80035f8:	d117      	bne.n	800362a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	4313      	orrs	r3, r2
 8003602:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003608:	2b00      	cmp	r3, #0
 800360a:	d00e      	beq.n	800362a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f000 fb01 	bl	8003c14 <DMA_CheckFifoParam>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d008      	beq.n	800362a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2240      	movs	r2, #64	; 0x40
 800361c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003626:	2301      	movs	r3, #1
 8003628:	e016      	b.n	8003658 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	697a      	ldr	r2, [r7, #20]
 8003630:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 fab8 	bl	8003ba8 <DMA_CalcBaseAndBitshift>
 8003638:	4603      	mov	r3, r0
 800363a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003640:	223f      	movs	r2, #63	; 0x3f
 8003642:	409a      	lsls	r2, r3
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2201      	movs	r2, #1
 8003652:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003656:	2300      	movs	r3, #0
}
 8003658:	4618      	mov	r0, r3
 800365a:	3718      	adds	r7, #24
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	f010803f 	.word	0xf010803f

08003664 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b086      	sub	sp, #24
 8003668:	af00      	add	r7, sp, #0
 800366a:	60f8      	str	r0, [r7, #12]
 800366c:	60b9      	str	r1, [r7, #8]
 800366e:	607a      	str	r2, [r7, #4]
 8003670:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003672:	2300      	movs	r3, #0
 8003674:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800367a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003682:	2b01      	cmp	r3, #1
 8003684:	d101      	bne.n	800368a <HAL_DMA_Start_IT+0x26>
 8003686:	2302      	movs	r3, #2
 8003688:	e040      	b.n	800370c <HAL_DMA_Start_IT+0xa8>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2201      	movs	r2, #1
 800368e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b01      	cmp	r3, #1
 800369c:	d12f      	bne.n	80036fe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2202      	movs	r2, #2
 80036a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	68b9      	ldr	r1, [r7, #8]
 80036b2:	68f8      	ldr	r0, [r7, #12]
 80036b4:	f000 fa4a 	bl	8003b4c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036bc:	223f      	movs	r2, #63	; 0x3f
 80036be:	409a      	lsls	r2, r3
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f042 0216 	orr.w	r2, r2, #22
 80036d2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d007      	beq.n	80036ec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f042 0208 	orr.w	r2, r2, #8
 80036ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f042 0201 	orr.w	r2, r2, #1
 80036fa:	601a      	str	r2, [r3, #0]
 80036fc:	e005      	b.n	800370a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003706:	2302      	movs	r3, #2
 8003708:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800370a:	7dfb      	ldrb	r3, [r7, #23]
}
 800370c:	4618      	mov	r0, r3
 800370e:	3718      	adds	r7, #24
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b084      	sub	sp, #16
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003720:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003722:	f7ff fdaf 	bl	8003284 <HAL_GetTick>
 8003726:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800372e:	b2db      	uxtb	r3, r3
 8003730:	2b02      	cmp	r3, #2
 8003732:	d008      	beq.n	8003746 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2280      	movs	r2, #128	; 0x80
 8003738:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2200      	movs	r2, #0
 800373e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e052      	b.n	80037ec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f022 0216 	bic.w	r2, r2, #22
 8003754:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	695a      	ldr	r2, [r3, #20]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003764:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376a:	2b00      	cmp	r3, #0
 800376c:	d103      	bne.n	8003776 <HAL_DMA_Abort+0x62>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003772:	2b00      	cmp	r3, #0
 8003774:	d007      	beq.n	8003786 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f022 0208 	bic.w	r2, r2, #8
 8003784:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f022 0201 	bic.w	r2, r2, #1
 8003794:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003796:	e013      	b.n	80037c0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003798:	f7ff fd74 	bl	8003284 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b05      	cmp	r3, #5
 80037a4:	d90c      	bls.n	80037c0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2220      	movs	r2, #32
 80037aa:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2203      	movs	r2, #3
 80037b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	e015      	b.n	80037ec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1e4      	bne.n	8003798 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d2:	223f      	movs	r2, #63	; 0x3f
 80037d4:	409a      	lsls	r2, r3
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2201      	movs	r2, #1
 80037de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80037ea:	2300      	movs	r3, #0
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3710      	adds	r7, #16
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}

080037f4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003802:	b2db      	uxtb	r3, r3
 8003804:	2b02      	cmp	r3, #2
 8003806:	d004      	beq.n	8003812 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2280      	movs	r2, #128	; 0x80
 800380c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e00c      	b.n	800382c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2205      	movs	r2, #5
 8003816:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f022 0201 	bic.w	r2, r2, #1
 8003828:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800382a:	2300      	movs	r3, #0
}
 800382c:	4618      	mov	r0, r3
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr

08003838 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b086      	sub	sp, #24
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003840:	2300      	movs	r3, #0
 8003842:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003844:	4b8e      	ldr	r3, [pc, #568]	; (8003a80 <HAL_DMA_IRQHandler+0x248>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a8e      	ldr	r2, [pc, #568]	; (8003a84 <HAL_DMA_IRQHandler+0x24c>)
 800384a:	fba2 2303 	umull	r2, r3, r2, r3
 800384e:	0a9b      	lsrs	r3, r3, #10
 8003850:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003856:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003862:	2208      	movs	r2, #8
 8003864:	409a      	lsls	r2, r3
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	4013      	ands	r3, r2
 800386a:	2b00      	cmp	r3, #0
 800386c:	d01a      	beq.n	80038a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0304 	and.w	r3, r3, #4
 8003878:	2b00      	cmp	r3, #0
 800387a:	d013      	beq.n	80038a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f022 0204 	bic.w	r2, r2, #4
 800388a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003890:	2208      	movs	r2, #8
 8003892:	409a      	lsls	r2, r3
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800389c:	f043 0201 	orr.w	r2, r3, #1
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038a8:	2201      	movs	r2, #1
 80038aa:	409a      	lsls	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	4013      	ands	r3, r2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d012      	beq.n	80038da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00b      	beq.n	80038da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038c6:	2201      	movs	r2, #1
 80038c8:	409a      	lsls	r2, r3
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038d2:	f043 0202 	orr.w	r2, r3, #2
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038de:	2204      	movs	r2, #4
 80038e0:	409a      	lsls	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	4013      	ands	r3, r2
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d012      	beq.n	8003910 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0302 	and.w	r3, r3, #2
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d00b      	beq.n	8003910 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038fc:	2204      	movs	r2, #4
 80038fe:	409a      	lsls	r2, r3
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003908:	f043 0204 	orr.w	r2, r3, #4
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003914:	2210      	movs	r2, #16
 8003916:	409a      	lsls	r2, r3
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	4013      	ands	r3, r2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d043      	beq.n	80039a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0308 	and.w	r3, r3, #8
 800392a:	2b00      	cmp	r3, #0
 800392c:	d03c      	beq.n	80039a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003932:	2210      	movs	r2, #16
 8003934:	409a      	lsls	r2, r3
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d018      	beq.n	800397a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d108      	bne.n	8003968 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395a:	2b00      	cmp	r3, #0
 800395c:	d024      	beq.n	80039a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	4798      	blx	r3
 8003966:	e01f      	b.n	80039a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800396c:	2b00      	cmp	r3, #0
 800396e:	d01b      	beq.n	80039a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	4798      	blx	r3
 8003978:	e016      	b.n	80039a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003984:	2b00      	cmp	r3, #0
 8003986:	d107      	bne.n	8003998 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f022 0208 	bic.w	r2, r2, #8
 8003996:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399c:	2b00      	cmp	r3, #0
 800399e:	d003      	beq.n	80039a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ac:	2220      	movs	r2, #32
 80039ae:	409a      	lsls	r2, r3
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	4013      	ands	r3, r2
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 808f 	beq.w	8003ad8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0310 	and.w	r3, r3, #16
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f000 8087 	beq.w	8003ad8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ce:	2220      	movs	r2, #32
 80039d0:	409a      	lsls	r2, r3
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	2b05      	cmp	r3, #5
 80039e0:	d136      	bne.n	8003a50 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f022 0216 	bic.w	r2, r2, #22
 80039f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	695a      	ldr	r2, [r3, #20]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a00:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d103      	bne.n	8003a12 <HAL_DMA_IRQHandler+0x1da>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d007      	beq.n	8003a22 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f022 0208 	bic.w	r2, r2, #8
 8003a20:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a26:	223f      	movs	r2, #63	; 0x3f
 8003a28:	409a      	lsls	r2, r3
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d07e      	beq.n	8003b44 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	4798      	blx	r3
        }
        return;
 8003a4e:	e079      	b.n	8003b44 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d01d      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d10d      	bne.n	8003a88 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d031      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	4798      	blx	r3
 8003a7c:	e02c      	b.n	8003ad8 <HAL_DMA_IRQHandler+0x2a0>
 8003a7e:	bf00      	nop
 8003a80:	20000010 	.word	0x20000010
 8003a84:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d023      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	4798      	blx	r3
 8003a98:	e01e      	b.n	8003ad8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d10f      	bne.n	8003ac8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 0210 	bic.w	r2, r2, #16
 8003ab6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d003      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d032      	beq.n	8003b46 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ae4:	f003 0301 	and.w	r3, r3, #1
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d022      	beq.n	8003b32 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2205      	movs	r2, #5
 8003af0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f022 0201 	bic.w	r2, r2, #1
 8003b02:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	3301      	adds	r3, #1
 8003b08:	60bb      	str	r3, [r7, #8]
 8003b0a:	697a      	ldr	r2, [r7, #20]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d307      	bcc.n	8003b20 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d1f2      	bne.n	8003b04 <HAL_DMA_IRQHandler+0x2cc>
 8003b1e:	e000      	b.n	8003b22 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003b20:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d005      	beq.n	8003b46 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	4798      	blx	r3
 8003b42:	e000      	b.n	8003b46 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003b44:	bf00      	nop
    }
  }
}
 8003b46:	3718      	adds	r7, #24
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	60f8      	str	r0, [r7, #12]
 8003b54:	60b9      	str	r1, [r7, #8]
 8003b56:	607a      	str	r2, [r7, #4]
 8003b58:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003b68:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	683a      	ldr	r2, [r7, #0]
 8003b70:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	2b40      	cmp	r3, #64	; 0x40
 8003b78:	d108      	bne.n	8003b8c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	68ba      	ldr	r2, [r7, #8]
 8003b88:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b8a:	e007      	b.n	8003b9c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	68ba      	ldr	r2, [r7, #8]
 8003b92:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	60da      	str	r2, [r3, #12]
}
 8003b9c:	bf00      	nop
 8003b9e:	3714      	adds	r7, #20
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba6:	4770      	bx	lr

08003ba8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b085      	sub	sp, #20
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	3b10      	subs	r3, #16
 8003bb8:	4a14      	ldr	r2, [pc, #80]	; (8003c0c <DMA_CalcBaseAndBitshift+0x64>)
 8003bba:	fba2 2303 	umull	r2, r3, r2, r3
 8003bbe:	091b      	lsrs	r3, r3, #4
 8003bc0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003bc2:	4a13      	ldr	r2, [pc, #76]	; (8003c10 <DMA_CalcBaseAndBitshift+0x68>)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4413      	add	r3, r2
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	461a      	mov	r2, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2b03      	cmp	r3, #3
 8003bd4:	d909      	bls.n	8003bea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003bde:	f023 0303 	bic.w	r3, r3, #3
 8003be2:	1d1a      	adds	r2, r3, #4
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	659a      	str	r2, [r3, #88]	; 0x58
 8003be8:	e007      	b.n	8003bfa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003bf2:	f023 0303 	bic.w	r3, r3, #3
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3714      	adds	r7, #20
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	aaaaaaab 	.word	0xaaaaaaab
 8003c10:	0800f234 	.word	0x0800f234

08003c14 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b085      	sub	sp, #20
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c24:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	699b      	ldr	r3, [r3, #24]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d11f      	bne.n	8003c6e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	2b03      	cmp	r3, #3
 8003c32:	d856      	bhi.n	8003ce2 <DMA_CheckFifoParam+0xce>
 8003c34:	a201      	add	r2, pc, #4	; (adr r2, 8003c3c <DMA_CheckFifoParam+0x28>)
 8003c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c3a:	bf00      	nop
 8003c3c:	08003c4d 	.word	0x08003c4d
 8003c40:	08003c5f 	.word	0x08003c5f
 8003c44:	08003c4d 	.word	0x08003c4d
 8003c48:	08003ce3 	.word	0x08003ce3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d046      	beq.n	8003ce6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c5c:	e043      	b.n	8003ce6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c62:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c66:	d140      	bne.n	8003cea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c6c:	e03d      	b.n	8003cea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	699b      	ldr	r3, [r3, #24]
 8003c72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c76:	d121      	bne.n	8003cbc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	2b03      	cmp	r3, #3
 8003c7c:	d837      	bhi.n	8003cee <DMA_CheckFifoParam+0xda>
 8003c7e:	a201      	add	r2, pc, #4	; (adr r2, 8003c84 <DMA_CheckFifoParam+0x70>)
 8003c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c84:	08003c95 	.word	0x08003c95
 8003c88:	08003c9b 	.word	0x08003c9b
 8003c8c:	08003c95 	.word	0x08003c95
 8003c90:	08003cad 	.word	0x08003cad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	73fb      	strb	r3, [r7, #15]
      break;
 8003c98:	e030      	b.n	8003cfc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d025      	beq.n	8003cf2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003caa:	e022      	b.n	8003cf2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cb0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003cb4:	d11f      	bne.n	8003cf6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003cba:	e01c      	b.n	8003cf6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d903      	bls.n	8003cca <DMA_CheckFifoParam+0xb6>
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	2b03      	cmp	r3, #3
 8003cc6:	d003      	beq.n	8003cd0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003cc8:	e018      	b.n	8003cfc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	73fb      	strb	r3, [r7, #15]
      break;
 8003cce:	e015      	b.n	8003cfc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d00e      	beq.n	8003cfa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	73fb      	strb	r3, [r7, #15]
      break;
 8003ce0:	e00b      	b.n	8003cfa <DMA_CheckFifoParam+0xe6>
      break;
 8003ce2:	bf00      	nop
 8003ce4:	e00a      	b.n	8003cfc <DMA_CheckFifoParam+0xe8>
      break;
 8003ce6:	bf00      	nop
 8003ce8:	e008      	b.n	8003cfc <DMA_CheckFifoParam+0xe8>
      break;
 8003cea:	bf00      	nop
 8003cec:	e006      	b.n	8003cfc <DMA_CheckFifoParam+0xe8>
      break;
 8003cee:	bf00      	nop
 8003cf0:	e004      	b.n	8003cfc <DMA_CheckFifoParam+0xe8>
      break;
 8003cf2:	bf00      	nop
 8003cf4:	e002      	b.n	8003cfc <DMA_CheckFifoParam+0xe8>
      break;   
 8003cf6:	bf00      	nop
 8003cf8:	e000      	b.n	8003cfc <DMA_CheckFifoParam+0xe8>
      break;
 8003cfa:	bf00      	nop
    }
  } 
  
  return status; 
 8003cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3714      	adds	r7, #20
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop

08003d0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b089      	sub	sp, #36	; 0x24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d16:	2300      	movs	r3, #0
 8003d18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d22:	2300      	movs	r3, #0
 8003d24:	61fb      	str	r3, [r7, #28]
 8003d26:	e16b      	b.n	8004000 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d28:	2201      	movs	r2, #1
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	697a      	ldr	r2, [r7, #20]
 8003d38:	4013      	ands	r3, r2
 8003d3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	f040 815a 	bne.w	8003ffa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f003 0303 	and.w	r3, r3, #3
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d005      	beq.n	8003d5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d130      	bne.n	8003dc0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	005b      	lsls	r3, r3, #1
 8003d68:	2203      	movs	r2, #3
 8003d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6e:	43db      	mvns	r3, r3
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	4013      	ands	r3, r2
 8003d74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	68da      	ldr	r2, [r3, #12]
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	005b      	lsls	r3, r3, #1
 8003d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d82:	69ba      	ldr	r2, [r7, #24]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	69ba      	ldr	r2, [r7, #24]
 8003d8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d94:	2201      	movs	r2, #1
 8003d96:	69fb      	ldr	r3, [r7, #28]
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	43db      	mvns	r3, r3
 8003d9e:	69ba      	ldr	r2, [r7, #24]
 8003da0:	4013      	ands	r3, r2
 8003da2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	091b      	lsrs	r3, r3, #4
 8003daa:	f003 0201 	and.w	r2, r3, #1
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	fa02 f303 	lsl.w	r3, r2, r3
 8003db4:	69ba      	ldr	r2, [r7, #24]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	69ba      	ldr	r2, [r7, #24]
 8003dbe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f003 0303 	and.w	r3, r3, #3
 8003dc8:	2b03      	cmp	r3, #3
 8003dca:	d017      	beq.n	8003dfc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	005b      	lsls	r3, r3, #1
 8003dd6:	2203      	movs	r2, #3
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	69ba      	ldr	r2, [r7, #24]
 8003de0:	4013      	ands	r3, r2
 8003de2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	689a      	ldr	r2, [r3, #8]
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	005b      	lsls	r3, r3, #1
 8003dec:	fa02 f303 	lsl.w	r3, r2, r3
 8003df0:	69ba      	ldr	r2, [r7, #24]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	69ba      	ldr	r2, [r7, #24]
 8003dfa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f003 0303 	and.w	r3, r3, #3
 8003e04:	2b02      	cmp	r3, #2
 8003e06:	d123      	bne.n	8003e50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	08da      	lsrs	r2, r3, #3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	3208      	adds	r2, #8
 8003e10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	f003 0307 	and.w	r3, r3, #7
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	220f      	movs	r2, #15
 8003e20:	fa02 f303 	lsl.w	r3, r2, r3
 8003e24:	43db      	mvns	r3, r3
 8003e26:	69ba      	ldr	r2, [r7, #24]
 8003e28:	4013      	ands	r3, r2
 8003e2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	691a      	ldr	r2, [r3, #16]
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	f003 0307 	and.w	r3, r3, #7
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3c:	69ba      	ldr	r2, [r7, #24]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	08da      	lsrs	r2, r3, #3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	3208      	adds	r2, #8
 8003e4a:	69b9      	ldr	r1, [r7, #24]
 8003e4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	005b      	lsls	r3, r3, #1
 8003e5a:	2203      	movs	r2, #3
 8003e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e60:	43db      	mvns	r3, r3
 8003e62:	69ba      	ldr	r2, [r7, #24]
 8003e64:	4013      	ands	r3, r2
 8003e66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f003 0203 	and.w	r2, r3, #3
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	fa02 f303 	lsl.w	r3, r2, r3
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	69ba      	ldr	r2, [r7, #24]
 8003e82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	f000 80b4 	beq.w	8003ffa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e92:	2300      	movs	r3, #0
 8003e94:	60fb      	str	r3, [r7, #12]
 8003e96:	4b60      	ldr	r3, [pc, #384]	; (8004018 <HAL_GPIO_Init+0x30c>)
 8003e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e9a:	4a5f      	ldr	r2, [pc, #380]	; (8004018 <HAL_GPIO_Init+0x30c>)
 8003e9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ea0:	6453      	str	r3, [r2, #68]	; 0x44
 8003ea2:	4b5d      	ldr	r3, [pc, #372]	; (8004018 <HAL_GPIO_Init+0x30c>)
 8003ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003eaa:	60fb      	str	r3, [r7, #12]
 8003eac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003eae:	4a5b      	ldr	r2, [pc, #364]	; (800401c <HAL_GPIO_Init+0x310>)
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	089b      	lsrs	r3, r3, #2
 8003eb4:	3302      	adds	r3, #2
 8003eb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	f003 0303 	and.w	r3, r3, #3
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	220f      	movs	r2, #15
 8003ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eca:	43db      	mvns	r3, r3
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	4013      	ands	r3, r2
 8003ed0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a52      	ldr	r2, [pc, #328]	; (8004020 <HAL_GPIO_Init+0x314>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d02b      	beq.n	8003f32 <HAL_GPIO_Init+0x226>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a51      	ldr	r2, [pc, #324]	; (8004024 <HAL_GPIO_Init+0x318>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d025      	beq.n	8003f2e <HAL_GPIO_Init+0x222>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a50      	ldr	r2, [pc, #320]	; (8004028 <HAL_GPIO_Init+0x31c>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d01f      	beq.n	8003f2a <HAL_GPIO_Init+0x21e>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a4f      	ldr	r2, [pc, #316]	; (800402c <HAL_GPIO_Init+0x320>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d019      	beq.n	8003f26 <HAL_GPIO_Init+0x21a>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a4e      	ldr	r2, [pc, #312]	; (8004030 <HAL_GPIO_Init+0x324>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d013      	beq.n	8003f22 <HAL_GPIO_Init+0x216>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a4d      	ldr	r2, [pc, #308]	; (8004034 <HAL_GPIO_Init+0x328>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d00d      	beq.n	8003f1e <HAL_GPIO_Init+0x212>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a4c      	ldr	r2, [pc, #304]	; (8004038 <HAL_GPIO_Init+0x32c>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d007      	beq.n	8003f1a <HAL_GPIO_Init+0x20e>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a4b      	ldr	r2, [pc, #300]	; (800403c <HAL_GPIO_Init+0x330>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d101      	bne.n	8003f16 <HAL_GPIO_Init+0x20a>
 8003f12:	2307      	movs	r3, #7
 8003f14:	e00e      	b.n	8003f34 <HAL_GPIO_Init+0x228>
 8003f16:	2308      	movs	r3, #8
 8003f18:	e00c      	b.n	8003f34 <HAL_GPIO_Init+0x228>
 8003f1a:	2306      	movs	r3, #6
 8003f1c:	e00a      	b.n	8003f34 <HAL_GPIO_Init+0x228>
 8003f1e:	2305      	movs	r3, #5
 8003f20:	e008      	b.n	8003f34 <HAL_GPIO_Init+0x228>
 8003f22:	2304      	movs	r3, #4
 8003f24:	e006      	b.n	8003f34 <HAL_GPIO_Init+0x228>
 8003f26:	2303      	movs	r3, #3
 8003f28:	e004      	b.n	8003f34 <HAL_GPIO_Init+0x228>
 8003f2a:	2302      	movs	r3, #2
 8003f2c:	e002      	b.n	8003f34 <HAL_GPIO_Init+0x228>
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e000      	b.n	8003f34 <HAL_GPIO_Init+0x228>
 8003f32:	2300      	movs	r3, #0
 8003f34:	69fa      	ldr	r2, [r7, #28]
 8003f36:	f002 0203 	and.w	r2, r2, #3
 8003f3a:	0092      	lsls	r2, r2, #2
 8003f3c:	4093      	lsls	r3, r2
 8003f3e:	69ba      	ldr	r2, [r7, #24]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f44:	4935      	ldr	r1, [pc, #212]	; (800401c <HAL_GPIO_Init+0x310>)
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	089b      	lsrs	r3, r3, #2
 8003f4a:	3302      	adds	r3, #2
 8003f4c:	69ba      	ldr	r2, [r7, #24]
 8003f4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f52:	4b3b      	ldr	r3, [pc, #236]	; (8004040 <HAL_GPIO_Init+0x334>)
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	43db      	mvns	r3, r3
 8003f5c:	69ba      	ldr	r2, [r7, #24]
 8003f5e:	4013      	ands	r3, r2
 8003f60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d003      	beq.n	8003f76 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003f6e:	69ba      	ldr	r2, [r7, #24]
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f76:	4a32      	ldr	r2, [pc, #200]	; (8004040 <HAL_GPIO_Init+0x334>)
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f7c:	4b30      	ldr	r3, [pc, #192]	; (8004040 <HAL_GPIO_Init+0x334>)
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	43db      	mvns	r3, r3
 8003f86:	69ba      	ldr	r2, [r7, #24]
 8003f88:	4013      	ands	r3, r2
 8003f8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d003      	beq.n	8003fa0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003f98:	69ba      	ldr	r2, [r7, #24]
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003fa0:	4a27      	ldr	r2, [pc, #156]	; (8004040 <HAL_GPIO_Init+0x334>)
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003fa6:	4b26      	ldr	r3, [pc, #152]	; (8004040 <HAL_GPIO_Init+0x334>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	43db      	mvns	r3, r3
 8003fb0:	69ba      	ldr	r2, [r7, #24]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d003      	beq.n	8003fca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003fc2:	69ba      	ldr	r2, [r7, #24]
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003fca:	4a1d      	ldr	r2, [pc, #116]	; (8004040 <HAL_GPIO_Init+0x334>)
 8003fcc:	69bb      	ldr	r3, [r7, #24]
 8003fce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fd0:	4b1b      	ldr	r3, [pc, #108]	; (8004040 <HAL_GPIO_Init+0x334>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	43db      	mvns	r3, r3
 8003fda:	69ba      	ldr	r2, [r7, #24]
 8003fdc:	4013      	ands	r3, r2
 8003fde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d003      	beq.n	8003ff4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003fec:	69ba      	ldr	r2, [r7, #24]
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ff4:	4a12      	ldr	r2, [pc, #72]	; (8004040 <HAL_GPIO_Init+0x334>)
 8003ff6:	69bb      	ldr	r3, [r7, #24]
 8003ff8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	3301      	adds	r3, #1
 8003ffe:	61fb      	str	r3, [r7, #28]
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	2b0f      	cmp	r3, #15
 8004004:	f67f ae90 	bls.w	8003d28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004008:	bf00      	nop
 800400a:	bf00      	nop
 800400c:	3724      	adds	r7, #36	; 0x24
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr
 8004016:	bf00      	nop
 8004018:	40023800 	.word	0x40023800
 800401c:	40013800 	.word	0x40013800
 8004020:	40020000 	.word	0x40020000
 8004024:	40020400 	.word	0x40020400
 8004028:	40020800 	.word	0x40020800
 800402c:	40020c00 	.word	0x40020c00
 8004030:	40021000 	.word	0x40021000
 8004034:	40021400 	.word	0x40021400
 8004038:	40021800 	.word	0x40021800
 800403c:	40021c00 	.word	0x40021c00
 8004040:	40013c00 	.word	0x40013c00

08004044 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	460b      	mov	r3, r1
 800404e:	807b      	strh	r3, [r7, #2]
 8004050:	4613      	mov	r3, r2
 8004052:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004054:	787b      	ldrb	r3, [r7, #1]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800405a:	887a      	ldrh	r2, [r7, #2]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004060:	e003      	b.n	800406a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004062:	887b      	ldrh	r3, [r7, #2]
 8004064:	041a      	lsls	r2, r3, #16
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	619a      	str	r2, [r3, #24]
}
 800406a:	bf00      	nop
 800406c:	370c      	adds	r7, #12
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
	...

08004078 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e12b      	b.n	80042e2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004090:	b2db      	uxtb	r3, r3
 8004092:	2b00      	cmp	r3, #0
 8004094:	d106      	bne.n	80040a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f7fe fadc 	bl	800265c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2224      	movs	r2, #36	; 0x24
 80040a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f022 0201 	bic.w	r2, r2, #1
 80040ba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80040da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80040dc:	f001 fd56 	bl	8005b8c <HAL_RCC_GetPCLK1Freq>
 80040e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	4a81      	ldr	r2, [pc, #516]	; (80042ec <HAL_I2C_Init+0x274>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d807      	bhi.n	80040fc <HAL_I2C_Init+0x84>
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	4a80      	ldr	r2, [pc, #512]	; (80042f0 <HAL_I2C_Init+0x278>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	bf94      	ite	ls
 80040f4:	2301      	movls	r3, #1
 80040f6:	2300      	movhi	r3, #0
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	e006      	b.n	800410a <HAL_I2C_Init+0x92>
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	4a7d      	ldr	r2, [pc, #500]	; (80042f4 <HAL_I2C_Init+0x27c>)
 8004100:	4293      	cmp	r3, r2
 8004102:	bf94      	ite	ls
 8004104:	2301      	movls	r3, #1
 8004106:	2300      	movhi	r3, #0
 8004108:	b2db      	uxtb	r3, r3
 800410a:	2b00      	cmp	r3, #0
 800410c:	d001      	beq.n	8004112 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e0e7      	b.n	80042e2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	4a78      	ldr	r2, [pc, #480]	; (80042f8 <HAL_I2C_Init+0x280>)
 8004116:	fba2 2303 	umull	r2, r3, r2, r3
 800411a:	0c9b      	lsrs	r3, r3, #18
 800411c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	68ba      	ldr	r2, [r7, #8]
 800412e:	430a      	orrs	r2, r1
 8004130:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	6a1b      	ldr	r3, [r3, #32]
 8004138:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	4a6a      	ldr	r2, [pc, #424]	; (80042ec <HAL_I2C_Init+0x274>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d802      	bhi.n	800414c <HAL_I2C_Init+0xd4>
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	3301      	adds	r3, #1
 800414a:	e009      	b.n	8004160 <HAL_I2C_Init+0xe8>
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004152:	fb02 f303 	mul.w	r3, r2, r3
 8004156:	4a69      	ldr	r2, [pc, #420]	; (80042fc <HAL_I2C_Init+0x284>)
 8004158:	fba2 2303 	umull	r2, r3, r2, r3
 800415c:	099b      	lsrs	r3, r3, #6
 800415e:	3301      	adds	r3, #1
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	6812      	ldr	r2, [r2, #0]
 8004164:	430b      	orrs	r3, r1
 8004166:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	69db      	ldr	r3, [r3, #28]
 800416e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004172:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	495c      	ldr	r1, [pc, #368]	; (80042ec <HAL_I2C_Init+0x274>)
 800417c:	428b      	cmp	r3, r1
 800417e:	d819      	bhi.n	80041b4 <HAL_I2C_Init+0x13c>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	1e59      	subs	r1, r3, #1
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	005b      	lsls	r3, r3, #1
 800418a:	fbb1 f3f3 	udiv	r3, r1, r3
 800418e:	1c59      	adds	r1, r3, #1
 8004190:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004194:	400b      	ands	r3, r1
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00a      	beq.n	80041b0 <HAL_I2C_Init+0x138>
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	1e59      	subs	r1, r3, #1
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	005b      	lsls	r3, r3, #1
 80041a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80041a8:	3301      	adds	r3, #1
 80041aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041ae:	e051      	b.n	8004254 <HAL_I2C_Init+0x1dc>
 80041b0:	2304      	movs	r3, #4
 80041b2:	e04f      	b.n	8004254 <HAL_I2C_Init+0x1dc>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d111      	bne.n	80041e0 <HAL_I2C_Init+0x168>
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	1e58      	subs	r0, r3, #1
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6859      	ldr	r1, [r3, #4]
 80041c4:	460b      	mov	r3, r1
 80041c6:	005b      	lsls	r3, r3, #1
 80041c8:	440b      	add	r3, r1
 80041ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80041ce:	3301      	adds	r3, #1
 80041d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	bf0c      	ite	eq
 80041d8:	2301      	moveq	r3, #1
 80041da:	2300      	movne	r3, #0
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	e012      	b.n	8004206 <HAL_I2C_Init+0x18e>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	1e58      	subs	r0, r3, #1
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6859      	ldr	r1, [r3, #4]
 80041e8:	460b      	mov	r3, r1
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	440b      	add	r3, r1
 80041ee:	0099      	lsls	r1, r3, #2
 80041f0:	440b      	add	r3, r1
 80041f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80041f6:	3301      	adds	r3, #1
 80041f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	bf0c      	ite	eq
 8004200:	2301      	moveq	r3, #1
 8004202:	2300      	movne	r3, #0
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d001      	beq.n	800420e <HAL_I2C_Init+0x196>
 800420a:	2301      	movs	r3, #1
 800420c:	e022      	b.n	8004254 <HAL_I2C_Init+0x1dc>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d10e      	bne.n	8004234 <HAL_I2C_Init+0x1bc>
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	1e58      	subs	r0, r3, #1
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6859      	ldr	r1, [r3, #4]
 800421e:	460b      	mov	r3, r1
 8004220:	005b      	lsls	r3, r3, #1
 8004222:	440b      	add	r3, r1
 8004224:	fbb0 f3f3 	udiv	r3, r0, r3
 8004228:	3301      	adds	r3, #1
 800422a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800422e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004232:	e00f      	b.n	8004254 <HAL_I2C_Init+0x1dc>
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	1e58      	subs	r0, r3, #1
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6859      	ldr	r1, [r3, #4]
 800423c:	460b      	mov	r3, r1
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	440b      	add	r3, r1
 8004242:	0099      	lsls	r1, r3, #2
 8004244:	440b      	add	r3, r1
 8004246:	fbb0 f3f3 	udiv	r3, r0, r3
 800424a:	3301      	adds	r3, #1
 800424c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004250:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004254:	6879      	ldr	r1, [r7, #4]
 8004256:	6809      	ldr	r1, [r1, #0]
 8004258:	4313      	orrs	r3, r2
 800425a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	69da      	ldr	r2, [r3, #28]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a1b      	ldr	r3, [r3, #32]
 800426e:	431a      	orrs	r2, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	430a      	orrs	r2, r1
 8004276:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004282:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	6911      	ldr	r1, [r2, #16]
 800428a:	687a      	ldr	r2, [r7, #4]
 800428c:	68d2      	ldr	r2, [r2, #12]
 800428e:	4311      	orrs	r1, r2
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	6812      	ldr	r2, [r2, #0]
 8004294:	430b      	orrs	r3, r1
 8004296:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	695a      	ldr	r2, [r3, #20]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	699b      	ldr	r3, [r3, #24]
 80042aa:	431a      	orrs	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	430a      	orrs	r2, r1
 80042b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f042 0201 	orr.w	r2, r2, #1
 80042c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2220      	movs	r2, #32
 80042ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80042e0:	2300      	movs	r3, #0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3710      	adds	r7, #16
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	000186a0 	.word	0x000186a0
 80042f0:	001e847f 	.word	0x001e847f
 80042f4:	003d08ff 	.word	0x003d08ff
 80042f8:	431bde83 	.word	0x431bde83
 80042fc:	10624dd3 	.word	0x10624dd3

08004300 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b088      	sub	sp, #32
 8004304:	af02      	add	r7, sp, #8
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	607a      	str	r2, [r7, #4]
 800430a:	461a      	mov	r2, r3
 800430c:	460b      	mov	r3, r1
 800430e:	817b      	strh	r3, [r7, #10]
 8004310:	4613      	mov	r3, r2
 8004312:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004314:	f7fe ffb6 	bl	8003284 <HAL_GetTick>
 8004318:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004320:	b2db      	uxtb	r3, r3
 8004322:	2b20      	cmp	r3, #32
 8004324:	f040 80e0 	bne.w	80044e8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	9300      	str	r3, [sp, #0]
 800432c:	2319      	movs	r3, #25
 800432e:	2201      	movs	r2, #1
 8004330:	4970      	ldr	r1, [pc, #448]	; (80044f4 <HAL_I2C_Master_Transmit+0x1f4>)
 8004332:	68f8      	ldr	r0, [r7, #12]
 8004334:	f000 fdf4 	bl	8004f20 <I2C_WaitOnFlagUntilTimeout>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d001      	beq.n	8004342 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800433e:	2302      	movs	r3, #2
 8004340:	e0d3      	b.n	80044ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004348:	2b01      	cmp	r3, #1
 800434a:	d101      	bne.n	8004350 <HAL_I2C_Master_Transmit+0x50>
 800434c:	2302      	movs	r3, #2
 800434e:	e0cc      	b.n	80044ea <HAL_I2C_Master_Transmit+0x1ea>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0301 	and.w	r3, r3, #1
 8004362:	2b01      	cmp	r3, #1
 8004364:	d007      	beq.n	8004376 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f042 0201 	orr.w	r2, r2, #1
 8004374:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004384:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2221      	movs	r2, #33	; 0x21
 800438a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2210      	movs	r2, #16
 8004392:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2200      	movs	r2, #0
 800439a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	893a      	ldrh	r2, [r7, #8]
 80043a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ac:	b29a      	uxth	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	4a50      	ldr	r2, [pc, #320]	; (80044f8 <HAL_I2C_Master_Transmit+0x1f8>)
 80043b6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80043b8:	8979      	ldrh	r1, [r7, #10]
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	6a3a      	ldr	r2, [r7, #32]
 80043be:	68f8      	ldr	r0, [r7, #12]
 80043c0:	f000 fbc8 	bl	8004b54 <I2C_MasterRequestWrite>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d001      	beq.n	80043ce <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e08d      	b.n	80044ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043ce:	2300      	movs	r3, #0
 80043d0:	613b      	str	r3, [r7, #16]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	695b      	ldr	r3, [r3, #20]
 80043d8:	613b      	str	r3, [r7, #16]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	613b      	str	r3, [r7, #16]
 80043e2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80043e4:	e066      	b.n	80044b4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043e6:	697a      	ldr	r2, [r7, #20]
 80043e8:	6a39      	ldr	r1, [r7, #32]
 80043ea:	68f8      	ldr	r0, [r7, #12]
 80043ec:	f000 fe6e 	bl	80050cc <I2C_WaitOnTXEFlagUntilTimeout>
 80043f0:	4603      	mov	r3, r0
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d00d      	beq.n	8004412 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fa:	2b04      	cmp	r3, #4
 80043fc:	d107      	bne.n	800440e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800440c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e06b      	b.n	80044ea <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004416:	781a      	ldrb	r2, [r3, #0]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004422:	1c5a      	adds	r2, r3, #1
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800442c:	b29b      	uxth	r3, r3
 800442e:	3b01      	subs	r3, #1
 8004430:	b29a      	uxth	r2, r3
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800443a:	3b01      	subs	r3, #1
 800443c:	b29a      	uxth	r2, r3
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	695b      	ldr	r3, [r3, #20]
 8004448:	f003 0304 	and.w	r3, r3, #4
 800444c:	2b04      	cmp	r3, #4
 800444e:	d11b      	bne.n	8004488 <HAL_I2C_Master_Transmit+0x188>
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004454:	2b00      	cmp	r3, #0
 8004456:	d017      	beq.n	8004488 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445c:	781a      	ldrb	r2, [r3, #0]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004468:	1c5a      	adds	r2, r3, #1
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004472:	b29b      	uxth	r3, r3
 8004474:	3b01      	subs	r3, #1
 8004476:	b29a      	uxth	r2, r3
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004480:	3b01      	subs	r3, #1
 8004482:	b29a      	uxth	r2, r3
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004488:	697a      	ldr	r2, [r7, #20]
 800448a:	6a39      	ldr	r1, [r7, #32]
 800448c:	68f8      	ldr	r0, [r7, #12]
 800448e:	f000 fe5e 	bl	800514e <I2C_WaitOnBTFFlagUntilTimeout>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d00d      	beq.n	80044b4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449c:	2b04      	cmp	r3, #4
 800449e:	d107      	bne.n	80044b0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044ae:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	e01a      	b.n	80044ea <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d194      	bne.n	80043e6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2220      	movs	r2, #32
 80044d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80044e4:	2300      	movs	r3, #0
 80044e6:	e000      	b.n	80044ea <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80044e8:	2302      	movs	r3, #2
  }
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3718      	adds	r7, #24
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	00100002 	.word	0x00100002
 80044f8:	ffff0000 	.word	0xffff0000

080044fc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b08c      	sub	sp, #48	; 0x30
 8004500:	af02      	add	r7, sp, #8
 8004502:	60f8      	str	r0, [r7, #12]
 8004504:	607a      	str	r2, [r7, #4]
 8004506:	461a      	mov	r2, r3
 8004508:	460b      	mov	r3, r1
 800450a:	817b      	strh	r3, [r7, #10]
 800450c:	4613      	mov	r3, r2
 800450e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004510:	f7fe feb8 	bl	8003284 <HAL_GetTick>
 8004514:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800451c:	b2db      	uxtb	r3, r3
 800451e:	2b20      	cmp	r3, #32
 8004520:	f040 820b 	bne.w	800493a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004526:	9300      	str	r3, [sp, #0]
 8004528:	2319      	movs	r3, #25
 800452a:	2201      	movs	r2, #1
 800452c:	497c      	ldr	r1, [pc, #496]	; (8004720 <HAL_I2C_Master_Receive+0x224>)
 800452e:	68f8      	ldr	r0, [r7, #12]
 8004530:	f000 fcf6 	bl	8004f20 <I2C_WaitOnFlagUntilTimeout>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d001      	beq.n	800453e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800453a:	2302      	movs	r3, #2
 800453c:	e1fe      	b.n	800493c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004544:	2b01      	cmp	r3, #1
 8004546:	d101      	bne.n	800454c <HAL_I2C_Master_Receive+0x50>
 8004548:	2302      	movs	r3, #2
 800454a:	e1f7      	b.n	800493c <HAL_I2C_Master_Receive+0x440>
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0301 	and.w	r3, r3, #1
 800455e:	2b01      	cmp	r3, #1
 8004560:	d007      	beq.n	8004572 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f042 0201 	orr.w	r2, r2, #1
 8004570:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004580:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2222      	movs	r2, #34	; 0x22
 8004586:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2210      	movs	r2, #16
 800458e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	893a      	ldrh	r2, [r7, #8]
 80045a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045a8:	b29a      	uxth	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	4a5c      	ldr	r2, [pc, #368]	; (8004724 <HAL_I2C_Master_Receive+0x228>)
 80045b2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80045b4:	8979      	ldrh	r1, [r7, #10]
 80045b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045ba:	68f8      	ldr	r0, [r7, #12]
 80045bc:	f000 fb4c 	bl	8004c58 <I2C_MasterRequestRead>
 80045c0:	4603      	mov	r3, r0
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d001      	beq.n	80045ca <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e1b8      	b.n	800493c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d113      	bne.n	80045fa <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045d2:	2300      	movs	r3, #0
 80045d4:	623b      	str	r3, [r7, #32]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	695b      	ldr	r3, [r3, #20]
 80045dc:	623b      	str	r3, [r7, #32]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	699b      	ldr	r3, [r3, #24]
 80045e4:	623b      	str	r3, [r7, #32]
 80045e6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045f6:	601a      	str	r2, [r3, #0]
 80045f8:	e18c      	b.n	8004914 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d11b      	bne.n	800463a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004610:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004612:	2300      	movs	r3, #0
 8004614:	61fb      	str	r3, [r7, #28]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	695b      	ldr	r3, [r3, #20]
 800461c:	61fb      	str	r3, [r7, #28]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	699b      	ldr	r3, [r3, #24]
 8004624:	61fb      	str	r3, [r7, #28]
 8004626:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004636:	601a      	str	r2, [r3, #0]
 8004638:	e16c      	b.n	8004914 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800463e:	2b02      	cmp	r3, #2
 8004640:	d11b      	bne.n	800467a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004650:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004660:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004662:	2300      	movs	r3, #0
 8004664:	61bb      	str	r3, [r7, #24]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	695b      	ldr	r3, [r3, #20]
 800466c:	61bb      	str	r3, [r7, #24]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	699b      	ldr	r3, [r3, #24]
 8004674:	61bb      	str	r3, [r7, #24]
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	e14c      	b.n	8004914 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004688:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800468a:	2300      	movs	r3, #0
 800468c:	617b      	str	r3, [r7, #20]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	695b      	ldr	r3, [r3, #20]
 8004694:	617b      	str	r3, [r7, #20]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	617b      	str	r3, [r7, #20]
 800469e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80046a0:	e138      	b.n	8004914 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046a6:	2b03      	cmp	r3, #3
 80046a8:	f200 80f1 	bhi.w	800488e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d123      	bne.n	80046fc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046b6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80046b8:	68f8      	ldr	r0, [r7, #12]
 80046ba:	f000 fd89 	bl	80051d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d001      	beq.n	80046c8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e139      	b.n	800493c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	691a      	ldr	r2, [r3, #16]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d2:	b2d2      	uxtb	r2, r2
 80046d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046da:	1c5a      	adds	r2, r3, #1
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046e4:	3b01      	subs	r3, #1
 80046e6:	b29a      	uxth	r2, r3
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	3b01      	subs	r3, #1
 80046f4:	b29a      	uxth	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80046fa:	e10b      	b.n	8004914 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004700:	2b02      	cmp	r3, #2
 8004702:	d14e      	bne.n	80047a2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004706:	9300      	str	r3, [sp, #0]
 8004708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800470a:	2200      	movs	r2, #0
 800470c:	4906      	ldr	r1, [pc, #24]	; (8004728 <HAL_I2C_Master_Receive+0x22c>)
 800470e:	68f8      	ldr	r0, [r7, #12]
 8004710:	f000 fc06 	bl	8004f20 <I2C_WaitOnFlagUntilTimeout>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d008      	beq.n	800472c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e10e      	b.n	800493c <HAL_I2C_Master_Receive+0x440>
 800471e:	bf00      	nop
 8004720:	00100002 	.word	0x00100002
 8004724:	ffff0000 	.word	0xffff0000
 8004728:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800473a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	691a      	ldr	r2, [r3, #16]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004746:	b2d2      	uxtb	r2, r2
 8004748:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474e:	1c5a      	adds	r2, r3, #1
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004758:	3b01      	subs	r3, #1
 800475a:	b29a      	uxth	r2, r3
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004764:	b29b      	uxth	r3, r3
 8004766:	3b01      	subs	r3, #1
 8004768:	b29a      	uxth	r2, r3
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	691a      	ldr	r2, [r3, #16]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004778:	b2d2      	uxtb	r2, r2
 800477a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004780:	1c5a      	adds	r2, r3, #1
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800478a:	3b01      	subs	r3, #1
 800478c:	b29a      	uxth	r2, r3
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004796:	b29b      	uxth	r3, r3
 8004798:	3b01      	subs	r3, #1
 800479a:	b29a      	uxth	r2, r3
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	855a      	strh	r2, [r3, #42]	; 0x2a
 80047a0:	e0b8      	b.n	8004914 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80047a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a4:	9300      	str	r3, [sp, #0]
 80047a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a8:	2200      	movs	r2, #0
 80047aa:	4966      	ldr	r1, [pc, #408]	; (8004944 <HAL_I2C_Master_Receive+0x448>)
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f000 fbb7 	bl	8004f20 <I2C_WaitOnFlagUntilTimeout>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d001      	beq.n	80047bc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e0bf      	b.n	800493c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	691a      	ldr	r2, [r3, #16]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d6:	b2d2      	uxtb	r2, r2
 80047d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047de:	1c5a      	adds	r2, r3, #1
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047e8:	3b01      	subs	r3, #1
 80047ea:	b29a      	uxth	r2, r3
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	3b01      	subs	r3, #1
 80047f8:	b29a      	uxth	r2, r3
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80047fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004800:	9300      	str	r3, [sp, #0]
 8004802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004804:	2200      	movs	r2, #0
 8004806:	494f      	ldr	r1, [pc, #316]	; (8004944 <HAL_I2C_Master_Receive+0x448>)
 8004808:	68f8      	ldr	r0, [r7, #12]
 800480a:	f000 fb89 	bl	8004f20 <I2C_WaitOnFlagUntilTimeout>
 800480e:	4603      	mov	r3, r0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d001      	beq.n	8004818 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e091      	b.n	800493c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004826:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	691a      	ldr	r2, [r3, #16]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004832:	b2d2      	uxtb	r2, r2
 8004834:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800483a:	1c5a      	adds	r2, r3, #1
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004844:	3b01      	subs	r3, #1
 8004846:	b29a      	uxth	r2, r3
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004850:	b29b      	uxth	r3, r3
 8004852:	3b01      	subs	r3, #1
 8004854:	b29a      	uxth	r2, r3
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	691a      	ldr	r2, [r3, #16]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004864:	b2d2      	uxtb	r2, r2
 8004866:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486c:	1c5a      	adds	r2, r3, #1
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004876:	3b01      	subs	r3, #1
 8004878:	b29a      	uxth	r2, r3
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004882:	b29b      	uxth	r3, r3
 8004884:	3b01      	subs	r3, #1
 8004886:	b29a      	uxth	r2, r3
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800488c:	e042      	b.n	8004914 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800488e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004890:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004892:	68f8      	ldr	r0, [r7, #12]
 8004894:	f000 fc9c 	bl	80051d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004898:	4603      	mov	r3, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	d001      	beq.n	80048a2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e04c      	b.n	800493c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	691a      	ldr	r2, [r3, #16]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ac:	b2d2      	uxtb	r2, r2
 80048ae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b4:	1c5a      	adds	r2, r3, #1
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048be:	3b01      	subs	r3, #1
 80048c0:	b29a      	uxth	r2, r3
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	3b01      	subs	r3, #1
 80048ce:	b29a      	uxth	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	695b      	ldr	r3, [r3, #20]
 80048da:	f003 0304 	and.w	r3, r3, #4
 80048de:	2b04      	cmp	r3, #4
 80048e0:	d118      	bne.n	8004914 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	691a      	ldr	r2, [r3, #16]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ec:	b2d2      	uxtb	r2, r2
 80048ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f4:	1c5a      	adds	r2, r3, #1
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048fe:	3b01      	subs	r3, #1
 8004900:	b29a      	uxth	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800490a:	b29b      	uxth	r3, r3
 800490c:	3b01      	subs	r3, #1
 800490e:	b29a      	uxth	r2, r3
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004918:	2b00      	cmp	r3, #0
 800491a:	f47f aec2 	bne.w	80046a2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2220      	movs	r2, #32
 8004922:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004936:	2300      	movs	r3, #0
 8004938:	e000      	b.n	800493c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800493a:	2302      	movs	r3, #2
  }
}
 800493c:	4618      	mov	r0, r3
 800493e:	3728      	adds	r7, #40	; 0x28
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}
 8004944:	00010004 	.word	0x00010004

08004948 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b088      	sub	sp, #32
 800494c:	af02      	add	r7, sp, #8
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	4608      	mov	r0, r1
 8004952:	4611      	mov	r1, r2
 8004954:	461a      	mov	r2, r3
 8004956:	4603      	mov	r3, r0
 8004958:	817b      	strh	r3, [r7, #10]
 800495a:	460b      	mov	r3, r1
 800495c:	813b      	strh	r3, [r7, #8]
 800495e:	4613      	mov	r3, r2
 8004960:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004962:	f7fe fc8f 	bl	8003284 <HAL_GetTick>
 8004966:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800496e:	b2db      	uxtb	r3, r3
 8004970:	2b20      	cmp	r3, #32
 8004972:	f040 80d9 	bne.w	8004b28 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	9300      	str	r3, [sp, #0]
 800497a:	2319      	movs	r3, #25
 800497c:	2201      	movs	r2, #1
 800497e:	496d      	ldr	r1, [pc, #436]	; (8004b34 <HAL_I2C_Mem_Write+0x1ec>)
 8004980:	68f8      	ldr	r0, [r7, #12]
 8004982:	f000 facd 	bl	8004f20 <I2C_WaitOnFlagUntilTimeout>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d001      	beq.n	8004990 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800498c:	2302      	movs	r3, #2
 800498e:	e0cc      	b.n	8004b2a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004996:	2b01      	cmp	r3, #1
 8004998:	d101      	bne.n	800499e <HAL_I2C_Mem_Write+0x56>
 800499a:	2302      	movs	r3, #2
 800499c:	e0c5      	b.n	8004b2a <HAL_I2C_Mem_Write+0x1e2>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2201      	movs	r2, #1
 80049a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0301 	and.w	r3, r3, #1
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d007      	beq.n	80049c4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f042 0201 	orr.w	r2, r2, #1
 80049c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2221      	movs	r2, #33	; 0x21
 80049d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2240      	movs	r2, #64	; 0x40
 80049e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2200      	movs	r2, #0
 80049e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6a3a      	ldr	r2, [r7, #32]
 80049ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80049f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049fa:	b29a      	uxth	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	4a4d      	ldr	r2, [pc, #308]	; (8004b38 <HAL_I2C_Mem_Write+0x1f0>)
 8004a04:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004a06:	88f8      	ldrh	r0, [r7, #6]
 8004a08:	893a      	ldrh	r2, [r7, #8]
 8004a0a:	8979      	ldrh	r1, [r7, #10]
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	9301      	str	r3, [sp, #4]
 8004a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a12:	9300      	str	r3, [sp, #0]
 8004a14:	4603      	mov	r3, r0
 8004a16:	68f8      	ldr	r0, [r7, #12]
 8004a18:	f000 f9ec 	bl	8004df4 <I2C_RequestMemoryWrite>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d052      	beq.n	8004ac8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e081      	b.n	8004b2a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a26:	697a      	ldr	r2, [r7, #20]
 8004a28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a2a:	68f8      	ldr	r0, [r7, #12]
 8004a2c:	f000 fb4e 	bl	80050cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d00d      	beq.n	8004a52 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3a:	2b04      	cmp	r3, #4
 8004a3c:	d107      	bne.n	8004a4e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a4c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e06b      	b.n	8004b2a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a56:	781a      	ldrb	r2, [r3, #0]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a62:	1c5a      	adds	r2, r3, #1
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	695b      	ldr	r3, [r3, #20]
 8004a88:	f003 0304 	and.w	r3, r3, #4
 8004a8c:	2b04      	cmp	r3, #4
 8004a8e:	d11b      	bne.n	8004ac8 <HAL_I2C_Mem_Write+0x180>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d017      	beq.n	8004ac8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9c:	781a      	ldrb	r2, [r3, #0]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa8:	1c5a      	adds	r2, r3, #1
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ab2:	3b01      	subs	r3, #1
 8004ab4:	b29a      	uxth	r2, r3
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	3b01      	subs	r3, #1
 8004ac2:	b29a      	uxth	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d1aa      	bne.n	8004a26 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ad0:	697a      	ldr	r2, [r7, #20]
 8004ad2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ad4:	68f8      	ldr	r0, [r7, #12]
 8004ad6:	f000 fb3a 	bl	800514e <I2C_WaitOnBTFFlagUntilTimeout>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d00d      	beq.n	8004afc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ae4:	2b04      	cmp	r3, #4
 8004ae6:	d107      	bne.n	8004af8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004af6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e016      	b.n	8004b2a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2220      	movs	r2, #32
 8004b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004b24:	2300      	movs	r3, #0
 8004b26:	e000      	b.n	8004b2a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004b28:	2302      	movs	r3, #2
  }
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3718      	adds	r7, #24
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	00100002 	.word	0x00100002
 8004b38:	ffff0000 	.word	0xffff0000

08004b3c <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	370c      	adds	r7, #12
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b088      	sub	sp, #32
 8004b58:	af02      	add	r7, sp, #8
 8004b5a:	60f8      	str	r0, [r7, #12]
 8004b5c:	607a      	str	r2, [r7, #4]
 8004b5e:	603b      	str	r3, [r7, #0]
 8004b60:	460b      	mov	r3, r1
 8004b62:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b68:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	2b08      	cmp	r3, #8
 8004b6e:	d006      	beq.n	8004b7e <I2C_MasterRequestWrite+0x2a>
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d003      	beq.n	8004b7e <I2C_MasterRequestWrite+0x2a>
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004b7c:	d108      	bne.n	8004b90 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b8c:	601a      	str	r2, [r3, #0]
 8004b8e:	e00b      	b.n	8004ba8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b94:	2b12      	cmp	r3, #18
 8004b96:	d107      	bne.n	8004ba8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ba6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	9300      	str	r3, [sp, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004bb4:	68f8      	ldr	r0, [r7, #12]
 8004bb6:	f000 f9b3 	bl	8004f20 <I2C_WaitOnFlagUntilTimeout>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d00d      	beq.n	8004bdc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bce:	d103      	bne.n	8004bd8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bd6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004bd8:	2303      	movs	r3, #3
 8004bda:	e035      	b.n	8004c48 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	691b      	ldr	r3, [r3, #16]
 8004be0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004be4:	d108      	bne.n	8004bf8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004be6:	897b      	ldrh	r3, [r7, #10]
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	461a      	mov	r2, r3
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004bf4:	611a      	str	r2, [r3, #16]
 8004bf6:	e01b      	b.n	8004c30 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004bf8:	897b      	ldrh	r3, [r7, #10]
 8004bfa:	11db      	asrs	r3, r3, #7
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	f003 0306 	and.w	r3, r3, #6
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	f063 030f 	orn	r3, r3, #15
 8004c08:	b2da      	uxtb	r2, r3
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	490e      	ldr	r1, [pc, #56]	; (8004c50 <I2C_MasterRequestWrite+0xfc>)
 8004c16:	68f8      	ldr	r0, [r7, #12]
 8004c18:	f000 f9d9 	bl	8004fce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d001      	beq.n	8004c26 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e010      	b.n	8004c48 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004c26:	897b      	ldrh	r3, [r7, #10]
 8004c28:	b2da      	uxtb	r2, r3
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	4907      	ldr	r1, [pc, #28]	; (8004c54 <I2C_MasterRequestWrite+0x100>)
 8004c36:	68f8      	ldr	r0, [r7, #12]
 8004c38:	f000 f9c9 	bl	8004fce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d001      	beq.n	8004c46 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e000      	b.n	8004c48 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004c46:	2300      	movs	r3, #0
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3718      	adds	r7, #24
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	00010008 	.word	0x00010008
 8004c54:	00010002 	.word	0x00010002

08004c58 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b088      	sub	sp, #32
 8004c5c:	af02      	add	r7, sp, #8
 8004c5e:	60f8      	str	r0, [r7, #12]
 8004c60:	607a      	str	r2, [r7, #4]
 8004c62:	603b      	str	r3, [r7, #0]
 8004c64:	460b      	mov	r3, r1
 8004c66:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c6c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004c7c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	2b08      	cmp	r3, #8
 8004c82:	d006      	beq.n	8004c92 <I2C_MasterRequestRead+0x3a>
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d003      	beq.n	8004c92 <I2C_MasterRequestRead+0x3a>
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004c90:	d108      	bne.n	8004ca4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ca0:	601a      	str	r2, [r3, #0]
 8004ca2:	e00b      	b.n	8004cbc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca8:	2b11      	cmp	r3, #17
 8004caa:	d107      	bne.n	8004cbc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f000 f929 	bl	8004f20 <I2C_WaitOnFlagUntilTimeout>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00d      	beq.n	8004cf0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ce2:	d103      	bne.n	8004cec <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004cea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	e079      	b.n	8004de4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	691b      	ldr	r3, [r3, #16]
 8004cf4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004cf8:	d108      	bne.n	8004d0c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004cfa:	897b      	ldrh	r3, [r7, #10]
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	f043 0301 	orr.w	r3, r3, #1
 8004d02:	b2da      	uxtb	r2, r3
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	611a      	str	r2, [r3, #16]
 8004d0a:	e05f      	b.n	8004dcc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004d0c:	897b      	ldrh	r3, [r7, #10]
 8004d0e:	11db      	asrs	r3, r3, #7
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	f003 0306 	and.w	r3, r3, #6
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	f063 030f 	orn	r3, r3, #15
 8004d1c:	b2da      	uxtb	r2, r3
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	4930      	ldr	r1, [pc, #192]	; (8004dec <I2C_MasterRequestRead+0x194>)
 8004d2a:	68f8      	ldr	r0, [r7, #12]
 8004d2c:	f000 f94f 	bl	8004fce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d30:	4603      	mov	r3, r0
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d001      	beq.n	8004d3a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e054      	b.n	8004de4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004d3a:	897b      	ldrh	r3, [r7, #10]
 8004d3c:	b2da      	uxtb	r2, r3
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	4929      	ldr	r1, [pc, #164]	; (8004df0 <I2C_MasterRequestRead+0x198>)
 8004d4a:	68f8      	ldr	r0, [r7, #12]
 8004d4c:	f000 f93f 	bl	8004fce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d001      	beq.n	8004d5a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e044      	b.n	8004de4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	613b      	str	r3, [r7, #16]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	695b      	ldr	r3, [r3, #20]
 8004d64:	613b      	str	r3, [r7, #16]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	699b      	ldr	r3, [r3, #24]
 8004d6c:	613b      	str	r3, [r7, #16]
 8004d6e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d7e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	9300      	str	r3, [sp, #0]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2200      	movs	r2, #0
 8004d88:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d8c:	68f8      	ldr	r0, [r7, #12]
 8004d8e:	f000 f8c7 	bl	8004f20 <I2C_WaitOnFlagUntilTimeout>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d00d      	beq.n	8004db4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004da6:	d103      	bne.n	8004db0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004dae:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	e017      	b.n	8004de4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004db4:	897b      	ldrh	r3, [r7, #10]
 8004db6:	11db      	asrs	r3, r3, #7
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	f003 0306 	and.w	r3, r3, #6
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	f063 030e 	orn	r3, r3, #14
 8004dc4:	b2da      	uxtb	r2, r3
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	4907      	ldr	r1, [pc, #28]	; (8004df0 <I2C_MasterRequestRead+0x198>)
 8004dd2:	68f8      	ldr	r0, [r7, #12]
 8004dd4:	f000 f8fb 	bl	8004fce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d001      	beq.n	8004de2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e000      	b.n	8004de4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004de2:	2300      	movs	r3, #0
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3718      	adds	r7, #24
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}
 8004dec:	00010008 	.word	0x00010008
 8004df0:	00010002 	.word	0x00010002

08004df4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b088      	sub	sp, #32
 8004df8:	af02      	add	r7, sp, #8
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	4608      	mov	r0, r1
 8004dfe:	4611      	mov	r1, r2
 8004e00:	461a      	mov	r2, r3
 8004e02:	4603      	mov	r3, r0
 8004e04:	817b      	strh	r3, [r7, #10]
 8004e06:	460b      	mov	r3, r1
 8004e08:	813b      	strh	r3, [r7, #8]
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e1c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e20:	9300      	str	r3, [sp, #0]
 8004e22:	6a3b      	ldr	r3, [r7, #32]
 8004e24:	2200      	movs	r2, #0
 8004e26:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e2a:	68f8      	ldr	r0, [r7, #12]
 8004e2c:	f000 f878 	bl	8004f20 <I2C_WaitOnFlagUntilTimeout>
 8004e30:	4603      	mov	r3, r0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00d      	beq.n	8004e52 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e44:	d103      	bne.n	8004e4e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e4c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e05f      	b.n	8004f12 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e52:	897b      	ldrh	r3, [r7, #10]
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	461a      	mov	r2, r3
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004e60:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e64:	6a3a      	ldr	r2, [r7, #32]
 8004e66:	492d      	ldr	r1, [pc, #180]	; (8004f1c <I2C_RequestMemoryWrite+0x128>)
 8004e68:	68f8      	ldr	r0, [r7, #12]
 8004e6a:	f000 f8b0 	bl	8004fce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d001      	beq.n	8004e78 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e04c      	b.n	8004f12 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e78:	2300      	movs	r3, #0
 8004e7a:	617b      	str	r3, [r7, #20]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	695b      	ldr	r3, [r3, #20]
 8004e82:	617b      	str	r3, [r7, #20]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	699b      	ldr	r3, [r3, #24]
 8004e8a:	617b      	str	r3, [r7, #20]
 8004e8c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e90:	6a39      	ldr	r1, [r7, #32]
 8004e92:	68f8      	ldr	r0, [r7, #12]
 8004e94:	f000 f91a 	bl	80050cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00d      	beq.n	8004eba <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea2:	2b04      	cmp	r3, #4
 8004ea4:	d107      	bne.n	8004eb6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eb4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e02b      	b.n	8004f12 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004eba:	88fb      	ldrh	r3, [r7, #6]
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d105      	bne.n	8004ecc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ec0:	893b      	ldrh	r3, [r7, #8]
 8004ec2:	b2da      	uxtb	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	611a      	str	r2, [r3, #16]
 8004eca:	e021      	b.n	8004f10 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ecc:	893b      	ldrh	r3, [r7, #8]
 8004ece:	0a1b      	lsrs	r3, r3, #8
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	b2da      	uxtb	r2, r3
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004eda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004edc:	6a39      	ldr	r1, [r7, #32]
 8004ede:	68f8      	ldr	r0, [r7, #12]
 8004ee0:	f000 f8f4 	bl	80050cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d00d      	beq.n	8004f06 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eee:	2b04      	cmp	r3, #4
 8004ef0:	d107      	bne.n	8004f02 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f00:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e005      	b.n	8004f12 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f06:	893b      	ldrh	r3, [r7, #8]
 8004f08:	b2da      	uxtb	r2, r3
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3718      	adds	r7, #24
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	00010002 	.word	0x00010002

08004f20 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	60f8      	str	r0, [r7, #12]
 8004f28:	60b9      	str	r1, [r7, #8]
 8004f2a:	603b      	str	r3, [r7, #0]
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f30:	e025      	b.n	8004f7e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f38:	d021      	beq.n	8004f7e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f3a:	f7fe f9a3 	bl	8003284 <HAL_GetTick>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	69bb      	ldr	r3, [r7, #24]
 8004f42:	1ad3      	subs	r3, r2, r3
 8004f44:	683a      	ldr	r2, [r7, #0]
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d302      	bcc.n	8004f50 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d116      	bne.n	8004f7e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2200      	movs	r2, #0
 8004f54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2220      	movs	r2, #32
 8004f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f6a:	f043 0220 	orr.w	r2, r3, #32
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e023      	b.n	8004fc6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	0c1b      	lsrs	r3, r3, #16
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d10d      	bne.n	8004fa4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	695b      	ldr	r3, [r3, #20]
 8004f8e:	43da      	mvns	r2, r3
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	4013      	ands	r3, r2
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	bf0c      	ite	eq
 8004f9a:	2301      	moveq	r3, #1
 8004f9c:	2300      	movne	r3, #0
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	e00c      	b.n	8004fbe <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	699b      	ldr	r3, [r3, #24]
 8004faa:	43da      	mvns	r2, r3
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	4013      	ands	r3, r2
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	bf0c      	ite	eq
 8004fb6:	2301      	moveq	r3, #1
 8004fb8:	2300      	movne	r3, #0
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	79fb      	ldrb	r3, [r7, #7]
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d0b6      	beq.n	8004f32 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3710      	adds	r7, #16
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}

08004fce <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004fce:	b580      	push	{r7, lr}
 8004fd0:	b084      	sub	sp, #16
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	60f8      	str	r0, [r7, #12]
 8004fd6:	60b9      	str	r1, [r7, #8]
 8004fd8:	607a      	str	r2, [r7, #4]
 8004fda:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004fdc:	e051      	b.n	8005082 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	695b      	ldr	r3, [r3, #20]
 8004fe4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fe8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fec:	d123      	bne.n	8005036 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ffc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005006:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2200      	movs	r2, #0
 800500c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2220      	movs	r2, #32
 8005012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005022:	f043 0204 	orr.w	r2, r3, #4
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e046      	b.n	80050c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800503c:	d021      	beq.n	8005082 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800503e:	f7fe f921 	bl	8003284 <HAL_GetTick>
 8005042:	4602      	mov	r2, r0
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	429a      	cmp	r2, r3
 800504c:	d302      	bcc.n	8005054 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d116      	bne.n	8005082 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2200      	movs	r2, #0
 8005058:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2220      	movs	r2, #32
 800505e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506e:	f043 0220 	orr.w	r2, r3, #32
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2200      	movs	r2, #0
 800507a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e020      	b.n	80050c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	0c1b      	lsrs	r3, r3, #16
 8005086:	b2db      	uxtb	r3, r3
 8005088:	2b01      	cmp	r3, #1
 800508a:	d10c      	bne.n	80050a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	695b      	ldr	r3, [r3, #20]
 8005092:	43da      	mvns	r2, r3
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	4013      	ands	r3, r2
 8005098:	b29b      	uxth	r3, r3
 800509a:	2b00      	cmp	r3, #0
 800509c:	bf14      	ite	ne
 800509e:	2301      	movne	r3, #1
 80050a0:	2300      	moveq	r3, #0
 80050a2:	b2db      	uxtb	r3, r3
 80050a4:	e00b      	b.n	80050be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	699b      	ldr	r3, [r3, #24]
 80050ac:	43da      	mvns	r2, r3
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	4013      	ands	r3, r2
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	bf14      	ite	ne
 80050b8:	2301      	movne	r3, #1
 80050ba:	2300      	moveq	r3, #0
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d18d      	bne.n	8004fde <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80050c2:	2300      	movs	r3, #0
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3710      	adds	r7, #16
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050d8:	e02d      	b.n	8005136 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80050da:	68f8      	ldr	r0, [r7, #12]
 80050dc:	f000 f8ce 	bl	800527c <I2C_IsAcknowledgeFailed>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d001      	beq.n	80050ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e02d      	b.n	8005146 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050f0:	d021      	beq.n	8005136 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050f2:	f7fe f8c7 	bl	8003284 <HAL_GetTick>
 80050f6:	4602      	mov	r2, r0
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	68ba      	ldr	r2, [r7, #8]
 80050fe:	429a      	cmp	r2, r3
 8005100:	d302      	bcc.n	8005108 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d116      	bne.n	8005136 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2200      	movs	r2, #0
 800510c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2220      	movs	r2, #32
 8005112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2200      	movs	r2, #0
 800511a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005122:	f043 0220 	orr.w	r2, r3, #32
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2200      	movs	r2, #0
 800512e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e007      	b.n	8005146 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	695b      	ldr	r3, [r3, #20]
 800513c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005140:	2b80      	cmp	r3, #128	; 0x80
 8005142:	d1ca      	bne.n	80050da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}

0800514e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800514e:	b580      	push	{r7, lr}
 8005150:	b084      	sub	sp, #16
 8005152:	af00      	add	r7, sp, #0
 8005154:	60f8      	str	r0, [r7, #12]
 8005156:	60b9      	str	r1, [r7, #8]
 8005158:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800515a:	e02d      	b.n	80051b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800515c:	68f8      	ldr	r0, [r7, #12]
 800515e:	f000 f88d 	bl	800527c <I2C_IsAcknowledgeFailed>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	d001      	beq.n	800516c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e02d      	b.n	80051c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005172:	d021      	beq.n	80051b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005174:	f7fe f886 	bl	8003284 <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	68ba      	ldr	r2, [r7, #8]
 8005180:	429a      	cmp	r2, r3
 8005182:	d302      	bcc.n	800518a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d116      	bne.n	80051b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2200      	movs	r2, #0
 800518e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2220      	movs	r2, #32
 8005194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2200      	movs	r2, #0
 800519c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a4:	f043 0220 	orr.w	r2, r3, #32
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e007      	b.n	80051c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	695b      	ldr	r3, [r3, #20]
 80051be:	f003 0304 	and.w	r3, r3, #4
 80051c2:	2b04      	cmp	r3, #4
 80051c4:	d1ca      	bne.n	800515c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051c6:	2300      	movs	r3, #0
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3710      	adds	r7, #16
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}

080051d0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b084      	sub	sp, #16
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	60f8      	str	r0, [r7, #12]
 80051d8:	60b9      	str	r1, [r7, #8]
 80051da:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051dc:	e042      	b.n	8005264 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	695b      	ldr	r3, [r3, #20]
 80051e4:	f003 0310 	and.w	r3, r3, #16
 80051e8:	2b10      	cmp	r3, #16
 80051ea:	d119      	bne.n	8005220 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f06f 0210 	mvn.w	r2, #16
 80051f4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2200      	movs	r2, #0
 80051fa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2220      	movs	r2, #32
 8005200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2200      	movs	r2, #0
 8005208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2200      	movs	r2, #0
 8005218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800521c:	2301      	movs	r3, #1
 800521e:	e029      	b.n	8005274 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005220:	f7fe f830 	bl	8003284 <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	68ba      	ldr	r2, [r7, #8]
 800522c:	429a      	cmp	r2, r3
 800522e:	d302      	bcc.n	8005236 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d116      	bne.n	8005264 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2200      	movs	r2, #0
 800523a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2220      	movs	r2, #32
 8005240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2200      	movs	r2, #0
 8005248:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005250:	f043 0220 	orr.w	r2, r3, #32
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2200      	movs	r2, #0
 800525c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e007      	b.n	8005274 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800526e:	2b40      	cmp	r3, #64	; 0x40
 8005270:	d1b5      	bne.n	80051de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3710      	adds	r7, #16
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	695b      	ldr	r3, [r3, #20]
 800528a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800528e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005292:	d11b      	bne.n	80052cc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800529c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2220      	movs	r2, #32
 80052a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b8:	f043 0204 	orr.w	r2, r3, #4
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2200      	movs	r2, #0
 80052c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e000      	b.n	80052ce <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	370c      	adds	r7, #12
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
	...

080052dc <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80052e2:	4b06      	ldr	r3, [pc, #24]	; (80052fc <HAL_PWR_EnableBkUpAccess+0x20>)
 80052e4:	2201      	movs	r2, #1
 80052e6:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80052e8:	4b05      	ldr	r3, [pc, #20]	; (8005300 <HAL_PWR_EnableBkUpAccess+0x24>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80052ee:	687b      	ldr	r3, [r7, #4]
}
 80052f0:	bf00      	nop
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr
 80052fc:	420e0020 	.word	0x420e0020
 8005300:	40007000 	.word	0x40007000

08005304 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8005304:	b480      	push	{r7}
 8005306:	b083      	sub	sp, #12
 8005308:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 800530a:	4b06      	ldr	r3, [pc, #24]	; (8005324 <HAL_PWR_DisableBkUpAccess+0x20>)
 800530c:	2200      	movs	r2, #0
 800530e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005310:	4b05      	ldr	r3, [pc, #20]	; (8005328 <HAL_PWR_DisableBkUpAccess+0x24>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8005316:	687b      	ldr	r3, [r7, #4]
}
 8005318:	bf00      	nop
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005322:	4770      	bx	lr
 8005324:	420e0020 	.word	0x420e0020
 8005328:	40007000 	.word	0x40007000

0800532c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b086      	sub	sp, #24
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d101      	bne.n	800533e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e267      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 0301 	and.w	r3, r3, #1
 8005346:	2b00      	cmp	r3, #0
 8005348:	d075      	beq.n	8005436 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800534a:	4b88      	ldr	r3, [pc, #544]	; (800556c <HAL_RCC_OscConfig+0x240>)
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f003 030c 	and.w	r3, r3, #12
 8005352:	2b04      	cmp	r3, #4
 8005354:	d00c      	beq.n	8005370 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005356:	4b85      	ldr	r3, [pc, #532]	; (800556c <HAL_RCC_OscConfig+0x240>)
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800535e:	2b08      	cmp	r3, #8
 8005360:	d112      	bne.n	8005388 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005362:	4b82      	ldr	r3, [pc, #520]	; (800556c <HAL_RCC_OscConfig+0x240>)
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800536a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800536e:	d10b      	bne.n	8005388 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005370:	4b7e      	ldr	r3, [pc, #504]	; (800556c <HAL_RCC_OscConfig+0x240>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005378:	2b00      	cmp	r3, #0
 800537a:	d05b      	beq.n	8005434 <HAL_RCC_OscConfig+0x108>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d157      	bne.n	8005434 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e242      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005390:	d106      	bne.n	80053a0 <HAL_RCC_OscConfig+0x74>
 8005392:	4b76      	ldr	r3, [pc, #472]	; (800556c <HAL_RCC_OscConfig+0x240>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a75      	ldr	r2, [pc, #468]	; (800556c <HAL_RCC_OscConfig+0x240>)
 8005398:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800539c:	6013      	str	r3, [r2, #0]
 800539e:	e01d      	b.n	80053dc <HAL_RCC_OscConfig+0xb0>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80053a8:	d10c      	bne.n	80053c4 <HAL_RCC_OscConfig+0x98>
 80053aa:	4b70      	ldr	r3, [pc, #448]	; (800556c <HAL_RCC_OscConfig+0x240>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a6f      	ldr	r2, [pc, #444]	; (800556c <HAL_RCC_OscConfig+0x240>)
 80053b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80053b4:	6013      	str	r3, [r2, #0]
 80053b6:	4b6d      	ldr	r3, [pc, #436]	; (800556c <HAL_RCC_OscConfig+0x240>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a6c      	ldr	r2, [pc, #432]	; (800556c <HAL_RCC_OscConfig+0x240>)
 80053bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053c0:	6013      	str	r3, [r2, #0]
 80053c2:	e00b      	b.n	80053dc <HAL_RCC_OscConfig+0xb0>
 80053c4:	4b69      	ldr	r3, [pc, #420]	; (800556c <HAL_RCC_OscConfig+0x240>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a68      	ldr	r2, [pc, #416]	; (800556c <HAL_RCC_OscConfig+0x240>)
 80053ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053ce:	6013      	str	r3, [r2, #0]
 80053d0:	4b66      	ldr	r3, [pc, #408]	; (800556c <HAL_RCC_OscConfig+0x240>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a65      	ldr	r2, [pc, #404]	; (800556c <HAL_RCC_OscConfig+0x240>)
 80053d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80053da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d013      	beq.n	800540c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053e4:	f7fd ff4e 	bl	8003284 <HAL_GetTick>
 80053e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053ea:	e008      	b.n	80053fe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80053ec:	f7fd ff4a 	bl	8003284 <HAL_GetTick>
 80053f0:	4602      	mov	r2, r0
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	1ad3      	subs	r3, r2, r3
 80053f6:	2b64      	cmp	r3, #100	; 0x64
 80053f8:	d901      	bls.n	80053fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80053fa:	2303      	movs	r3, #3
 80053fc:	e207      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053fe:	4b5b      	ldr	r3, [pc, #364]	; (800556c <HAL_RCC_OscConfig+0x240>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d0f0      	beq.n	80053ec <HAL_RCC_OscConfig+0xc0>
 800540a:	e014      	b.n	8005436 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800540c:	f7fd ff3a 	bl	8003284 <HAL_GetTick>
 8005410:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005412:	e008      	b.n	8005426 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005414:	f7fd ff36 	bl	8003284 <HAL_GetTick>
 8005418:	4602      	mov	r2, r0
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	2b64      	cmp	r3, #100	; 0x64
 8005420:	d901      	bls.n	8005426 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005422:	2303      	movs	r3, #3
 8005424:	e1f3      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005426:	4b51      	ldr	r3, [pc, #324]	; (800556c <HAL_RCC_OscConfig+0x240>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800542e:	2b00      	cmp	r3, #0
 8005430:	d1f0      	bne.n	8005414 <HAL_RCC_OscConfig+0xe8>
 8005432:	e000      	b.n	8005436 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005434:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 0302 	and.w	r3, r3, #2
 800543e:	2b00      	cmp	r3, #0
 8005440:	d063      	beq.n	800550a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005442:	4b4a      	ldr	r3, [pc, #296]	; (800556c <HAL_RCC_OscConfig+0x240>)
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	f003 030c 	and.w	r3, r3, #12
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00b      	beq.n	8005466 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800544e:	4b47      	ldr	r3, [pc, #284]	; (800556c <HAL_RCC_OscConfig+0x240>)
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005456:	2b08      	cmp	r3, #8
 8005458:	d11c      	bne.n	8005494 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800545a:	4b44      	ldr	r3, [pc, #272]	; (800556c <HAL_RCC_OscConfig+0x240>)
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d116      	bne.n	8005494 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005466:	4b41      	ldr	r3, [pc, #260]	; (800556c <HAL_RCC_OscConfig+0x240>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 0302 	and.w	r3, r3, #2
 800546e:	2b00      	cmp	r3, #0
 8005470:	d005      	beq.n	800547e <HAL_RCC_OscConfig+0x152>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	2b01      	cmp	r3, #1
 8005478:	d001      	beq.n	800547e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	e1c7      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800547e:	4b3b      	ldr	r3, [pc, #236]	; (800556c <HAL_RCC_OscConfig+0x240>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	691b      	ldr	r3, [r3, #16]
 800548a:	00db      	lsls	r3, r3, #3
 800548c:	4937      	ldr	r1, [pc, #220]	; (800556c <HAL_RCC_OscConfig+0x240>)
 800548e:	4313      	orrs	r3, r2
 8005490:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005492:	e03a      	b.n	800550a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d020      	beq.n	80054de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800549c:	4b34      	ldr	r3, [pc, #208]	; (8005570 <HAL_RCC_OscConfig+0x244>)
 800549e:	2201      	movs	r2, #1
 80054a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054a2:	f7fd feef 	bl	8003284 <HAL_GetTick>
 80054a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054a8:	e008      	b.n	80054bc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80054aa:	f7fd feeb 	bl	8003284 <HAL_GetTick>
 80054ae:	4602      	mov	r2, r0
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	1ad3      	subs	r3, r2, r3
 80054b4:	2b02      	cmp	r3, #2
 80054b6:	d901      	bls.n	80054bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80054b8:	2303      	movs	r3, #3
 80054ba:	e1a8      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054bc:	4b2b      	ldr	r3, [pc, #172]	; (800556c <HAL_RCC_OscConfig+0x240>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 0302 	and.w	r3, r3, #2
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d0f0      	beq.n	80054aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054c8:	4b28      	ldr	r3, [pc, #160]	; (800556c <HAL_RCC_OscConfig+0x240>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	691b      	ldr	r3, [r3, #16]
 80054d4:	00db      	lsls	r3, r3, #3
 80054d6:	4925      	ldr	r1, [pc, #148]	; (800556c <HAL_RCC_OscConfig+0x240>)
 80054d8:	4313      	orrs	r3, r2
 80054da:	600b      	str	r3, [r1, #0]
 80054dc:	e015      	b.n	800550a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80054de:	4b24      	ldr	r3, [pc, #144]	; (8005570 <HAL_RCC_OscConfig+0x244>)
 80054e0:	2200      	movs	r2, #0
 80054e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e4:	f7fd fece 	bl	8003284 <HAL_GetTick>
 80054e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054ea:	e008      	b.n	80054fe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80054ec:	f7fd feca 	bl	8003284 <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d901      	bls.n	80054fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e187      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054fe:	4b1b      	ldr	r3, [pc, #108]	; (800556c <HAL_RCC_OscConfig+0x240>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0302 	and.w	r3, r3, #2
 8005506:	2b00      	cmp	r3, #0
 8005508:	d1f0      	bne.n	80054ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0308 	and.w	r3, r3, #8
 8005512:	2b00      	cmp	r3, #0
 8005514:	d036      	beq.n	8005584 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	695b      	ldr	r3, [r3, #20]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d016      	beq.n	800554c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800551e:	4b15      	ldr	r3, [pc, #84]	; (8005574 <HAL_RCC_OscConfig+0x248>)
 8005520:	2201      	movs	r2, #1
 8005522:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005524:	f7fd feae 	bl	8003284 <HAL_GetTick>
 8005528:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800552a:	e008      	b.n	800553e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800552c:	f7fd feaa 	bl	8003284 <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	2b02      	cmp	r3, #2
 8005538:	d901      	bls.n	800553e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e167      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800553e:	4b0b      	ldr	r3, [pc, #44]	; (800556c <HAL_RCC_OscConfig+0x240>)
 8005540:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005542:	f003 0302 	and.w	r3, r3, #2
 8005546:	2b00      	cmp	r3, #0
 8005548:	d0f0      	beq.n	800552c <HAL_RCC_OscConfig+0x200>
 800554a:	e01b      	b.n	8005584 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800554c:	4b09      	ldr	r3, [pc, #36]	; (8005574 <HAL_RCC_OscConfig+0x248>)
 800554e:	2200      	movs	r2, #0
 8005550:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005552:	f7fd fe97 	bl	8003284 <HAL_GetTick>
 8005556:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005558:	e00e      	b.n	8005578 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800555a:	f7fd fe93 	bl	8003284 <HAL_GetTick>
 800555e:	4602      	mov	r2, r0
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	1ad3      	subs	r3, r2, r3
 8005564:	2b02      	cmp	r3, #2
 8005566:	d907      	bls.n	8005578 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005568:	2303      	movs	r3, #3
 800556a:	e150      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
 800556c:	40023800 	.word	0x40023800
 8005570:	42470000 	.word	0x42470000
 8005574:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005578:	4b88      	ldr	r3, [pc, #544]	; (800579c <HAL_RCC_OscConfig+0x470>)
 800557a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800557c:	f003 0302 	and.w	r3, r3, #2
 8005580:	2b00      	cmp	r3, #0
 8005582:	d1ea      	bne.n	800555a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0304 	and.w	r3, r3, #4
 800558c:	2b00      	cmp	r3, #0
 800558e:	f000 8097 	beq.w	80056c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005592:	2300      	movs	r3, #0
 8005594:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005596:	4b81      	ldr	r3, [pc, #516]	; (800579c <HAL_RCC_OscConfig+0x470>)
 8005598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800559a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d10f      	bne.n	80055c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055a2:	2300      	movs	r3, #0
 80055a4:	60bb      	str	r3, [r7, #8]
 80055a6:	4b7d      	ldr	r3, [pc, #500]	; (800579c <HAL_RCC_OscConfig+0x470>)
 80055a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055aa:	4a7c      	ldr	r2, [pc, #496]	; (800579c <HAL_RCC_OscConfig+0x470>)
 80055ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055b0:	6413      	str	r3, [r2, #64]	; 0x40
 80055b2:	4b7a      	ldr	r3, [pc, #488]	; (800579c <HAL_RCC_OscConfig+0x470>)
 80055b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055ba:	60bb      	str	r3, [r7, #8]
 80055bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055be:	2301      	movs	r3, #1
 80055c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055c2:	4b77      	ldr	r3, [pc, #476]	; (80057a0 <HAL_RCC_OscConfig+0x474>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d118      	bne.n	8005600 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055ce:	4b74      	ldr	r3, [pc, #464]	; (80057a0 <HAL_RCC_OscConfig+0x474>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a73      	ldr	r2, [pc, #460]	; (80057a0 <HAL_RCC_OscConfig+0x474>)
 80055d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055da:	f7fd fe53 	bl	8003284 <HAL_GetTick>
 80055de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055e0:	e008      	b.n	80055f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055e2:	f7fd fe4f 	bl	8003284 <HAL_GetTick>
 80055e6:	4602      	mov	r2, r0
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d901      	bls.n	80055f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80055f0:	2303      	movs	r3, #3
 80055f2:	e10c      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055f4:	4b6a      	ldr	r3, [pc, #424]	; (80057a0 <HAL_RCC_OscConfig+0x474>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d0f0      	beq.n	80055e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	2b01      	cmp	r3, #1
 8005606:	d106      	bne.n	8005616 <HAL_RCC_OscConfig+0x2ea>
 8005608:	4b64      	ldr	r3, [pc, #400]	; (800579c <HAL_RCC_OscConfig+0x470>)
 800560a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800560c:	4a63      	ldr	r2, [pc, #396]	; (800579c <HAL_RCC_OscConfig+0x470>)
 800560e:	f043 0301 	orr.w	r3, r3, #1
 8005612:	6713      	str	r3, [r2, #112]	; 0x70
 8005614:	e01c      	b.n	8005650 <HAL_RCC_OscConfig+0x324>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	2b05      	cmp	r3, #5
 800561c:	d10c      	bne.n	8005638 <HAL_RCC_OscConfig+0x30c>
 800561e:	4b5f      	ldr	r3, [pc, #380]	; (800579c <HAL_RCC_OscConfig+0x470>)
 8005620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005622:	4a5e      	ldr	r2, [pc, #376]	; (800579c <HAL_RCC_OscConfig+0x470>)
 8005624:	f043 0304 	orr.w	r3, r3, #4
 8005628:	6713      	str	r3, [r2, #112]	; 0x70
 800562a:	4b5c      	ldr	r3, [pc, #368]	; (800579c <HAL_RCC_OscConfig+0x470>)
 800562c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800562e:	4a5b      	ldr	r2, [pc, #364]	; (800579c <HAL_RCC_OscConfig+0x470>)
 8005630:	f043 0301 	orr.w	r3, r3, #1
 8005634:	6713      	str	r3, [r2, #112]	; 0x70
 8005636:	e00b      	b.n	8005650 <HAL_RCC_OscConfig+0x324>
 8005638:	4b58      	ldr	r3, [pc, #352]	; (800579c <HAL_RCC_OscConfig+0x470>)
 800563a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800563c:	4a57      	ldr	r2, [pc, #348]	; (800579c <HAL_RCC_OscConfig+0x470>)
 800563e:	f023 0301 	bic.w	r3, r3, #1
 8005642:	6713      	str	r3, [r2, #112]	; 0x70
 8005644:	4b55      	ldr	r3, [pc, #340]	; (800579c <HAL_RCC_OscConfig+0x470>)
 8005646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005648:	4a54      	ldr	r2, [pc, #336]	; (800579c <HAL_RCC_OscConfig+0x470>)
 800564a:	f023 0304 	bic.w	r3, r3, #4
 800564e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d015      	beq.n	8005684 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005658:	f7fd fe14 	bl	8003284 <HAL_GetTick>
 800565c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800565e:	e00a      	b.n	8005676 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005660:	f7fd fe10 	bl	8003284 <HAL_GetTick>
 8005664:	4602      	mov	r2, r0
 8005666:	693b      	ldr	r3, [r7, #16]
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	f241 3288 	movw	r2, #5000	; 0x1388
 800566e:	4293      	cmp	r3, r2
 8005670:	d901      	bls.n	8005676 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	e0cb      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005676:	4b49      	ldr	r3, [pc, #292]	; (800579c <HAL_RCC_OscConfig+0x470>)
 8005678:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800567a:	f003 0302 	and.w	r3, r3, #2
 800567e:	2b00      	cmp	r3, #0
 8005680:	d0ee      	beq.n	8005660 <HAL_RCC_OscConfig+0x334>
 8005682:	e014      	b.n	80056ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005684:	f7fd fdfe 	bl	8003284 <HAL_GetTick>
 8005688:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800568a:	e00a      	b.n	80056a2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800568c:	f7fd fdfa 	bl	8003284 <HAL_GetTick>
 8005690:	4602      	mov	r2, r0
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	1ad3      	subs	r3, r2, r3
 8005696:	f241 3288 	movw	r2, #5000	; 0x1388
 800569a:	4293      	cmp	r3, r2
 800569c:	d901      	bls.n	80056a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800569e:	2303      	movs	r3, #3
 80056a0:	e0b5      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056a2:	4b3e      	ldr	r3, [pc, #248]	; (800579c <HAL_RCC_OscConfig+0x470>)
 80056a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056a6:	f003 0302 	and.w	r3, r3, #2
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1ee      	bne.n	800568c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80056ae:	7dfb      	ldrb	r3, [r7, #23]
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d105      	bne.n	80056c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056b4:	4b39      	ldr	r3, [pc, #228]	; (800579c <HAL_RCC_OscConfig+0x470>)
 80056b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b8:	4a38      	ldr	r2, [pc, #224]	; (800579c <HAL_RCC_OscConfig+0x470>)
 80056ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80056be:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	699b      	ldr	r3, [r3, #24]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	f000 80a1 	beq.w	800580c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80056ca:	4b34      	ldr	r3, [pc, #208]	; (800579c <HAL_RCC_OscConfig+0x470>)
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	f003 030c 	and.w	r3, r3, #12
 80056d2:	2b08      	cmp	r3, #8
 80056d4:	d05c      	beq.n	8005790 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	699b      	ldr	r3, [r3, #24]
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d141      	bne.n	8005762 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056de:	4b31      	ldr	r3, [pc, #196]	; (80057a4 <HAL_RCC_OscConfig+0x478>)
 80056e0:	2200      	movs	r2, #0
 80056e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056e4:	f7fd fdce 	bl	8003284 <HAL_GetTick>
 80056e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056ea:	e008      	b.n	80056fe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056ec:	f7fd fdca 	bl	8003284 <HAL_GetTick>
 80056f0:	4602      	mov	r2, r0
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	1ad3      	subs	r3, r2, r3
 80056f6:	2b02      	cmp	r3, #2
 80056f8:	d901      	bls.n	80056fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80056fa:	2303      	movs	r3, #3
 80056fc:	e087      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056fe:	4b27      	ldr	r3, [pc, #156]	; (800579c <HAL_RCC_OscConfig+0x470>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1f0      	bne.n	80056ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	69da      	ldr	r2, [r3, #28]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a1b      	ldr	r3, [r3, #32]
 8005712:	431a      	orrs	r2, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005718:	019b      	lsls	r3, r3, #6
 800571a:	431a      	orrs	r2, r3
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005720:	085b      	lsrs	r3, r3, #1
 8005722:	3b01      	subs	r3, #1
 8005724:	041b      	lsls	r3, r3, #16
 8005726:	431a      	orrs	r2, r3
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800572c:	061b      	lsls	r3, r3, #24
 800572e:	491b      	ldr	r1, [pc, #108]	; (800579c <HAL_RCC_OscConfig+0x470>)
 8005730:	4313      	orrs	r3, r2
 8005732:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005734:	4b1b      	ldr	r3, [pc, #108]	; (80057a4 <HAL_RCC_OscConfig+0x478>)
 8005736:	2201      	movs	r2, #1
 8005738:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800573a:	f7fd fda3 	bl	8003284 <HAL_GetTick>
 800573e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005740:	e008      	b.n	8005754 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005742:	f7fd fd9f 	bl	8003284 <HAL_GetTick>
 8005746:	4602      	mov	r2, r0
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	1ad3      	subs	r3, r2, r3
 800574c:	2b02      	cmp	r3, #2
 800574e:	d901      	bls.n	8005754 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005750:	2303      	movs	r3, #3
 8005752:	e05c      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005754:	4b11      	ldr	r3, [pc, #68]	; (800579c <HAL_RCC_OscConfig+0x470>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d0f0      	beq.n	8005742 <HAL_RCC_OscConfig+0x416>
 8005760:	e054      	b.n	800580c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005762:	4b10      	ldr	r3, [pc, #64]	; (80057a4 <HAL_RCC_OscConfig+0x478>)
 8005764:	2200      	movs	r2, #0
 8005766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005768:	f7fd fd8c 	bl	8003284 <HAL_GetTick>
 800576c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800576e:	e008      	b.n	8005782 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005770:	f7fd fd88 	bl	8003284 <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	2b02      	cmp	r3, #2
 800577c:	d901      	bls.n	8005782 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	e045      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005782:	4b06      	ldr	r3, [pc, #24]	; (800579c <HAL_RCC_OscConfig+0x470>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800578a:	2b00      	cmp	r3, #0
 800578c:	d1f0      	bne.n	8005770 <HAL_RCC_OscConfig+0x444>
 800578e:	e03d      	b.n	800580c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	699b      	ldr	r3, [r3, #24]
 8005794:	2b01      	cmp	r3, #1
 8005796:	d107      	bne.n	80057a8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	e038      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
 800579c:	40023800 	.word	0x40023800
 80057a0:	40007000 	.word	0x40007000
 80057a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80057a8:	4b1b      	ldr	r3, [pc, #108]	; (8005818 <HAL_RCC_OscConfig+0x4ec>)
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	699b      	ldr	r3, [r3, #24]
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d028      	beq.n	8005808 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d121      	bne.n	8005808 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057ce:	429a      	cmp	r2, r3
 80057d0:	d11a      	bne.n	8005808 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057d2:	68fa      	ldr	r2, [r7, #12]
 80057d4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80057d8:	4013      	ands	r3, r2
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80057de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d111      	bne.n	8005808 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057ee:	085b      	lsrs	r3, r3, #1
 80057f0:	3b01      	subs	r3, #1
 80057f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057f4:	429a      	cmp	r2, r3
 80057f6:	d107      	bne.n	8005808 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005802:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005804:	429a      	cmp	r2, r3
 8005806:	d001      	beq.n	800580c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	e000      	b.n	800580e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800580c:	2300      	movs	r3, #0
}
 800580e:	4618      	mov	r0, r3
 8005810:	3718      	adds	r7, #24
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
 8005816:	bf00      	nop
 8005818:	40023800 	.word	0x40023800

0800581c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
 8005824:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d101      	bne.n	8005830 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e0cc      	b.n	80059ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005830:	4b68      	ldr	r3, [pc, #416]	; (80059d4 <HAL_RCC_ClockConfig+0x1b8>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f003 0307 	and.w	r3, r3, #7
 8005838:	683a      	ldr	r2, [r7, #0]
 800583a:	429a      	cmp	r2, r3
 800583c:	d90c      	bls.n	8005858 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800583e:	4b65      	ldr	r3, [pc, #404]	; (80059d4 <HAL_RCC_ClockConfig+0x1b8>)
 8005840:	683a      	ldr	r2, [r7, #0]
 8005842:	b2d2      	uxtb	r2, r2
 8005844:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005846:	4b63      	ldr	r3, [pc, #396]	; (80059d4 <HAL_RCC_ClockConfig+0x1b8>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f003 0307 	and.w	r3, r3, #7
 800584e:	683a      	ldr	r2, [r7, #0]
 8005850:	429a      	cmp	r2, r3
 8005852:	d001      	beq.n	8005858 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e0b8      	b.n	80059ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 0302 	and.w	r3, r3, #2
 8005860:	2b00      	cmp	r3, #0
 8005862:	d020      	beq.n	80058a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 0304 	and.w	r3, r3, #4
 800586c:	2b00      	cmp	r3, #0
 800586e:	d005      	beq.n	800587c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005870:	4b59      	ldr	r3, [pc, #356]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	4a58      	ldr	r2, [pc, #352]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 8005876:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800587a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f003 0308 	and.w	r3, r3, #8
 8005884:	2b00      	cmp	r3, #0
 8005886:	d005      	beq.n	8005894 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005888:	4b53      	ldr	r3, [pc, #332]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	4a52      	ldr	r2, [pc, #328]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 800588e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005892:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005894:	4b50      	ldr	r3, [pc, #320]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	494d      	ldr	r1, [pc, #308]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 80058a2:	4313      	orrs	r3, r2
 80058a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d044      	beq.n	800593c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d107      	bne.n	80058ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058ba:	4b47      	ldr	r3, [pc, #284]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d119      	bne.n	80058fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e07f      	b.n	80059ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	2b02      	cmp	r3, #2
 80058d0:	d003      	beq.n	80058da <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80058d6:	2b03      	cmp	r3, #3
 80058d8:	d107      	bne.n	80058ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058da:	4b3f      	ldr	r3, [pc, #252]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d109      	bne.n	80058fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	e06f      	b.n	80059ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058ea:	4b3b      	ldr	r3, [pc, #236]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 0302 	and.w	r3, r3, #2
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d101      	bne.n	80058fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e067      	b.n	80059ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80058fa:	4b37      	ldr	r3, [pc, #220]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	f023 0203 	bic.w	r2, r3, #3
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	4934      	ldr	r1, [pc, #208]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 8005908:	4313      	orrs	r3, r2
 800590a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800590c:	f7fd fcba 	bl	8003284 <HAL_GetTick>
 8005910:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005912:	e00a      	b.n	800592a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005914:	f7fd fcb6 	bl	8003284 <HAL_GetTick>
 8005918:	4602      	mov	r2, r0
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	1ad3      	subs	r3, r2, r3
 800591e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005922:	4293      	cmp	r3, r2
 8005924:	d901      	bls.n	800592a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005926:	2303      	movs	r3, #3
 8005928:	e04f      	b.n	80059ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800592a:	4b2b      	ldr	r3, [pc, #172]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	f003 020c 	and.w	r2, r3, #12
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	009b      	lsls	r3, r3, #2
 8005938:	429a      	cmp	r2, r3
 800593a:	d1eb      	bne.n	8005914 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800593c:	4b25      	ldr	r3, [pc, #148]	; (80059d4 <HAL_RCC_ClockConfig+0x1b8>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 0307 	and.w	r3, r3, #7
 8005944:	683a      	ldr	r2, [r7, #0]
 8005946:	429a      	cmp	r2, r3
 8005948:	d20c      	bcs.n	8005964 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800594a:	4b22      	ldr	r3, [pc, #136]	; (80059d4 <HAL_RCC_ClockConfig+0x1b8>)
 800594c:	683a      	ldr	r2, [r7, #0]
 800594e:	b2d2      	uxtb	r2, r2
 8005950:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005952:	4b20      	ldr	r3, [pc, #128]	; (80059d4 <HAL_RCC_ClockConfig+0x1b8>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 0307 	and.w	r3, r3, #7
 800595a:	683a      	ldr	r2, [r7, #0]
 800595c:	429a      	cmp	r2, r3
 800595e:	d001      	beq.n	8005964 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	e032      	b.n	80059ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 0304 	and.w	r3, r3, #4
 800596c:	2b00      	cmp	r3, #0
 800596e:	d008      	beq.n	8005982 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005970:	4b19      	ldr	r3, [pc, #100]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	4916      	ldr	r1, [pc, #88]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 800597e:	4313      	orrs	r3, r2
 8005980:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 0308 	and.w	r3, r3, #8
 800598a:	2b00      	cmp	r3, #0
 800598c:	d009      	beq.n	80059a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800598e:	4b12      	ldr	r3, [pc, #72]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	00db      	lsls	r3, r3, #3
 800599c:	490e      	ldr	r1, [pc, #56]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 800599e:	4313      	orrs	r3, r2
 80059a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80059a2:	f000 f821 	bl	80059e8 <HAL_RCC_GetSysClockFreq>
 80059a6:	4602      	mov	r2, r0
 80059a8:	4b0b      	ldr	r3, [pc, #44]	; (80059d8 <HAL_RCC_ClockConfig+0x1bc>)
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	091b      	lsrs	r3, r3, #4
 80059ae:	f003 030f 	and.w	r3, r3, #15
 80059b2:	490a      	ldr	r1, [pc, #40]	; (80059dc <HAL_RCC_ClockConfig+0x1c0>)
 80059b4:	5ccb      	ldrb	r3, [r1, r3]
 80059b6:	fa22 f303 	lsr.w	r3, r2, r3
 80059ba:	4a09      	ldr	r2, [pc, #36]	; (80059e0 <HAL_RCC_ClockConfig+0x1c4>)
 80059bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80059be:	4b09      	ldr	r3, [pc, #36]	; (80059e4 <HAL_RCC_ClockConfig+0x1c8>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7fd fc1a 	bl	80031fc <HAL_InitTick>

  return HAL_OK;
 80059c8:	2300      	movs	r3, #0
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3710      	adds	r7, #16
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	40023c00 	.word	0x40023c00
 80059d8:	40023800 	.word	0x40023800
 80059dc:	0800e7b8 	.word	0x0800e7b8
 80059e0:	20000010 	.word	0x20000010
 80059e4:	20000014 	.word	0x20000014

080059e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059ec:	b090      	sub	sp, #64	; 0x40
 80059ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80059f0:	2300      	movs	r3, #0
 80059f2:	637b      	str	r3, [r7, #52]	; 0x34
 80059f4:	2300      	movs	r3, #0
 80059f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059f8:	2300      	movs	r3, #0
 80059fa:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80059fc:	2300      	movs	r3, #0
 80059fe:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a00:	4b59      	ldr	r3, [pc, #356]	; (8005b68 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	f003 030c 	and.w	r3, r3, #12
 8005a08:	2b08      	cmp	r3, #8
 8005a0a:	d00d      	beq.n	8005a28 <HAL_RCC_GetSysClockFreq+0x40>
 8005a0c:	2b08      	cmp	r3, #8
 8005a0e:	f200 80a1 	bhi.w	8005b54 <HAL_RCC_GetSysClockFreq+0x16c>
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d002      	beq.n	8005a1c <HAL_RCC_GetSysClockFreq+0x34>
 8005a16:	2b04      	cmp	r3, #4
 8005a18:	d003      	beq.n	8005a22 <HAL_RCC_GetSysClockFreq+0x3a>
 8005a1a:	e09b      	b.n	8005b54 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a1c:	4b53      	ldr	r3, [pc, #332]	; (8005b6c <HAL_RCC_GetSysClockFreq+0x184>)
 8005a1e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005a20:	e09b      	b.n	8005b5a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a22:	4b53      	ldr	r3, [pc, #332]	; (8005b70 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a24:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005a26:	e098      	b.n	8005b5a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a28:	4b4f      	ldr	r3, [pc, #316]	; (8005b68 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a30:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a32:	4b4d      	ldr	r3, [pc, #308]	; (8005b68 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d028      	beq.n	8005a90 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a3e:	4b4a      	ldr	r3, [pc, #296]	; (8005b68 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	099b      	lsrs	r3, r3, #6
 8005a44:	2200      	movs	r2, #0
 8005a46:	623b      	str	r3, [r7, #32]
 8005a48:	627a      	str	r2, [r7, #36]	; 0x24
 8005a4a:	6a3b      	ldr	r3, [r7, #32]
 8005a4c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005a50:	2100      	movs	r1, #0
 8005a52:	4b47      	ldr	r3, [pc, #284]	; (8005b70 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a54:	fb03 f201 	mul.w	r2, r3, r1
 8005a58:	2300      	movs	r3, #0
 8005a5a:	fb00 f303 	mul.w	r3, r0, r3
 8005a5e:	4413      	add	r3, r2
 8005a60:	4a43      	ldr	r2, [pc, #268]	; (8005b70 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a62:	fba0 1202 	umull	r1, r2, r0, r2
 8005a66:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a68:	460a      	mov	r2, r1
 8005a6a:	62ba      	str	r2, [r7, #40]	; 0x28
 8005a6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a6e:	4413      	add	r3, r2
 8005a70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a74:	2200      	movs	r2, #0
 8005a76:	61bb      	str	r3, [r7, #24]
 8005a78:	61fa      	str	r2, [r7, #28]
 8005a7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a7e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005a82:	f7fb f8a1 	bl	8000bc8 <__aeabi_uldivmod>
 8005a86:	4602      	mov	r2, r0
 8005a88:	460b      	mov	r3, r1
 8005a8a:	4613      	mov	r3, r2
 8005a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a8e:	e053      	b.n	8005b38 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a90:	4b35      	ldr	r3, [pc, #212]	; (8005b68 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	099b      	lsrs	r3, r3, #6
 8005a96:	2200      	movs	r2, #0
 8005a98:	613b      	str	r3, [r7, #16]
 8005a9a:	617a      	str	r2, [r7, #20]
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005aa2:	f04f 0b00 	mov.w	fp, #0
 8005aa6:	4652      	mov	r2, sl
 8005aa8:	465b      	mov	r3, fp
 8005aaa:	f04f 0000 	mov.w	r0, #0
 8005aae:	f04f 0100 	mov.w	r1, #0
 8005ab2:	0159      	lsls	r1, r3, #5
 8005ab4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ab8:	0150      	lsls	r0, r2, #5
 8005aba:	4602      	mov	r2, r0
 8005abc:	460b      	mov	r3, r1
 8005abe:	ebb2 080a 	subs.w	r8, r2, sl
 8005ac2:	eb63 090b 	sbc.w	r9, r3, fp
 8005ac6:	f04f 0200 	mov.w	r2, #0
 8005aca:	f04f 0300 	mov.w	r3, #0
 8005ace:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005ad2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005ad6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005ada:	ebb2 0408 	subs.w	r4, r2, r8
 8005ade:	eb63 0509 	sbc.w	r5, r3, r9
 8005ae2:	f04f 0200 	mov.w	r2, #0
 8005ae6:	f04f 0300 	mov.w	r3, #0
 8005aea:	00eb      	lsls	r3, r5, #3
 8005aec:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005af0:	00e2      	lsls	r2, r4, #3
 8005af2:	4614      	mov	r4, r2
 8005af4:	461d      	mov	r5, r3
 8005af6:	eb14 030a 	adds.w	r3, r4, sl
 8005afa:	603b      	str	r3, [r7, #0]
 8005afc:	eb45 030b 	adc.w	r3, r5, fp
 8005b00:	607b      	str	r3, [r7, #4]
 8005b02:	f04f 0200 	mov.w	r2, #0
 8005b06:	f04f 0300 	mov.w	r3, #0
 8005b0a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b0e:	4629      	mov	r1, r5
 8005b10:	028b      	lsls	r3, r1, #10
 8005b12:	4621      	mov	r1, r4
 8005b14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b18:	4621      	mov	r1, r4
 8005b1a:	028a      	lsls	r2, r1, #10
 8005b1c:	4610      	mov	r0, r2
 8005b1e:	4619      	mov	r1, r3
 8005b20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b22:	2200      	movs	r2, #0
 8005b24:	60bb      	str	r3, [r7, #8]
 8005b26:	60fa      	str	r2, [r7, #12]
 8005b28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b2c:	f7fb f84c 	bl	8000bc8 <__aeabi_uldivmod>
 8005b30:	4602      	mov	r2, r0
 8005b32:	460b      	mov	r3, r1
 8005b34:	4613      	mov	r3, r2
 8005b36:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005b38:	4b0b      	ldr	r3, [pc, #44]	; (8005b68 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	0c1b      	lsrs	r3, r3, #16
 8005b3e:	f003 0303 	and.w	r3, r3, #3
 8005b42:	3301      	adds	r3, #1
 8005b44:	005b      	lsls	r3, r3, #1
 8005b46:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005b48:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b50:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005b52:	e002      	b.n	8005b5a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b54:	4b05      	ldr	r3, [pc, #20]	; (8005b6c <HAL_RCC_GetSysClockFreq+0x184>)
 8005b56:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005b58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	3740      	adds	r7, #64	; 0x40
 8005b60:	46bd      	mov	sp, r7
 8005b62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b66:	bf00      	nop
 8005b68:	40023800 	.word	0x40023800
 8005b6c:	00f42400 	.word	0x00f42400
 8005b70:	017d7840 	.word	0x017d7840

08005b74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b74:	b480      	push	{r7}
 8005b76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b78:	4b03      	ldr	r3, [pc, #12]	; (8005b88 <HAL_RCC_GetHCLKFreq+0x14>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b84:	4770      	bx	lr
 8005b86:	bf00      	nop
 8005b88:	20000010 	.word	0x20000010

08005b8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005b90:	f7ff fff0 	bl	8005b74 <HAL_RCC_GetHCLKFreq>
 8005b94:	4602      	mov	r2, r0
 8005b96:	4b05      	ldr	r3, [pc, #20]	; (8005bac <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	0a9b      	lsrs	r3, r3, #10
 8005b9c:	f003 0307 	and.w	r3, r3, #7
 8005ba0:	4903      	ldr	r1, [pc, #12]	; (8005bb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ba2:	5ccb      	ldrb	r3, [r1, r3]
 8005ba4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	40023800 	.word	0x40023800
 8005bb0:	0800e7c8 	.word	0x0800e7c8

08005bb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005bb8:	f7ff ffdc 	bl	8005b74 <HAL_RCC_GetHCLKFreq>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	4b05      	ldr	r3, [pc, #20]	; (8005bd4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	0b5b      	lsrs	r3, r3, #13
 8005bc4:	f003 0307 	and.w	r3, r3, #7
 8005bc8:	4903      	ldr	r1, [pc, #12]	; (8005bd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005bca:	5ccb      	ldrb	r3, [r1, r3]
 8005bcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	40023800 	.word	0x40023800
 8005bd8:	0800e7c8 	.word	0x0800e7c8

08005bdc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b082      	sub	sp, #8
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d101      	bne.n	8005bee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	e041      	b.n	8005c72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bf4:	b2db      	uxtb	r3, r3
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d106      	bne.n	8005c08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f7fc fe0c 	bl	8002820 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2202      	movs	r2, #2
 8005c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	3304      	adds	r3, #4
 8005c18:	4619      	mov	r1, r3
 8005c1a:	4610      	mov	r0, r2
 8005c1c:	f000 fc0c 	bl	8006438 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c70:	2300      	movs	r3, #0
}
 8005c72:	4618      	mov	r0, r3
 8005c74:	3708      	adds	r7, #8
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}

08005c7a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c7a:	b580      	push	{r7, lr}
 8005c7c:	b082      	sub	sp, #8
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d101      	bne.n	8005c8c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e041      	b.n	8005d10 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d106      	bne.n	8005ca6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f000 f839 	bl	8005d18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2202      	movs	r2, #2
 8005caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	3304      	adds	r3, #4
 8005cb6:	4619      	mov	r1, r3
 8005cb8:	4610      	mov	r0, r2
 8005cba:	f000 fbbd 	bl	8006438 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2201      	movs	r2, #1
 8005cda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d0e:	2300      	movs	r3, #0
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3708      	adds	r7, #8
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005d20:	bf00      	nop
 8005d22:	370c      	adds	r7, #12
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d109      	bne.n	8005d50 <HAL_TIM_PWM_Start+0x24>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	bf14      	ite	ne
 8005d48:	2301      	movne	r3, #1
 8005d4a:	2300      	moveq	r3, #0
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	e022      	b.n	8005d96 <HAL_TIM_PWM_Start+0x6a>
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	2b04      	cmp	r3, #4
 8005d54:	d109      	bne.n	8005d6a <HAL_TIM_PWM_Start+0x3e>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005d5c:	b2db      	uxtb	r3, r3
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	bf14      	ite	ne
 8005d62:	2301      	movne	r3, #1
 8005d64:	2300      	moveq	r3, #0
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	e015      	b.n	8005d96 <HAL_TIM_PWM_Start+0x6a>
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	2b08      	cmp	r3, #8
 8005d6e:	d109      	bne.n	8005d84 <HAL_TIM_PWM_Start+0x58>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	bf14      	ite	ne
 8005d7c:	2301      	movne	r3, #1
 8005d7e:	2300      	moveq	r3, #0
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	e008      	b.n	8005d96 <HAL_TIM_PWM_Start+0x6a>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d8a:	b2db      	uxtb	r3, r3
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	bf14      	ite	ne
 8005d90:	2301      	movne	r3, #1
 8005d92:	2300      	moveq	r3, #0
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d001      	beq.n	8005d9e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	e07c      	b.n	8005e98 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d104      	bne.n	8005dae <HAL_TIM_PWM_Start+0x82>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2202      	movs	r2, #2
 8005da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005dac:	e013      	b.n	8005dd6 <HAL_TIM_PWM_Start+0xaa>
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	2b04      	cmp	r3, #4
 8005db2:	d104      	bne.n	8005dbe <HAL_TIM_PWM_Start+0x92>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2202      	movs	r2, #2
 8005db8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005dbc:	e00b      	b.n	8005dd6 <HAL_TIM_PWM_Start+0xaa>
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	2b08      	cmp	r3, #8
 8005dc2:	d104      	bne.n	8005dce <HAL_TIM_PWM_Start+0xa2>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2202      	movs	r2, #2
 8005dc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005dcc:	e003      	b.n	8005dd6 <HAL_TIM_PWM_Start+0xaa>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2202      	movs	r2, #2
 8005dd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	6839      	ldr	r1, [r7, #0]
 8005dde:	4618      	mov	r0, r3
 8005de0:	f000 fe14 	bl	8006a0c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a2d      	ldr	r2, [pc, #180]	; (8005ea0 <HAL_TIM_PWM_Start+0x174>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d004      	beq.n	8005df8 <HAL_TIM_PWM_Start+0xcc>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a2c      	ldr	r2, [pc, #176]	; (8005ea4 <HAL_TIM_PWM_Start+0x178>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d101      	bne.n	8005dfc <HAL_TIM_PWM_Start+0xd0>
 8005df8:	2301      	movs	r3, #1
 8005dfa:	e000      	b.n	8005dfe <HAL_TIM_PWM_Start+0xd2>
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d007      	beq.n	8005e12 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005e10:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a22      	ldr	r2, [pc, #136]	; (8005ea0 <HAL_TIM_PWM_Start+0x174>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d022      	beq.n	8005e62 <HAL_TIM_PWM_Start+0x136>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e24:	d01d      	beq.n	8005e62 <HAL_TIM_PWM_Start+0x136>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a1f      	ldr	r2, [pc, #124]	; (8005ea8 <HAL_TIM_PWM_Start+0x17c>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d018      	beq.n	8005e62 <HAL_TIM_PWM_Start+0x136>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a1d      	ldr	r2, [pc, #116]	; (8005eac <HAL_TIM_PWM_Start+0x180>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d013      	beq.n	8005e62 <HAL_TIM_PWM_Start+0x136>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a1c      	ldr	r2, [pc, #112]	; (8005eb0 <HAL_TIM_PWM_Start+0x184>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d00e      	beq.n	8005e62 <HAL_TIM_PWM_Start+0x136>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a16      	ldr	r2, [pc, #88]	; (8005ea4 <HAL_TIM_PWM_Start+0x178>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d009      	beq.n	8005e62 <HAL_TIM_PWM_Start+0x136>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a18      	ldr	r2, [pc, #96]	; (8005eb4 <HAL_TIM_PWM_Start+0x188>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d004      	beq.n	8005e62 <HAL_TIM_PWM_Start+0x136>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a16      	ldr	r2, [pc, #88]	; (8005eb8 <HAL_TIM_PWM_Start+0x18c>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d111      	bne.n	8005e86 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	f003 0307 	and.w	r3, r3, #7
 8005e6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2b06      	cmp	r3, #6
 8005e72:	d010      	beq.n	8005e96 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f042 0201 	orr.w	r2, r2, #1
 8005e82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e84:	e007      	b.n	8005e96 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f042 0201 	orr.w	r2, r2, #1
 8005e94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e96:	2300      	movs	r3, #0
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3710      	adds	r7, #16
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	40010000 	.word	0x40010000
 8005ea4:	40010400 	.word	0x40010400
 8005ea8:	40000400 	.word	0x40000400
 8005eac:	40000800 	.word	0x40000800
 8005eb0:	40000c00 	.word	0x40000c00
 8005eb4:	40014000 	.word	0x40014000
 8005eb8:	40001800 	.word	0x40001800

08005ebc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b086      	sub	sp, #24
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d101      	bne.n	8005ed0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	e097      	b.n	8006000 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d106      	bne.n	8005eea <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f7fc fc01 	bl	80026ec <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2202      	movs	r2, #2
 8005eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	687a      	ldr	r2, [r7, #4]
 8005efa:	6812      	ldr	r2, [r2, #0]
 8005efc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f00:	f023 0307 	bic.w	r3, r3, #7
 8005f04:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	3304      	adds	r3, #4
 8005f0e:	4619      	mov	r1, r3
 8005f10:	4610      	mov	r0, r2
 8005f12:	f000 fa91 	bl	8006438 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	699b      	ldr	r3, [r3, #24]
 8005f24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	6a1b      	ldr	r3, [r3, #32]
 8005f2c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	697a      	ldr	r2, [r7, #20]
 8005f34:	4313      	orrs	r3, r2
 8005f36:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f3e:	f023 0303 	bic.w	r3, r3, #3
 8005f42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	689a      	ldr	r2, [r3, #8]
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	699b      	ldr	r3, [r3, #24]
 8005f4c:	021b      	lsls	r3, r3, #8
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	693a      	ldr	r2, [r7, #16]
 8005f52:	4313      	orrs	r3, r2
 8005f54:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005f5c:	f023 030c 	bic.w	r3, r3, #12
 8005f60:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f68:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005f6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	68da      	ldr	r2, [r3, #12]
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	69db      	ldr	r3, [r3, #28]
 8005f76:	021b      	lsls	r3, r3, #8
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	693a      	ldr	r2, [r7, #16]
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	011a      	lsls	r2, r3, #4
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	6a1b      	ldr	r3, [r3, #32]
 8005f8a:	031b      	lsls	r3, r3, #12
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	693a      	ldr	r2, [r7, #16]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005f9a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005fa2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	685a      	ldr	r2, [r3, #4]
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	695b      	ldr	r3, [r3, #20]
 8005fac:	011b      	lsls	r3, r3, #4
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	68fa      	ldr	r2, [r7, #12]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	697a      	ldr	r2, [r7, #20]
 8005fbc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	693a      	ldr	r2, [r7, #16]
 8005fc4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2201      	movs	r2, #1
 8005fea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ffe:	2300      	movs	r3, #0
}
 8006000:	4618      	mov	r0, r3
 8006002:	3718      	adds	r7, #24
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}

08006008 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b084      	sub	sp, #16
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
 8006010:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006018:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006020:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006028:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006030:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d110      	bne.n	800605a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006038:	7bfb      	ldrb	r3, [r7, #15]
 800603a:	2b01      	cmp	r3, #1
 800603c:	d102      	bne.n	8006044 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800603e:	7b7b      	ldrb	r3, [r7, #13]
 8006040:	2b01      	cmp	r3, #1
 8006042:	d001      	beq.n	8006048 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	e069      	b.n	800611c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2202      	movs	r2, #2
 800604c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2202      	movs	r2, #2
 8006054:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006058:	e031      	b.n	80060be <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	2b04      	cmp	r3, #4
 800605e:	d110      	bne.n	8006082 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006060:	7bbb      	ldrb	r3, [r7, #14]
 8006062:	2b01      	cmp	r3, #1
 8006064:	d102      	bne.n	800606c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006066:	7b3b      	ldrb	r3, [r7, #12]
 8006068:	2b01      	cmp	r3, #1
 800606a:	d001      	beq.n	8006070 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	e055      	b.n	800611c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2202      	movs	r2, #2
 8006074:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2202      	movs	r2, #2
 800607c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006080:	e01d      	b.n	80060be <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006082:	7bfb      	ldrb	r3, [r7, #15]
 8006084:	2b01      	cmp	r3, #1
 8006086:	d108      	bne.n	800609a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006088:	7bbb      	ldrb	r3, [r7, #14]
 800608a:	2b01      	cmp	r3, #1
 800608c:	d105      	bne.n	800609a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800608e:	7b7b      	ldrb	r3, [r7, #13]
 8006090:	2b01      	cmp	r3, #1
 8006092:	d102      	bne.n	800609a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006094:	7b3b      	ldrb	r3, [r7, #12]
 8006096:	2b01      	cmp	r3, #1
 8006098:	d001      	beq.n	800609e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	e03e      	b.n	800611c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2202      	movs	r2, #2
 80060a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2202      	movs	r2, #2
 80060aa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2202      	movs	r2, #2
 80060b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2202      	movs	r2, #2
 80060ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d003      	beq.n	80060cc <HAL_TIM_Encoder_Start+0xc4>
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	2b04      	cmp	r3, #4
 80060c8:	d008      	beq.n	80060dc <HAL_TIM_Encoder_Start+0xd4>
 80060ca:	e00f      	b.n	80060ec <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	2201      	movs	r2, #1
 80060d2:	2100      	movs	r1, #0
 80060d4:	4618      	mov	r0, r3
 80060d6:	f000 fc99 	bl	8006a0c <TIM_CCxChannelCmd>
      break;
 80060da:	e016      	b.n	800610a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2201      	movs	r2, #1
 80060e2:	2104      	movs	r1, #4
 80060e4:	4618      	mov	r0, r3
 80060e6:	f000 fc91 	bl	8006a0c <TIM_CCxChannelCmd>
      break;
 80060ea:	e00e      	b.n	800610a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	2201      	movs	r2, #1
 80060f2:	2100      	movs	r1, #0
 80060f4:	4618      	mov	r0, r3
 80060f6:	f000 fc89 	bl	8006a0c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	2201      	movs	r2, #1
 8006100:	2104      	movs	r1, #4
 8006102:	4618      	mov	r0, r3
 8006104:	f000 fc82 	bl	8006a0c <TIM_CCxChannelCmd>
      break;
 8006108:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f042 0201 	orr.w	r2, r2, #1
 8006118:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800611a:	2300      	movs	r3, #0
}
 800611c:	4618      	mov	r0, r3
 800611e:	3710      	adds	r7, #16
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}

08006124 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b086      	sub	sp, #24
 8006128:	af00      	add	r7, sp, #0
 800612a:	60f8      	str	r0, [r7, #12]
 800612c:	60b9      	str	r1, [r7, #8]
 800612e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006130:	2300      	movs	r3, #0
 8006132:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800613a:	2b01      	cmp	r3, #1
 800613c:	d101      	bne.n	8006142 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800613e:	2302      	movs	r3, #2
 8006140:	e0ae      	b.n	80062a0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2201      	movs	r2, #1
 8006146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2b0c      	cmp	r3, #12
 800614e:	f200 809f 	bhi.w	8006290 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006152:	a201      	add	r2, pc, #4	; (adr r2, 8006158 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006158:	0800618d 	.word	0x0800618d
 800615c:	08006291 	.word	0x08006291
 8006160:	08006291 	.word	0x08006291
 8006164:	08006291 	.word	0x08006291
 8006168:	080061cd 	.word	0x080061cd
 800616c:	08006291 	.word	0x08006291
 8006170:	08006291 	.word	0x08006291
 8006174:	08006291 	.word	0x08006291
 8006178:	0800620f 	.word	0x0800620f
 800617c:	08006291 	.word	0x08006291
 8006180:	08006291 	.word	0x08006291
 8006184:	08006291 	.word	0x08006291
 8006188:	0800624f 	.word	0x0800624f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	68b9      	ldr	r1, [r7, #8]
 8006192:	4618      	mov	r0, r3
 8006194:	f000 f9f0 	bl	8006578 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	699a      	ldr	r2, [r3, #24]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f042 0208 	orr.w	r2, r2, #8
 80061a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	699a      	ldr	r2, [r3, #24]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f022 0204 	bic.w	r2, r2, #4
 80061b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	6999      	ldr	r1, [r3, #24]
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	691a      	ldr	r2, [r3, #16]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	430a      	orrs	r2, r1
 80061c8:	619a      	str	r2, [r3, #24]
      break;
 80061ca:	e064      	b.n	8006296 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68b9      	ldr	r1, [r7, #8]
 80061d2:	4618      	mov	r0, r3
 80061d4:	f000 fa40 	bl	8006658 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	699a      	ldr	r2, [r3, #24]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80061e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	699a      	ldr	r2, [r3, #24]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	6999      	ldr	r1, [r3, #24]
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	691b      	ldr	r3, [r3, #16]
 8006202:	021a      	lsls	r2, r3, #8
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	430a      	orrs	r2, r1
 800620a:	619a      	str	r2, [r3, #24]
      break;
 800620c:	e043      	b.n	8006296 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	68b9      	ldr	r1, [r7, #8]
 8006214:	4618      	mov	r0, r3
 8006216:	f000 fa95 	bl	8006744 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	69da      	ldr	r2, [r3, #28]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f042 0208 	orr.w	r2, r2, #8
 8006228:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	69da      	ldr	r2, [r3, #28]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f022 0204 	bic.w	r2, r2, #4
 8006238:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	69d9      	ldr	r1, [r3, #28]
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	691a      	ldr	r2, [r3, #16]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	430a      	orrs	r2, r1
 800624a:	61da      	str	r2, [r3, #28]
      break;
 800624c:	e023      	b.n	8006296 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	68b9      	ldr	r1, [r7, #8]
 8006254:	4618      	mov	r0, r3
 8006256:	f000 fae9 	bl	800682c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	69da      	ldr	r2, [r3, #28]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006268:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	69da      	ldr	r2, [r3, #28]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006278:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	69d9      	ldr	r1, [r3, #28]
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	691b      	ldr	r3, [r3, #16]
 8006284:	021a      	lsls	r2, r3, #8
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	430a      	orrs	r2, r1
 800628c:	61da      	str	r2, [r3, #28]
      break;
 800628e:	e002      	b.n	8006296 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	75fb      	strb	r3, [r7, #23]
      break;
 8006294:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2200      	movs	r2, #0
 800629a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800629e:	7dfb      	ldrb	r3, [r7, #23]
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3718      	adds	r7, #24
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062b2:	2300      	movs	r3, #0
 80062b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d101      	bne.n	80062c4 <HAL_TIM_ConfigClockSource+0x1c>
 80062c0:	2302      	movs	r3, #2
 80062c2:	e0b4      	b.n	800642e <HAL_TIM_ConfigClockSource+0x186>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2201      	movs	r2, #1
 80062c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2202      	movs	r2, #2
 80062d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80062e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80062ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68ba      	ldr	r2, [r7, #8]
 80062f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062fc:	d03e      	beq.n	800637c <HAL_TIM_ConfigClockSource+0xd4>
 80062fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006302:	f200 8087 	bhi.w	8006414 <HAL_TIM_ConfigClockSource+0x16c>
 8006306:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800630a:	f000 8086 	beq.w	800641a <HAL_TIM_ConfigClockSource+0x172>
 800630e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006312:	d87f      	bhi.n	8006414 <HAL_TIM_ConfigClockSource+0x16c>
 8006314:	2b70      	cmp	r3, #112	; 0x70
 8006316:	d01a      	beq.n	800634e <HAL_TIM_ConfigClockSource+0xa6>
 8006318:	2b70      	cmp	r3, #112	; 0x70
 800631a:	d87b      	bhi.n	8006414 <HAL_TIM_ConfigClockSource+0x16c>
 800631c:	2b60      	cmp	r3, #96	; 0x60
 800631e:	d050      	beq.n	80063c2 <HAL_TIM_ConfigClockSource+0x11a>
 8006320:	2b60      	cmp	r3, #96	; 0x60
 8006322:	d877      	bhi.n	8006414 <HAL_TIM_ConfigClockSource+0x16c>
 8006324:	2b50      	cmp	r3, #80	; 0x50
 8006326:	d03c      	beq.n	80063a2 <HAL_TIM_ConfigClockSource+0xfa>
 8006328:	2b50      	cmp	r3, #80	; 0x50
 800632a:	d873      	bhi.n	8006414 <HAL_TIM_ConfigClockSource+0x16c>
 800632c:	2b40      	cmp	r3, #64	; 0x40
 800632e:	d058      	beq.n	80063e2 <HAL_TIM_ConfigClockSource+0x13a>
 8006330:	2b40      	cmp	r3, #64	; 0x40
 8006332:	d86f      	bhi.n	8006414 <HAL_TIM_ConfigClockSource+0x16c>
 8006334:	2b30      	cmp	r3, #48	; 0x30
 8006336:	d064      	beq.n	8006402 <HAL_TIM_ConfigClockSource+0x15a>
 8006338:	2b30      	cmp	r3, #48	; 0x30
 800633a:	d86b      	bhi.n	8006414 <HAL_TIM_ConfigClockSource+0x16c>
 800633c:	2b20      	cmp	r3, #32
 800633e:	d060      	beq.n	8006402 <HAL_TIM_ConfigClockSource+0x15a>
 8006340:	2b20      	cmp	r3, #32
 8006342:	d867      	bhi.n	8006414 <HAL_TIM_ConfigClockSource+0x16c>
 8006344:	2b00      	cmp	r3, #0
 8006346:	d05c      	beq.n	8006402 <HAL_TIM_ConfigClockSource+0x15a>
 8006348:	2b10      	cmp	r3, #16
 800634a:	d05a      	beq.n	8006402 <HAL_TIM_ConfigClockSource+0x15a>
 800634c:	e062      	b.n	8006414 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6818      	ldr	r0, [r3, #0]
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	6899      	ldr	r1, [r3, #8]
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	685a      	ldr	r2, [r3, #4]
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	f000 fb35 	bl	80069cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	689b      	ldr	r3, [r3, #8]
 8006368:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006370:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68ba      	ldr	r2, [r7, #8]
 8006378:	609a      	str	r2, [r3, #8]
      break;
 800637a:	e04f      	b.n	800641c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6818      	ldr	r0, [r3, #0]
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	6899      	ldr	r1, [r3, #8]
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	685a      	ldr	r2, [r3, #4]
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	68db      	ldr	r3, [r3, #12]
 800638c:	f000 fb1e 	bl	80069cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	689a      	ldr	r2, [r3, #8]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800639e:	609a      	str	r2, [r3, #8]
      break;
 80063a0:	e03c      	b.n	800641c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6818      	ldr	r0, [r3, #0]
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	6859      	ldr	r1, [r3, #4]
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	461a      	mov	r2, r3
 80063b0:	f000 fa92 	bl	80068d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2150      	movs	r1, #80	; 0x50
 80063ba:	4618      	mov	r0, r3
 80063bc:	f000 faeb 	bl	8006996 <TIM_ITRx_SetConfig>
      break;
 80063c0:	e02c      	b.n	800641c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6818      	ldr	r0, [r3, #0]
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	6859      	ldr	r1, [r3, #4]
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	68db      	ldr	r3, [r3, #12]
 80063ce:	461a      	mov	r2, r3
 80063d0:	f000 fab1 	bl	8006936 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	2160      	movs	r1, #96	; 0x60
 80063da:	4618      	mov	r0, r3
 80063dc:	f000 fadb 	bl	8006996 <TIM_ITRx_SetConfig>
      break;
 80063e0:	e01c      	b.n	800641c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6818      	ldr	r0, [r3, #0]
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	6859      	ldr	r1, [r3, #4]
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	68db      	ldr	r3, [r3, #12]
 80063ee:	461a      	mov	r2, r3
 80063f0:	f000 fa72 	bl	80068d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2140      	movs	r1, #64	; 0x40
 80063fa:	4618      	mov	r0, r3
 80063fc:	f000 facb 	bl	8006996 <TIM_ITRx_SetConfig>
      break;
 8006400:	e00c      	b.n	800641c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4619      	mov	r1, r3
 800640c:	4610      	mov	r0, r2
 800640e:	f000 fac2 	bl	8006996 <TIM_ITRx_SetConfig>
      break;
 8006412:	e003      	b.n	800641c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	73fb      	strb	r3, [r7, #15]
      break;
 8006418:	e000      	b.n	800641c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800641a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800642c:	7bfb      	ldrb	r3, [r7, #15]
}
 800642e:	4618      	mov	r0, r3
 8006430:	3710      	adds	r7, #16
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
	...

08006438 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006438:	b480      	push	{r7}
 800643a:	b085      	sub	sp, #20
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	4a40      	ldr	r2, [pc, #256]	; (800654c <TIM_Base_SetConfig+0x114>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d013      	beq.n	8006478 <TIM_Base_SetConfig+0x40>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006456:	d00f      	beq.n	8006478 <TIM_Base_SetConfig+0x40>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	4a3d      	ldr	r2, [pc, #244]	; (8006550 <TIM_Base_SetConfig+0x118>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d00b      	beq.n	8006478 <TIM_Base_SetConfig+0x40>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	4a3c      	ldr	r2, [pc, #240]	; (8006554 <TIM_Base_SetConfig+0x11c>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d007      	beq.n	8006478 <TIM_Base_SetConfig+0x40>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	4a3b      	ldr	r2, [pc, #236]	; (8006558 <TIM_Base_SetConfig+0x120>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d003      	beq.n	8006478 <TIM_Base_SetConfig+0x40>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	4a3a      	ldr	r2, [pc, #232]	; (800655c <TIM_Base_SetConfig+0x124>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d108      	bne.n	800648a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800647e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	68fa      	ldr	r2, [r7, #12]
 8006486:	4313      	orrs	r3, r2
 8006488:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4a2f      	ldr	r2, [pc, #188]	; (800654c <TIM_Base_SetConfig+0x114>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d02b      	beq.n	80064ea <TIM_Base_SetConfig+0xb2>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006498:	d027      	beq.n	80064ea <TIM_Base_SetConfig+0xb2>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	4a2c      	ldr	r2, [pc, #176]	; (8006550 <TIM_Base_SetConfig+0x118>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d023      	beq.n	80064ea <TIM_Base_SetConfig+0xb2>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	4a2b      	ldr	r2, [pc, #172]	; (8006554 <TIM_Base_SetConfig+0x11c>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d01f      	beq.n	80064ea <TIM_Base_SetConfig+0xb2>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	4a2a      	ldr	r2, [pc, #168]	; (8006558 <TIM_Base_SetConfig+0x120>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d01b      	beq.n	80064ea <TIM_Base_SetConfig+0xb2>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	4a29      	ldr	r2, [pc, #164]	; (800655c <TIM_Base_SetConfig+0x124>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d017      	beq.n	80064ea <TIM_Base_SetConfig+0xb2>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	4a28      	ldr	r2, [pc, #160]	; (8006560 <TIM_Base_SetConfig+0x128>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d013      	beq.n	80064ea <TIM_Base_SetConfig+0xb2>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a27      	ldr	r2, [pc, #156]	; (8006564 <TIM_Base_SetConfig+0x12c>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d00f      	beq.n	80064ea <TIM_Base_SetConfig+0xb2>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	4a26      	ldr	r2, [pc, #152]	; (8006568 <TIM_Base_SetConfig+0x130>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d00b      	beq.n	80064ea <TIM_Base_SetConfig+0xb2>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	4a25      	ldr	r2, [pc, #148]	; (800656c <TIM_Base_SetConfig+0x134>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d007      	beq.n	80064ea <TIM_Base_SetConfig+0xb2>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	4a24      	ldr	r2, [pc, #144]	; (8006570 <TIM_Base_SetConfig+0x138>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d003      	beq.n	80064ea <TIM_Base_SetConfig+0xb2>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	4a23      	ldr	r2, [pc, #140]	; (8006574 <TIM_Base_SetConfig+0x13c>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d108      	bne.n	80064fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	68fa      	ldr	r2, [r7, #12]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	695b      	ldr	r3, [r3, #20]
 8006506:	4313      	orrs	r3, r2
 8006508:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	68fa      	ldr	r2, [r7, #12]
 800650e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	689a      	ldr	r2, [r3, #8]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	4a0a      	ldr	r2, [pc, #40]	; (800654c <TIM_Base_SetConfig+0x114>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d003      	beq.n	8006530 <TIM_Base_SetConfig+0xf8>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a0c      	ldr	r2, [pc, #48]	; (800655c <TIM_Base_SetConfig+0x124>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d103      	bne.n	8006538 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	691a      	ldr	r2, [r3, #16]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2201      	movs	r2, #1
 800653c:	615a      	str	r2, [r3, #20]
}
 800653e:	bf00      	nop
 8006540:	3714      	adds	r7, #20
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr
 800654a:	bf00      	nop
 800654c:	40010000 	.word	0x40010000
 8006550:	40000400 	.word	0x40000400
 8006554:	40000800 	.word	0x40000800
 8006558:	40000c00 	.word	0x40000c00
 800655c:	40010400 	.word	0x40010400
 8006560:	40014000 	.word	0x40014000
 8006564:	40014400 	.word	0x40014400
 8006568:	40014800 	.word	0x40014800
 800656c:	40001800 	.word	0x40001800
 8006570:	40001c00 	.word	0x40001c00
 8006574:	40002000 	.word	0x40002000

08006578 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006578:	b480      	push	{r7}
 800657a:	b087      	sub	sp, #28
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a1b      	ldr	r3, [r3, #32]
 8006586:	f023 0201 	bic.w	r2, r3, #1
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a1b      	ldr	r3, [r3, #32]
 8006592:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f023 0303 	bic.w	r3, r3, #3
 80065ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	68fa      	ldr	r2, [r7, #12]
 80065b6:	4313      	orrs	r3, r2
 80065b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	f023 0302 	bic.w	r3, r3, #2
 80065c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	697a      	ldr	r2, [r7, #20]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	4a20      	ldr	r2, [pc, #128]	; (8006650 <TIM_OC1_SetConfig+0xd8>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d003      	beq.n	80065dc <TIM_OC1_SetConfig+0x64>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	4a1f      	ldr	r2, [pc, #124]	; (8006654 <TIM_OC1_SetConfig+0xdc>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d10c      	bne.n	80065f6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	f023 0308 	bic.w	r3, r3, #8
 80065e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	697a      	ldr	r2, [r7, #20]
 80065ea:	4313      	orrs	r3, r2
 80065ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	f023 0304 	bic.w	r3, r3, #4
 80065f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	4a15      	ldr	r2, [pc, #84]	; (8006650 <TIM_OC1_SetConfig+0xd8>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d003      	beq.n	8006606 <TIM_OC1_SetConfig+0x8e>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	4a14      	ldr	r2, [pc, #80]	; (8006654 <TIM_OC1_SetConfig+0xdc>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d111      	bne.n	800662a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006606:	693b      	ldr	r3, [r7, #16]
 8006608:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800660c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006614:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	695b      	ldr	r3, [r3, #20]
 800661a:	693a      	ldr	r2, [r7, #16]
 800661c:	4313      	orrs	r3, r2
 800661e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	699b      	ldr	r3, [r3, #24]
 8006624:	693a      	ldr	r2, [r7, #16]
 8006626:	4313      	orrs	r3, r2
 8006628:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	693a      	ldr	r2, [r7, #16]
 800662e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	68fa      	ldr	r2, [r7, #12]
 8006634:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	685a      	ldr	r2, [r3, #4]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	697a      	ldr	r2, [r7, #20]
 8006642:	621a      	str	r2, [r3, #32]
}
 8006644:	bf00      	nop
 8006646:	371c      	adds	r7, #28
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr
 8006650:	40010000 	.word	0x40010000
 8006654:	40010400 	.word	0x40010400

08006658 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006658:	b480      	push	{r7}
 800665a:	b087      	sub	sp, #28
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a1b      	ldr	r3, [r3, #32]
 8006666:	f023 0210 	bic.w	r2, r3, #16
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6a1b      	ldr	r3, [r3, #32]
 8006672:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	699b      	ldr	r3, [r3, #24]
 800667e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006686:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800668e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	021b      	lsls	r3, r3, #8
 8006696:	68fa      	ldr	r2, [r7, #12]
 8006698:	4313      	orrs	r3, r2
 800669a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800669c:	697b      	ldr	r3, [r7, #20]
 800669e:	f023 0320 	bic.w	r3, r3, #32
 80066a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	011b      	lsls	r3, r3, #4
 80066aa:	697a      	ldr	r2, [r7, #20]
 80066ac:	4313      	orrs	r3, r2
 80066ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	4a22      	ldr	r2, [pc, #136]	; (800673c <TIM_OC2_SetConfig+0xe4>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d003      	beq.n	80066c0 <TIM_OC2_SetConfig+0x68>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	4a21      	ldr	r2, [pc, #132]	; (8006740 <TIM_OC2_SetConfig+0xe8>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d10d      	bne.n	80066dc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	68db      	ldr	r3, [r3, #12]
 80066cc:	011b      	lsls	r3, r3, #4
 80066ce:	697a      	ldr	r2, [r7, #20]
 80066d0:	4313      	orrs	r3, r2
 80066d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066da:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	4a17      	ldr	r2, [pc, #92]	; (800673c <TIM_OC2_SetConfig+0xe4>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d003      	beq.n	80066ec <TIM_OC2_SetConfig+0x94>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4a16      	ldr	r2, [pc, #88]	; (8006740 <TIM_OC2_SetConfig+0xe8>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d113      	bne.n	8006714 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	695b      	ldr	r3, [r3, #20]
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	693a      	ldr	r2, [r7, #16]
 8006704:	4313      	orrs	r3, r2
 8006706:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	699b      	ldr	r3, [r3, #24]
 800670c:	009b      	lsls	r3, r3, #2
 800670e:	693a      	ldr	r2, [r7, #16]
 8006710:	4313      	orrs	r3, r2
 8006712:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	693a      	ldr	r2, [r7, #16]
 8006718:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	68fa      	ldr	r2, [r7, #12]
 800671e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	685a      	ldr	r2, [r3, #4]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	697a      	ldr	r2, [r7, #20]
 800672c:	621a      	str	r2, [r3, #32]
}
 800672e:	bf00      	nop
 8006730:	371c      	adds	r7, #28
 8006732:	46bd      	mov	sp, r7
 8006734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006738:	4770      	bx	lr
 800673a:	bf00      	nop
 800673c:	40010000 	.word	0x40010000
 8006740:	40010400 	.word	0x40010400

08006744 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006744:	b480      	push	{r7}
 8006746:	b087      	sub	sp, #28
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a1b      	ldr	r3, [r3, #32]
 8006752:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a1b      	ldr	r3, [r3, #32]
 800675e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	69db      	ldr	r3, [r3, #28]
 800676a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006772:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f023 0303 	bic.w	r3, r3, #3
 800677a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	68fa      	ldr	r2, [r7, #12]
 8006782:	4313      	orrs	r3, r2
 8006784:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800678c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	021b      	lsls	r3, r3, #8
 8006794:	697a      	ldr	r2, [r7, #20]
 8006796:	4313      	orrs	r3, r2
 8006798:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a21      	ldr	r2, [pc, #132]	; (8006824 <TIM_OC3_SetConfig+0xe0>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d003      	beq.n	80067aa <TIM_OC3_SetConfig+0x66>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a20      	ldr	r2, [pc, #128]	; (8006828 <TIM_OC3_SetConfig+0xe4>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d10d      	bne.n	80067c6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	68db      	ldr	r3, [r3, #12]
 80067b6:	021b      	lsls	r3, r3, #8
 80067b8:	697a      	ldr	r2, [r7, #20]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80067c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a16      	ldr	r2, [pc, #88]	; (8006824 <TIM_OC3_SetConfig+0xe0>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d003      	beq.n	80067d6 <TIM_OC3_SetConfig+0x92>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	4a15      	ldr	r2, [pc, #84]	; (8006828 <TIM_OC3_SetConfig+0xe4>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d113      	bne.n	80067fe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	695b      	ldr	r3, [r3, #20]
 80067ea:	011b      	lsls	r3, r3, #4
 80067ec:	693a      	ldr	r2, [r7, #16]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	699b      	ldr	r3, [r3, #24]
 80067f6:	011b      	lsls	r3, r3, #4
 80067f8:	693a      	ldr	r2, [r7, #16]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	693a      	ldr	r2, [r7, #16]
 8006802:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	68fa      	ldr	r2, [r7, #12]
 8006808:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	685a      	ldr	r2, [r3, #4]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	697a      	ldr	r2, [r7, #20]
 8006816:	621a      	str	r2, [r3, #32]
}
 8006818:	bf00      	nop
 800681a:	371c      	adds	r7, #28
 800681c:	46bd      	mov	sp, r7
 800681e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006822:	4770      	bx	lr
 8006824:	40010000 	.word	0x40010000
 8006828:	40010400 	.word	0x40010400

0800682c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800682c:	b480      	push	{r7}
 800682e:	b087      	sub	sp, #28
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6a1b      	ldr	r3, [r3, #32]
 800683a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6a1b      	ldr	r3, [r3, #32]
 8006846:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	69db      	ldr	r3, [r3, #28]
 8006852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800685a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006862:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	021b      	lsls	r3, r3, #8
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	4313      	orrs	r3, r2
 800686e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006876:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	031b      	lsls	r3, r3, #12
 800687e:	693a      	ldr	r2, [r7, #16]
 8006880:	4313      	orrs	r3, r2
 8006882:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	4a12      	ldr	r2, [pc, #72]	; (80068d0 <TIM_OC4_SetConfig+0xa4>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d003      	beq.n	8006894 <TIM_OC4_SetConfig+0x68>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	4a11      	ldr	r2, [pc, #68]	; (80068d4 <TIM_OC4_SetConfig+0xa8>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d109      	bne.n	80068a8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006894:	697b      	ldr	r3, [r7, #20]
 8006896:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800689a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	695b      	ldr	r3, [r3, #20]
 80068a0:	019b      	lsls	r3, r3, #6
 80068a2:	697a      	ldr	r2, [r7, #20]
 80068a4:	4313      	orrs	r3, r2
 80068a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	697a      	ldr	r2, [r7, #20]
 80068ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	685a      	ldr	r2, [r3, #4]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	693a      	ldr	r2, [r7, #16]
 80068c0:	621a      	str	r2, [r3, #32]
}
 80068c2:	bf00      	nop
 80068c4:	371c      	adds	r7, #28
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	40010000 	.word	0x40010000
 80068d4:	40010400 	.word	0x40010400

080068d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068d8:	b480      	push	{r7}
 80068da:	b087      	sub	sp, #28
 80068dc:	af00      	add	r7, sp, #0
 80068de:	60f8      	str	r0, [r7, #12]
 80068e0:	60b9      	str	r1, [r7, #8]
 80068e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6a1b      	ldr	r3, [r3, #32]
 80068e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6a1b      	ldr	r3, [r3, #32]
 80068ee:	f023 0201 	bic.w	r2, r3, #1
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	699b      	ldr	r3, [r3, #24]
 80068fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006902:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	011b      	lsls	r3, r3, #4
 8006908:	693a      	ldr	r2, [r7, #16]
 800690a:	4313      	orrs	r3, r2
 800690c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	f023 030a 	bic.w	r3, r3, #10
 8006914:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006916:	697a      	ldr	r2, [r7, #20]
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	4313      	orrs	r3, r2
 800691c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	693a      	ldr	r2, [r7, #16]
 8006922:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	697a      	ldr	r2, [r7, #20]
 8006928:	621a      	str	r2, [r3, #32]
}
 800692a:	bf00      	nop
 800692c:	371c      	adds	r7, #28
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr

08006936 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006936:	b480      	push	{r7}
 8006938:	b087      	sub	sp, #28
 800693a:	af00      	add	r7, sp, #0
 800693c:	60f8      	str	r0, [r7, #12]
 800693e:	60b9      	str	r1, [r7, #8]
 8006940:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6a1b      	ldr	r3, [r3, #32]
 8006946:	f023 0210 	bic.w	r2, r3, #16
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	699b      	ldr	r3, [r3, #24]
 8006952:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	6a1b      	ldr	r3, [r3, #32]
 8006958:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006960:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	031b      	lsls	r3, r3, #12
 8006966:	697a      	ldr	r2, [r7, #20]
 8006968:	4313      	orrs	r3, r2
 800696a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006972:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	011b      	lsls	r3, r3, #4
 8006978:	693a      	ldr	r2, [r7, #16]
 800697a:	4313      	orrs	r3, r2
 800697c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	697a      	ldr	r2, [r7, #20]
 8006982:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	693a      	ldr	r2, [r7, #16]
 8006988:	621a      	str	r2, [r3, #32]
}
 800698a:	bf00      	nop
 800698c:	371c      	adds	r7, #28
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr

08006996 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006996:	b480      	push	{r7}
 8006998:	b085      	sub	sp, #20
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
 800699e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80069ae:	683a      	ldr	r2, [r7, #0]
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	4313      	orrs	r3, r2
 80069b4:	f043 0307 	orr.w	r3, r3, #7
 80069b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	68fa      	ldr	r2, [r7, #12]
 80069be:	609a      	str	r2, [r3, #8]
}
 80069c0:	bf00      	nop
 80069c2:	3714      	adds	r7, #20
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr

080069cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b087      	sub	sp, #28
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	60f8      	str	r0, [r7, #12]
 80069d4:	60b9      	str	r1, [r7, #8]
 80069d6:	607a      	str	r2, [r7, #4]
 80069d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	689b      	ldr	r3, [r3, #8]
 80069de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80069e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	021a      	lsls	r2, r3, #8
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	431a      	orrs	r2, r3
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	697a      	ldr	r2, [r7, #20]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	697a      	ldr	r2, [r7, #20]
 80069fe:	609a      	str	r2, [r3, #8]
}
 8006a00:	bf00      	nop
 8006a02:	371c      	adds	r7, #28
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr

08006a0c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b087      	sub	sp, #28
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	60f8      	str	r0, [r7, #12]
 8006a14:	60b9      	str	r1, [r7, #8]
 8006a16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	f003 031f 	and.w	r3, r3, #31
 8006a1e:	2201      	movs	r2, #1
 8006a20:	fa02 f303 	lsl.w	r3, r2, r3
 8006a24:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	6a1a      	ldr	r2, [r3, #32]
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	43db      	mvns	r3, r3
 8006a2e:	401a      	ands	r2, r3
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6a1a      	ldr	r2, [r3, #32]
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	f003 031f 	and.w	r3, r3, #31
 8006a3e:	6879      	ldr	r1, [r7, #4]
 8006a40:	fa01 f303 	lsl.w	r3, r1, r3
 8006a44:	431a      	orrs	r2, r3
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	621a      	str	r2, [r3, #32]
}
 8006a4a:	bf00      	nop
 8006a4c:	371c      	adds	r7, #28
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr
	...

08006a58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b085      	sub	sp, #20
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a68:	2b01      	cmp	r3, #1
 8006a6a:	d101      	bne.n	8006a70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a6c:	2302      	movs	r3, #2
 8006a6e:	e05a      	b.n	8006b26 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2202      	movs	r2, #2
 8006a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	685b      	ldr	r3, [r3, #4]
 8006a86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	68fa      	ldr	r2, [r7, #12]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68fa      	ldr	r2, [r7, #12]
 8006aa8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a21      	ldr	r2, [pc, #132]	; (8006b34 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d022      	beq.n	8006afa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006abc:	d01d      	beq.n	8006afa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a1d      	ldr	r2, [pc, #116]	; (8006b38 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d018      	beq.n	8006afa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a1b      	ldr	r2, [pc, #108]	; (8006b3c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d013      	beq.n	8006afa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a1a      	ldr	r2, [pc, #104]	; (8006b40 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d00e      	beq.n	8006afa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a18      	ldr	r2, [pc, #96]	; (8006b44 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d009      	beq.n	8006afa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a17      	ldr	r2, [pc, #92]	; (8006b48 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d004      	beq.n	8006afa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4a15      	ldr	r2, [pc, #84]	; (8006b4c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d10c      	bne.n	8006b14 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	68ba      	ldr	r2, [r7, #8]
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	68ba      	ldr	r2, [r7, #8]
 8006b12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2201      	movs	r2, #1
 8006b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b24:	2300      	movs	r3, #0
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	3714      	adds	r7, #20
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr
 8006b32:	bf00      	nop
 8006b34:	40010000 	.word	0x40010000
 8006b38:	40000400 	.word	0x40000400
 8006b3c:	40000800 	.word	0x40000800
 8006b40:	40000c00 	.word	0x40000c00
 8006b44:	40010400 	.word	0x40010400
 8006b48:	40014000 	.word	0x40014000
 8006b4c:	40001800 	.word	0x40001800

08006b50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b082      	sub	sp, #8
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d101      	bne.n	8006b62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	e03f      	b.n	8006be2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d106      	bne.n	8006b7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2200      	movs	r2, #0
 8006b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f7fb ff2a 	bl	80029d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2224      	movs	r2, #36	; 0x24
 8006b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	68da      	ldr	r2, [r3, #12]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f000 ffff 	bl	8007b98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	691a      	ldr	r2, [r3, #16]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006ba8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	695a      	ldr	r2, [r3, #20]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006bb8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	68da      	ldr	r2, [r3, #12]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006bc8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2220      	movs	r2, #32
 8006bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2220      	movs	r2, #32
 8006bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3708      	adds	r7, #8
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}

08006bea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	b08a      	sub	sp, #40	; 0x28
 8006bee:	af02      	add	r7, sp, #8
 8006bf0:	60f8      	str	r0, [r7, #12]
 8006bf2:	60b9      	str	r1, [r7, #8]
 8006bf4:	603b      	str	r3, [r7, #0]
 8006bf6:	4613      	mov	r3, r2
 8006bf8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	2b20      	cmp	r3, #32
 8006c08:	d17c      	bne.n	8006d04 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d002      	beq.n	8006c16 <HAL_UART_Transmit+0x2c>
 8006c10:	88fb      	ldrh	r3, [r7, #6]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d101      	bne.n	8006c1a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	e075      	b.n	8006d06 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d101      	bne.n	8006c28 <HAL_UART_Transmit+0x3e>
 8006c24:	2302      	movs	r3, #2
 8006c26:	e06e      	b.n	8006d06 <HAL_UART_Transmit+0x11c>
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2200      	movs	r2, #0
 8006c34:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2221      	movs	r2, #33	; 0x21
 8006c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c3e:	f7fc fb21 	bl	8003284 <HAL_GetTick>
 8006c42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	88fa      	ldrh	r2, [r7, #6]
 8006c48:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	88fa      	ldrh	r2, [r7, #6]
 8006c4e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c58:	d108      	bne.n	8006c6c <HAL_UART_Transmit+0x82>
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	691b      	ldr	r3, [r3, #16]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d104      	bne.n	8006c6c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006c62:	2300      	movs	r3, #0
 8006c64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	61bb      	str	r3, [r7, #24]
 8006c6a:	e003      	b.n	8006c74 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c70:	2300      	movs	r3, #0
 8006c72:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2200      	movs	r2, #0
 8006c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006c7c:	e02a      	b.n	8006cd4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	9300      	str	r3, [sp, #0]
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	2200      	movs	r2, #0
 8006c86:	2180      	movs	r1, #128	; 0x80
 8006c88:	68f8      	ldr	r0, [r7, #12]
 8006c8a:	f000 fc79 	bl	8007580 <UART_WaitOnFlagUntilTimeout>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d001      	beq.n	8006c98 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006c94:	2303      	movs	r3, #3
 8006c96:	e036      	b.n	8006d06 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006c98:	69fb      	ldr	r3, [r7, #28]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d10b      	bne.n	8006cb6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	881b      	ldrh	r3, [r3, #0]
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006cac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006cae:	69bb      	ldr	r3, [r7, #24]
 8006cb0:	3302      	adds	r3, #2
 8006cb2:	61bb      	str	r3, [r7, #24]
 8006cb4:	e007      	b.n	8006cc6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	781a      	ldrb	r2, [r3, #0]
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	3b01      	subs	r3, #1
 8006cce:	b29a      	uxth	r2, r3
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d1cf      	bne.n	8006c7e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	9300      	str	r3, [sp, #0]
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	2140      	movs	r1, #64	; 0x40
 8006ce8:	68f8      	ldr	r0, [r7, #12]
 8006cea:	f000 fc49 	bl	8007580 <UART_WaitOnFlagUntilTimeout>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d001      	beq.n	8006cf8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006cf4:	2303      	movs	r3, #3
 8006cf6:	e006      	b.n	8006d06 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2220      	movs	r2, #32
 8006cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006d00:	2300      	movs	r3, #0
 8006d02:	e000      	b.n	8006d06 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006d04:	2302      	movs	r3, #2
  }
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3720      	adds	r7, #32
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}

08006d0e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d0e:	b580      	push	{r7, lr}
 8006d10:	b084      	sub	sp, #16
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	60f8      	str	r0, [r7, #12]
 8006d16:	60b9      	str	r1, [r7, #8]
 8006d18:	4613      	mov	r3, r2
 8006d1a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	2b20      	cmp	r3, #32
 8006d26:	d11d      	bne.n	8006d64 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d002      	beq.n	8006d34 <HAL_UART_Receive_IT+0x26>
 8006d2e:	88fb      	ldrh	r3, [r7, #6]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d101      	bne.n	8006d38 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006d34:	2301      	movs	r3, #1
 8006d36:	e016      	b.n	8006d66 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	d101      	bne.n	8006d46 <HAL_UART_Receive_IT+0x38>
 8006d42:	2302      	movs	r3, #2
 8006d44:	e00f      	b.n	8006d66 <HAL_UART_Receive_IT+0x58>
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2201      	movs	r2, #1
 8006d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006d54:	88fb      	ldrh	r3, [r7, #6]
 8006d56:	461a      	mov	r2, r3
 8006d58:	68b9      	ldr	r1, [r7, #8]
 8006d5a:	68f8      	ldr	r0, [r7, #12]
 8006d5c:	f000 fc7e 	bl	800765c <UART_Start_Receive_IT>
 8006d60:	4603      	mov	r3, r0
 8006d62:	e000      	b.n	8006d66 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006d64:	2302      	movs	r3, #2
  }
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3710      	adds	r7, #16
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}

08006d6e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d6e:	b580      	push	{r7, lr}
 8006d70:	b08c      	sub	sp, #48	; 0x30
 8006d72:	af00      	add	r7, sp, #0
 8006d74:	60f8      	str	r0, [r7, #12]
 8006d76:	60b9      	str	r1, [r7, #8]
 8006d78:	4613      	mov	r3, r2
 8006d7a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	2b20      	cmp	r3, #32
 8006d86:	d152      	bne.n	8006e2e <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d002      	beq.n	8006d94 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006d8e:	88fb      	ldrh	r3, [r7, #6]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d101      	bne.n	8006d98 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006d94:	2301      	movs	r3, #1
 8006d96:	e04b      	b.n	8006e30 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d9e:	2b01      	cmp	r3, #1
 8006da0:	d101      	bne.n	8006da6 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8006da2:	2302      	movs	r3, #2
 8006da4:	e044      	b.n	8006e30 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2201      	movs	r2, #1
 8006daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2201      	movs	r2, #1
 8006db2:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006db4:	88fb      	ldrh	r3, [r7, #6]
 8006db6:	461a      	mov	r2, r3
 8006db8:	68b9      	ldr	r1, [r7, #8]
 8006dba:	68f8      	ldr	r0, [r7, #12]
 8006dbc:	f000 fc8c 	bl	80076d8 <UART_Start_Receive_DMA>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8006dc6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d12c      	bne.n	8006e28 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d125      	bne.n	8006e22 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	613b      	str	r3, [r7, #16]
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	613b      	str	r3, [r7, #16]
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	613b      	str	r3, [r7, #16]
 8006dea:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	330c      	adds	r3, #12
 8006df2:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df4:	69bb      	ldr	r3, [r7, #24]
 8006df6:	e853 3f00 	ldrex	r3, [r3]
 8006dfa:	617b      	str	r3, [r7, #20]
   return(result);
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	f043 0310 	orr.w	r3, r3, #16
 8006e02:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	330c      	adds	r3, #12
 8006e0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e0c:	627a      	str	r2, [r7, #36]	; 0x24
 8006e0e:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e10:	6a39      	ldr	r1, [r7, #32]
 8006e12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e14:	e841 2300 	strex	r3, r2, [r1]
 8006e18:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e1a:	69fb      	ldr	r3, [r7, #28]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d1e5      	bne.n	8006dec <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8006e20:	e002      	b.n	8006e28 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8006e28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006e2c:	e000      	b.n	8006e30 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8006e2e:	2302      	movs	r3, #2
  }
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	3730      	adds	r7, #48	; 0x30
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}

08006e38 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b0ba      	sub	sp, #232	; 0xe8
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	695b      	ldr	r3, [r3, #20]
 8006e5a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006e64:	2300      	movs	r3, #0
 8006e66:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006e6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e6e:	f003 030f 	and.w	r3, r3, #15
 8006e72:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006e76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d10f      	bne.n	8006e9e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e82:	f003 0320 	and.w	r3, r3, #32
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d009      	beq.n	8006e9e <HAL_UART_IRQHandler+0x66>
 8006e8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e8e:	f003 0320 	and.w	r3, r3, #32
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d003      	beq.n	8006e9e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f000 fdc3 	bl	8007a22 <UART_Receive_IT>
      return;
 8006e9c:	e256      	b.n	800734c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006e9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	f000 80de 	beq.w	8007064 <HAL_UART_IRQHandler+0x22c>
 8006ea8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006eac:	f003 0301 	and.w	r3, r3, #1
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d106      	bne.n	8006ec2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006eb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006eb8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	f000 80d1 	beq.w	8007064 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ec6:	f003 0301 	and.w	r3, r3, #1
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d00b      	beq.n	8006ee6 <HAL_UART_IRQHandler+0xae>
 8006ece:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ed2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d005      	beq.n	8006ee6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ede:	f043 0201 	orr.w	r2, r3, #1
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006eea:	f003 0304 	and.w	r3, r3, #4
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d00b      	beq.n	8006f0a <HAL_UART_IRQHandler+0xd2>
 8006ef2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ef6:	f003 0301 	and.w	r3, r3, #1
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d005      	beq.n	8006f0a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f02:	f043 0202 	orr.w	r2, r3, #2
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f0e:	f003 0302 	and.w	r3, r3, #2
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d00b      	beq.n	8006f2e <HAL_UART_IRQHandler+0xf6>
 8006f16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f1a:	f003 0301 	and.w	r3, r3, #1
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d005      	beq.n	8006f2e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f26:	f043 0204 	orr.w	r2, r3, #4
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f32:	f003 0308 	and.w	r3, r3, #8
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d011      	beq.n	8006f5e <HAL_UART_IRQHandler+0x126>
 8006f3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f3e:	f003 0320 	and.w	r3, r3, #32
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d105      	bne.n	8006f52 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f4a:	f003 0301 	and.w	r3, r3, #1
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d005      	beq.n	8006f5e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f56:	f043 0208 	orr.w	r2, r3, #8
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	f000 81ed 	beq.w	8007342 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f6c:	f003 0320 	and.w	r3, r3, #32
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d008      	beq.n	8006f86 <HAL_UART_IRQHandler+0x14e>
 8006f74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f78:	f003 0320 	and.w	r3, r3, #32
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d002      	beq.n	8006f86 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f000 fd4e 	bl	8007a22 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	695b      	ldr	r3, [r3, #20]
 8006f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f90:	2b40      	cmp	r3, #64	; 0x40
 8006f92:	bf0c      	ite	eq
 8006f94:	2301      	moveq	r3, #1
 8006f96:	2300      	movne	r3, #0
 8006f98:	b2db      	uxtb	r3, r3
 8006f9a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa2:	f003 0308 	and.w	r3, r3, #8
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d103      	bne.n	8006fb2 <HAL_UART_IRQHandler+0x17a>
 8006faa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d04f      	beq.n	8007052 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 fc56 	bl	8007864 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	695b      	ldr	r3, [r3, #20]
 8006fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fc2:	2b40      	cmp	r3, #64	; 0x40
 8006fc4:	d141      	bne.n	800704a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	3314      	adds	r3, #20
 8006fcc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fd0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006fd4:	e853 3f00 	ldrex	r3, [r3]
 8006fd8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006fdc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006fe0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006fe4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	3314      	adds	r3, #20
 8006fee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006ff2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006ff6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ffa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006ffe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007002:	e841 2300 	strex	r3, r2, [r1]
 8007006:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800700a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800700e:	2b00      	cmp	r3, #0
 8007010:	d1d9      	bne.n	8006fc6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007016:	2b00      	cmp	r3, #0
 8007018:	d013      	beq.n	8007042 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800701e:	4a7d      	ldr	r2, [pc, #500]	; (8007214 <HAL_UART_IRQHandler+0x3dc>)
 8007020:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007026:	4618      	mov	r0, r3
 8007028:	f7fc fbe4 	bl	80037f4 <HAL_DMA_Abort_IT>
 800702c:	4603      	mov	r3, r0
 800702e:	2b00      	cmp	r3, #0
 8007030:	d016      	beq.n	8007060 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007036:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007038:	687a      	ldr	r2, [r7, #4]
 800703a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800703c:	4610      	mov	r0, r2
 800703e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007040:	e00e      	b.n	8007060 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f000 f99a 	bl	800737c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007048:	e00a      	b.n	8007060 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 f996 	bl	800737c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007050:	e006      	b.n	8007060 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f000 f992 	bl	800737c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2200      	movs	r2, #0
 800705c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800705e:	e170      	b.n	8007342 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007060:	bf00      	nop
    return;
 8007062:	e16e      	b.n	8007342 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007068:	2b01      	cmp	r3, #1
 800706a:	f040 814a 	bne.w	8007302 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800706e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007072:	f003 0310 	and.w	r3, r3, #16
 8007076:	2b00      	cmp	r3, #0
 8007078:	f000 8143 	beq.w	8007302 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800707c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007080:	f003 0310 	and.w	r3, r3, #16
 8007084:	2b00      	cmp	r3, #0
 8007086:	f000 813c 	beq.w	8007302 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800708a:	2300      	movs	r3, #0
 800708c:	60bb      	str	r3, [r7, #8]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	60bb      	str	r3, [r7, #8]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	60bb      	str	r3, [r7, #8]
 800709e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	695b      	ldr	r3, [r3, #20]
 80070a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070aa:	2b40      	cmp	r3, #64	; 0x40
 80070ac:	f040 80b4 	bne.w	8007218 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80070bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	f000 8140 	beq.w	8007346 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80070ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80070ce:	429a      	cmp	r2, r3
 80070d0:	f080 8139 	bcs.w	8007346 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80070da:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e0:	69db      	ldr	r3, [r3, #28]
 80070e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070e6:	f000 8088 	beq.w	80071fa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	330c      	adds	r3, #12
 80070f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80070f8:	e853 3f00 	ldrex	r3, [r3]
 80070fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007100:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007104:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007108:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	330c      	adds	r3, #12
 8007112:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007116:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800711a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007122:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007126:	e841 2300 	strex	r3, r2, [r1]
 800712a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800712e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007132:	2b00      	cmp	r3, #0
 8007134:	d1d9      	bne.n	80070ea <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	3314      	adds	r3, #20
 800713c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800713e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007140:	e853 3f00 	ldrex	r3, [r3]
 8007144:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007146:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007148:	f023 0301 	bic.w	r3, r3, #1
 800714c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	3314      	adds	r3, #20
 8007156:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800715a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800715e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007160:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007162:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007166:	e841 2300 	strex	r3, r2, [r1]
 800716a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800716c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800716e:	2b00      	cmp	r3, #0
 8007170:	d1e1      	bne.n	8007136 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	3314      	adds	r3, #20
 8007178:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800717a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800717c:	e853 3f00 	ldrex	r3, [r3]
 8007180:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007182:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007184:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007188:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	3314      	adds	r3, #20
 8007192:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007196:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007198:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800719a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800719c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800719e:	e841 2300 	strex	r3, r2, [r1]
 80071a2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80071a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d1e3      	bne.n	8007172 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2220      	movs	r2, #32
 80071ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2200      	movs	r2, #0
 80071b6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	330c      	adds	r3, #12
 80071be:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071c2:	e853 3f00 	ldrex	r3, [r3]
 80071c6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80071c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071ca:	f023 0310 	bic.w	r3, r3, #16
 80071ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	330c      	adds	r3, #12
 80071d8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80071dc:	65ba      	str	r2, [r7, #88]	; 0x58
 80071de:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80071e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80071e4:	e841 2300 	strex	r3, r2, [r1]
 80071e8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80071ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d1e3      	bne.n	80071b8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071f4:	4618      	mov	r0, r3
 80071f6:	f7fc fa8d 	bl	8003714 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007202:	b29b      	uxth	r3, r3
 8007204:	1ad3      	subs	r3, r2, r3
 8007206:	b29b      	uxth	r3, r3
 8007208:	4619      	mov	r1, r3
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f7fa f8e8 	bl	80013e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007210:	e099      	b.n	8007346 <HAL_UART_IRQHandler+0x50e>
 8007212:	bf00      	nop
 8007214:	0800792b 	.word	0x0800792b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007220:	b29b      	uxth	r3, r3
 8007222:	1ad3      	subs	r3, r2, r3
 8007224:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800722c:	b29b      	uxth	r3, r3
 800722e:	2b00      	cmp	r3, #0
 8007230:	f000 808b 	beq.w	800734a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007234:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007238:	2b00      	cmp	r3, #0
 800723a:	f000 8086 	beq.w	800734a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	330c      	adds	r3, #12
 8007244:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007248:	e853 3f00 	ldrex	r3, [r3]
 800724c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800724e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007250:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007254:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	330c      	adds	r3, #12
 800725e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007262:	647a      	str	r2, [r7, #68]	; 0x44
 8007264:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007266:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007268:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800726a:	e841 2300 	strex	r3, r2, [r1]
 800726e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007270:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007272:	2b00      	cmp	r3, #0
 8007274:	d1e3      	bne.n	800723e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	3314      	adds	r3, #20
 800727c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800727e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007280:	e853 3f00 	ldrex	r3, [r3]
 8007284:	623b      	str	r3, [r7, #32]
   return(result);
 8007286:	6a3b      	ldr	r3, [r7, #32]
 8007288:	f023 0301 	bic.w	r3, r3, #1
 800728c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	3314      	adds	r3, #20
 8007296:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800729a:	633a      	str	r2, [r7, #48]	; 0x30
 800729c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800729e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80072a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072a2:	e841 2300 	strex	r3, r2, [r1]
 80072a6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80072a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d1e3      	bne.n	8007276 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2220      	movs	r2, #32
 80072b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2200      	movs	r2, #0
 80072ba:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	330c      	adds	r3, #12
 80072c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	e853 3f00 	ldrex	r3, [r3]
 80072ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f023 0310 	bic.w	r3, r3, #16
 80072d2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	330c      	adds	r3, #12
 80072dc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80072e0:	61fa      	str	r2, [r7, #28]
 80072e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e4:	69b9      	ldr	r1, [r7, #24]
 80072e6:	69fa      	ldr	r2, [r7, #28]
 80072e8:	e841 2300 	strex	r3, r2, [r1]
 80072ec:	617b      	str	r3, [r7, #20]
   return(result);
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d1e3      	bne.n	80072bc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80072f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80072f8:	4619      	mov	r1, r3
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f7fa f870 	bl	80013e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007300:	e023      	b.n	800734a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007306:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800730a:	2b00      	cmp	r3, #0
 800730c:	d009      	beq.n	8007322 <HAL_UART_IRQHandler+0x4ea>
 800730e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007316:	2b00      	cmp	r3, #0
 8007318:	d003      	beq.n	8007322 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f000 fb19 	bl	8007952 <UART_Transmit_IT>
    return;
 8007320:	e014      	b.n	800734c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007326:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800732a:	2b00      	cmp	r3, #0
 800732c:	d00e      	beq.n	800734c <HAL_UART_IRQHandler+0x514>
 800732e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007336:	2b00      	cmp	r3, #0
 8007338:	d008      	beq.n	800734c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f000 fb59 	bl	80079f2 <UART_EndTransmit_IT>
    return;
 8007340:	e004      	b.n	800734c <HAL_UART_IRQHandler+0x514>
    return;
 8007342:	bf00      	nop
 8007344:	e002      	b.n	800734c <HAL_UART_IRQHandler+0x514>
      return;
 8007346:	bf00      	nop
 8007348:	e000      	b.n	800734c <HAL_UART_IRQHandler+0x514>
      return;
 800734a:	bf00      	nop
  }
}
 800734c:	37e8      	adds	r7, #232	; 0xe8
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}
 8007352:	bf00      	nop

08007354 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007354:	b480      	push	{r7}
 8007356:	b083      	sub	sp, #12
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800735c:	bf00      	nop
 800735e:	370c      	adds	r7, #12
 8007360:	46bd      	mov	sp, r7
 8007362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007366:	4770      	bx	lr

08007368 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007368:	b480      	push	{r7}
 800736a:	b083      	sub	sp, #12
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007370:	bf00      	nop
 8007372:	370c      	adds	r7, #12
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr

0800737c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800737c:	b480      	push	{r7}
 800737e:	b083      	sub	sp, #12
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007384:	bf00      	nop
 8007386:	370c      	adds	r7, #12
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr

08007390 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b09c      	sub	sp, #112	; 0x70
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800739c:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d172      	bne.n	8007492 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80073ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073ae:	2200      	movs	r2, #0
 80073b0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	330c      	adds	r3, #12
 80073b8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073bc:	e853 3f00 	ldrex	r3, [r3]
 80073c0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80073c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073c8:	66bb      	str	r3, [r7, #104]	; 0x68
 80073ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	330c      	adds	r3, #12
 80073d0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80073d2:	65ba      	str	r2, [r7, #88]	; 0x58
 80073d4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80073d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80073da:	e841 2300 	strex	r3, r2, [r1]
 80073de:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80073e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d1e5      	bne.n	80073b2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	3314      	adds	r3, #20
 80073ec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073f0:	e853 3f00 	ldrex	r3, [r3]
 80073f4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80073f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073f8:	f023 0301 	bic.w	r3, r3, #1
 80073fc:	667b      	str	r3, [r7, #100]	; 0x64
 80073fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	3314      	adds	r3, #20
 8007404:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007406:	647a      	str	r2, [r7, #68]	; 0x44
 8007408:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800740a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800740c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800740e:	e841 2300 	strex	r3, r2, [r1]
 8007412:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007414:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007416:	2b00      	cmp	r3, #0
 8007418:	d1e5      	bne.n	80073e6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800741a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	3314      	adds	r3, #20
 8007420:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007424:	e853 3f00 	ldrex	r3, [r3]
 8007428:	623b      	str	r3, [r7, #32]
   return(result);
 800742a:	6a3b      	ldr	r3, [r7, #32]
 800742c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007430:	663b      	str	r3, [r7, #96]	; 0x60
 8007432:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	3314      	adds	r3, #20
 8007438:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800743a:	633a      	str	r2, [r7, #48]	; 0x30
 800743c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800743e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007440:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007442:	e841 2300 	strex	r3, r2, [r1]
 8007446:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800744a:	2b00      	cmp	r3, #0
 800744c:	d1e5      	bne.n	800741a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800744e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007450:	2220      	movs	r2, #32
 8007452:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007456:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800745a:	2b01      	cmp	r3, #1
 800745c:	d119      	bne.n	8007492 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800745e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	330c      	adds	r3, #12
 8007464:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	e853 3f00 	ldrex	r3, [r3]
 800746c:	60fb      	str	r3, [r7, #12]
   return(result);
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f023 0310 	bic.w	r3, r3, #16
 8007474:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007476:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	330c      	adds	r3, #12
 800747c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800747e:	61fa      	str	r2, [r7, #28]
 8007480:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007482:	69b9      	ldr	r1, [r7, #24]
 8007484:	69fa      	ldr	r2, [r7, #28]
 8007486:	e841 2300 	strex	r3, r2, [r1]
 800748a:	617b      	str	r3, [r7, #20]
   return(result);
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d1e5      	bne.n	800745e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007492:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007496:	2b01      	cmp	r3, #1
 8007498:	d106      	bne.n	80074a8 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800749a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800749c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800749e:	4619      	mov	r1, r3
 80074a0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80074a2:	f7f9 ff9d 	bl	80013e0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80074a6:	e002      	b.n	80074ae <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80074a8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80074aa:	f7f9 ffdb 	bl	8001464 <HAL_UART_RxCpltCallback>
}
 80074ae:	bf00      	nop
 80074b0:	3770      	adds	r7, #112	; 0x70
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}

080074b6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80074b6:	b580      	push	{r7, lr}
 80074b8:	b084      	sub	sp, #16
 80074ba:	af00      	add	r7, sp, #0
 80074bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074c2:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d108      	bne.n	80074de <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80074d0:	085b      	lsrs	r3, r3, #1
 80074d2:	b29b      	uxth	r3, r3
 80074d4:	4619      	mov	r1, r3
 80074d6:	68f8      	ldr	r0, [r7, #12]
 80074d8:	f7f9 ff82 	bl	80013e0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80074dc:	e002      	b.n	80074e4 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80074de:	68f8      	ldr	r0, [r7, #12]
 80074e0:	f7ff ff42 	bl	8007368 <HAL_UART_RxHalfCpltCallback>
}
 80074e4:	bf00      	nop
 80074e6:	3710      	adds	r7, #16
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}

080074ec <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b084      	sub	sp, #16
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80074f4:	2300      	movs	r3, #0
 80074f6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074fc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	695b      	ldr	r3, [r3, #20]
 8007504:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007508:	2b80      	cmp	r3, #128	; 0x80
 800750a:	bf0c      	ite	eq
 800750c:	2301      	moveq	r3, #1
 800750e:	2300      	movne	r3, #0
 8007510:	b2db      	uxtb	r3, r3
 8007512:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800751a:	b2db      	uxtb	r3, r3
 800751c:	2b21      	cmp	r3, #33	; 0x21
 800751e:	d108      	bne.n	8007532 <UART_DMAError+0x46>
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d005      	beq.n	8007532 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	2200      	movs	r2, #0
 800752a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800752c:	68b8      	ldr	r0, [r7, #8]
 800752e:	f000 f971 	bl	8007814 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	695b      	ldr	r3, [r3, #20]
 8007538:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800753c:	2b40      	cmp	r3, #64	; 0x40
 800753e:	bf0c      	ite	eq
 8007540:	2301      	moveq	r3, #1
 8007542:	2300      	movne	r3, #0
 8007544:	b2db      	uxtb	r3, r3
 8007546:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800754e:	b2db      	uxtb	r3, r3
 8007550:	2b22      	cmp	r3, #34	; 0x22
 8007552:	d108      	bne.n	8007566 <UART_DMAError+0x7a>
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d005      	beq.n	8007566 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	2200      	movs	r2, #0
 800755e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007560:	68b8      	ldr	r0, [r7, #8]
 8007562:	f000 f97f 	bl	8007864 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800756a:	f043 0210 	orr.w	r2, r3, #16
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007572:	68b8      	ldr	r0, [r7, #8]
 8007574:	f7ff ff02 	bl	800737c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007578:	bf00      	nop
 800757a:	3710      	adds	r7, #16
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}

08007580 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b090      	sub	sp, #64	; 0x40
 8007584:	af00      	add	r7, sp, #0
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	603b      	str	r3, [r7, #0]
 800758c:	4613      	mov	r3, r2
 800758e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007590:	e050      	b.n	8007634 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007592:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007598:	d04c      	beq.n	8007634 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800759a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800759c:	2b00      	cmp	r3, #0
 800759e:	d007      	beq.n	80075b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80075a0:	f7fb fe70 	bl	8003284 <HAL_GetTick>
 80075a4:	4602      	mov	r2, r0
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	1ad3      	subs	r3, r2, r3
 80075aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80075ac:	429a      	cmp	r2, r3
 80075ae:	d241      	bcs.n	8007634 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	330c      	adds	r3, #12
 80075b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ba:	e853 3f00 	ldrex	r3, [r3]
 80075be:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80075c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075c2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80075c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	330c      	adds	r3, #12
 80075ce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80075d0:	637a      	str	r2, [r7, #52]	; 0x34
 80075d2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80075d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80075d8:	e841 2300 	strex	r3, r2, [r1]
 80075dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80075de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d1e5      	bne.n	80075b0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	3314      	adds	r3, #20
 80075ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	e853 3f00 	ldrex	r3, [r3]
 80075f2:	613b      	str	r3, [r7, #16]
   return(result);
 80075f4:	693b      	ldr	r3, [r7, #16]
 80075f6:	f023 0301 	bic.w	r3, r3, #1
 80075fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	3314      	adds	r3, #20
 8007602:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007604:	623a      	str	r2, [r7, #32]
 8007606:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007608:	69f9      	ldr	r1, [r7, #28]
 800760a:	6a3a      	ldr	r2, [r7, #32]
 800760c:	e841 2300 	strex	r3, r2, [r1]
 8007610:	61bb      	str	r3, [r7, #24]
   return(result);
 8007612:	69bb      	ldr	r3, [r7, #24]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d1e5      	bne.n	80075e4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2220      	movs	r2, #32
 800761c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2220      	movs	r2, #32
 8007624:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2200      	movs	r2, #0
 800762c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007630:	2303      	movs	r3, #3
 8007632:	e00f      	b.n	8007654 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	681a      	ldr	r2, [r3, #0]
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	4013      	ands	r3, r2
 800763e:	68ba      	ldr	r2, [r7, #8]
 8007640:	429a      	cmp	r2, r3
 8007642:	bf0c      	ite	eq
 8007644:	2301      	moveq	r3, #1
 8007646:	2300      	movne	r3, #0
 8007648:	b2db      	uxtb	r3, r3
 800764a:	461a      	mov	r2, r3
 800764c:	79fb      	ldrb	r3, [r7, #7]
 800764e:	429a      	cmp	r2, r3
 8007650:	d09f      	beq.n	8007592 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007652:	2300      	movs	r3, #0
}
 8007654:	4618      	mov	r0, r3
 8007656:	3740      	adds	r7, #64	; 0x40
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}

0800765c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800765c:	b480      	push	{r7}
 800765e:	b085      	sub	sp, #20
 8007660:	af00      	add	r7, sp, #0
 8007662:	60f8      	str	r0, [r7, #12]
 8007664:	60b9      	str	r1, [r7, #8]
 8007666:	4613      	mov	r3, r2
 8007668:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	68ba      	ldr	r2, [r7, #8]
 800766e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	88fa      	ldrh	r2, [r7, #6]
 8007674:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	88fa      	ldrh	r2, [r7, #6]
 800767a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	2200      	movs	r2, #0
 8007680:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	2222      	movs	r2, #34	; 0x22
 8007686:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	2200      	movs	r2, #0
 800768e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	691b      	ldr	r3, [r3, #16]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d007      	beq.n	80076aa <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	68da      	ldr	r2, [r3, #12]
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076a8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	695a      	ldr	r2, [r3, #20]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f042 0201 	orr.w	r2, r2, #1
 80076b8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	68da      	ldr	r2, [r3, #12]
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f042 0220 	orr.w	r2, r2, #32
 80076c8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80076ca:	2300      	movs	r3, #0
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3714      	adds	r7, #20
 80076d0:	46bd      	mov	sp, r7
 80076d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d6:	4770      	bx	lr

080076d8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b098      	sub	sp, #96	; 0x60
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	60b9      	str	r1, [r7, #8]
 80076e2:	4613      	mov	r3, r2
 80076e4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	88fa      	ldrh	r2, [r7, #6]
 80076f0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2200      	movs	r2, #0
 80076f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2222      	movs	r2, #34	; 0x22
 80076fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007704:	4a40      	ldr	r2, [pc, #256]	; (8007808 <UART_Start_Receive_DMA+0x130>)
 8007706:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800770c:	4a3f      	ldr	r2, [pc, #252]	; (800780c <UART_Start_Receive_DMA+0x134>)
 800770e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007714:	4a3e      	ldr	r2, [pc, #248]	; (8007810 <UART_Start_Receive_DMA+0x138>)
 8007716:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800771c:	2200      	movs	r2, #0
 800771e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007720:	f107 0308 	add.w	r3, r7, #8
 8007724:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	3304      	adds	r3, #4
 8007730:	4619      	mov	r1, r3
 8007732:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007734:	681a      	ldr	r2, [r3, #0]
 8007736:	88fb      	ldrh	r3, [r7, #6]
 8007738:	f7fb ff94 	bl	8003664 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800773c:	2300      	movs	r3, #0
 800773e:	613b      	str	r3, [r7, #16]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	613b      	str	r3, [r7, #16]
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	613b      	str	r3, [r7, #16]
 8007750:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	2200      	movs	r2, #0
 8007756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	691b      	ldr	r3, [r3, #16]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d019      	beq.n	8007796 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	330c      	adds	r3, #12
 8007768:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800776c:	e853 3f00 	ldrex	r3, [r3]
 8007770:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007772:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007774:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007778:	65bb      	str	r3, [r7, #88]	; 0x58
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	330c      	adds	r3, #12
 8007780:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007782:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007784:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007786:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007788:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800778a:	e841 2300 	strex	r3, r2, [r1]
 800778e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007790:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007792:	2b00      	cmp	r3, #0
 8007794:	d1e5      	bne.n	8007762 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	3314      	adds	r3, #20
 800779c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800779e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077a0:	e853 3f00 	ldrex	r3, [r3]
 80077a4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80077a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077a8:	f043 0301 	orr.w	r3, r3, #1
 80077ac:	657b      	str	r3, [r7, #84]	; 0x54
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	3314      	adds	r3, #20
 80077b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80077b6:	63ba      	str	r2, [r7, #56]	; 0x38
 80077b8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ba:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80077bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80077be:	e841 2300 	strex	r3, r2, [r1]
 80077c2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80077c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d1e5      	bne.n	8007796 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	3314      	adds	r3, #20
 80077d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077d2:	69bb      	ldr	r3, [r7, #24]
 80077d4:	e853 3f00 	ldrex	r3, [r3]
 80077d8:	617b      	str	r3, [r7, #20]
   return(result);
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077e0:	653b      	str	r3, [r7, #80]	; 0x50
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	3314      	adds	r3, #20
 80077e8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80077ea:	627a      	str	r2, [r7, #36]	; 0x24
 80077ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ee:	6a39      	ldr	r1, [r7, #32]
 80077f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077f2:	e841 2300 	strex	r3, r2, [r1]
 80077f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80077f8:	69fb      	ldr	r3, [r7, #28]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d1e5      	bne.n	80077ca <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80077fe:	2300      	movs	r3, #0
}
 8007800:	4618      	mov	r0, r3
 8007802:	3760      	adds	r7, #96	; 0x60
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}
 8007808:	08007391 	.word	0x08007391
 800780c:	080074b7 	.word	0x080074b7
 8007810:	080074ed 	.word	0x080074ed

08007814 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007814:	b480      	push	{r7}
 8007816:	b089      	sub	sp, #36	; 0x24
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	330c      	adds	r3, #12
 8007822:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	e853 3f00 	ldrex	r3, [r3]
 800782a:	60bb      	str	r3, [r7, #8]
   return(result);
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007832:	61fb      	str	r3, [r7, #28]
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	330c      	adds	r3, #12
 800783a:	69fa      	ldr	r2, [r7, #28]
 800783c:	61ba      	str	r2, [r7, #24]
 800783e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007840:	6979      	ldr	r1, [r7, #20]
 8007842:	69ba      	ldr	r2, [r7, #24]
 8007844:	e841 2300 	strex	r3, r2, [r1]
 8007848:	613b      	str	r3, [r7, #16]
   return(result);
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d1e5      	bne.n	800781c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2220      	movs	r2, #32
 8007854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007858:	bf00      	nop
 800785a:	3724      	adds	r7, #36	; 0x24
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr

08007864 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007864:	b480      	push	{r7}
 8007866:	b095      	sub	sp, #84	; 0x54
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	330c      	adds	r3, #12
 8007872:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007876:	e853 3f00 	ldrex	r3, [r3]
 800787a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800787c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800787e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007882:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	330c      	adds	r3, #12
 800788a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800788c:	643a      	str	r2, [r7, #64]	; 0x40
 800788e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007890:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007892:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007894:	e841 2300 	strex	r3, r2, [r1]
 8007898:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800789a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1e5      	bne.n	800786c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	3314      	adds	r3, #20
 80078a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a8:	6a3b      	ldr	r3, [r7, #32]
 80078aa:	e853 3f00 	ldrex	r3, [r3]
 80078ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80078b0:	69fb      	ldr	r3, [r7, #28]
 80078b2:	f023 0301 	bic.w	r3, r3, #1
 80078b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	3314      	adds	r3, #20
 80078be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80078c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80078c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80078c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80078c8:	e841 2300 	strex	r3, r2, [r1]
 80078cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80078ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d1e5      	bne.n	80078a0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d119      	bne.n	8007910 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	330c      	adds	r3, #12
 80078e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	e853 3f00 	ldrex	r3, [r3]
 80078ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	f023 0310 	bic.w	r3, r3, #16
 80078f2:	647b      	str	r3, [r7, #68]	; 0x44
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	330c      	adds	r3, #12
 80078fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80078fc:	61ba      	str	r2, [r7, #24]
 80078fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007900:	6979      	ldr	r1, [r7, #20]
 8007902:	69ba      	ldr	r2, [r7, #24]
 8007904:	e841 2300 	strex	r3, r2, [r1]
 8007908:	613b      	str	r3, [r7, #16]
   return(result);
 800790a:	693b      	ldr	r3, [r7, #16]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d1e5      	bne.n	80078dc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2220      	movs	r2, #32
 8007914:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2200      	movs	r2, #0
 800791c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800791e:	bf00      	nop
 8007920:	3754      	adds	r7, #84	; 0x54
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr

0800792a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800792a:	b580      	push	{r7, lr}
 800792c:	b084      	sub	sp, #16
 800792e:	af00      	add	r7, sp, #0
 8007930:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007936:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2200      	movs	r2, #0
 800793c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2200      	movs	r2, #0
 8007942:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007944:	68f8      	ldr	r0, [r7, #12]
 8007946:	f7ff fd19 	bl	800737c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800794a:	bf00      	nop
 800794c:	3710      	adds	r7, #16
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}

08007952 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007952:	b480      	push	{r7}
 8007954:	b085      	sub	sp, #20
 8007956:	af00      	add	r7, sp, #0
 8007958:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007960:	b2db      	uxtb	r3, r3
 8007962:	2b21      	cmp	r3, #33	; 0x21
 8007964:	d13e      	bne.n	80079e4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	689b      	ldr	r3, [r3, #8]
 800796a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800796e:	d114      	bne.n	800799a <UART_Transmit_IT+0x48>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	691b      	ldr	r3, [r3, #16]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d110      	bne.n	800799a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6a1b      	ldr	r3, [r3, #32]
 800797c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	881b      	ldrh	r3, [r3, #0]
 8007982:	461a      	mov	r2, r3
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800798c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a1b      	ldr	r3, [r3, #32]
 8007992:	1c9a      	adds	r2, r3, #2
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	621a      	str	r2, [r3, #32]
 8007998:	e008      	b.n	80079ac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6a1b      	ldr	r3, [r3, #32]
 800799e:	1c59      	adds	r1, r3, #1
 80079a0:	687a      	ldr	r2, [r7, #4]
 80079a2:	6211      	str	r1, [r2, #32]
 80079a4:	781a      	ldrb	r2, [r3, #0]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	3b01      	subs	r3, #1
 80079b4:	b29b      	uxth	r3, r3
 80079b6:	687a      	ldr	r2, [r7, #4]
 80079b8:	4619      	mov	r1, r3
 80079ba:	84d1      	strh	r1, [r2, #38]	; 0x26
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d10f      	bne.n	80079e0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	68da      	ldr	r2, [r3, #12]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80079ce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	68da      	ldr	r2, [r3, #12]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079de:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80079e0:	2300      	movs	r3, #0
 80079e2:	e000      	b.n	80079e6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80079e4:	2302      	movs	r3, #2
  }
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3714      	adds	r7, #20
 80079ea:	46bd      	mov	sp, r7
 80079ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f0:	4770      	bx	lr

080079f2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80079f2:	b580      	push	{r7, lr}
 80079f4:	b082      	sub	sp, #8
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	68da      	ldr	r2, [r3, #12]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a08:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2220      	movs	r2, #32
 8007a0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f7ff fc9e 	bl	8007354 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007a18:	2300      	movs	r3, #0
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	3708      	adds	r7, #8
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bd80      	pop	{r7, pc}

08007a22 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007a22:	b580      	push	{r7, lr}
 8007a24:	b08c      	sub	sp, #48	; 0x30
 8007a26:	af00      	add	r7, sp, #0
 8007a28:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a30:	b2db      	uxtb	r3, r3
 8007a32:	2b22      	cmp	r3, #34	; 0x22
 8007a34:	f040 80ab 	bne.w	8007b8e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a40:	d117      	bne.n	8007a72 <UART_Receive_IT+0x50>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	691b      	ldr	r3, [r3, #16]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d113      	bne.n	8007a72 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a52:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a60:	b29a      	uxth	r2, r3
 8007a62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a64:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a6a:	1c9a      	adds	r2, r3, #2
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	629a      	str	r2, [r3, #40]	; 0x28
 8007a70:	e026      	b.n	8007ac0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a76:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a84:	d007      	beq.n	8007a96 <UART_Receive_IT+0x74>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d10a      	bne.n	8007aa4 <UART_Receive_IT+0x82>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	691b      	ldr	r3, [r3, #16]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d106      	bne.n	8007aa4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	b2da      	uxtb	r2, r3
 8007a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aa0:	701a      	strb	r2, [r3, #0]
 8007aa2:	e008      	b.n	8007ab6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	b2db      	uxtb	r3, r3
 8007aac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ab0:	b2da      	uxtb	r2, r3
 8007ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ab4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007aba:	1c5a      	adds	r2, r3, #1
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	3b01      	subs	r3, #1
 8007ac8:	b29b      	uxth	r3, r3
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	4619      	mov	r1, r3
 8007ace:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d15a      	bne.n	8007b8a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	68da      	ldr	r2, [r3, #12]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f022 0220 	bic.w	r2, r2, #32
 8007ae2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	68da      	ldr	r2, [r3, #12]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007af2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	695a      	ldr	r2, [r3, #20]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f022 0201 	bic.w	r2, r2, #1
 8007b02:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2220      	movs	r2, #32
 8007b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d135      	bne.n	8007b80 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2200      	movs	r2, #0
 8007b18:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	330c      	adds	r3, #12
 8007b20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	e853 3f00 	ldrex	r3, [r3]
 8007b28:	613b      	str	r3, [r7, #16]
   return(result);
 8007b2a:	693b      	ldr	r3, [r7, #16]
 8007b2c:	f023 0310 	bic.w	r3, r3, #16
 8007b30:	627b      	str	r3, [r7, #36]	; 0x24
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	330c      	adds	r3, #12
 8007b38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b3a:	623a      	str	r2, [r7, #32]
 8007b3c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b3e:	69f9      	ldr	r1, [r7, #28]
 8007b40:	6a3a      	ldr	r2, [r7, #32]
 8007b42:	e841 2300 	strex	r3, r2, [r1]
 8007b46:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b48:	69bb      	ldr	r3, [r7, #24]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d1e5      	bne.n	8007b1a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f003 0310 	and.w	r3, r3, #16
 8007b58:	2b10      	cmp	r3, #16
 8007b5a:	d10a      	bne.n	8007b72 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	60fb      	str	r3, [r7, #12]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	60fb      	str	r3, [r7, #12]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	60fb      	str	r3, [r7, #12]
 8007b70:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007b76:	4619      	mov	r1, r3
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f7f9 fc31 	bl	80013e0 <HAL_UARTEx_RxEventCallback>
 8007b7e:	e002      	b.n	8007b86 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f7f9 fc6f 	bl	8001464 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007b86:	2300      	movs	r3, #0
 8007b88:	e002      	b.n	8007b90 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	e000      	b.n	8007b90 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007b8e:	2302      	movs	r3, #2
  }
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3730      	adds	r7, #48	; 0x30
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b9c:	b0c0      	sub	sp, #256	; 0x100
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	691b      	ldr	r3, [r3, #16]
 8007bac:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bb4:	68d9      	ldr	r1, [r3, #12]
 8007bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bba:	681a      	ldr	r2, [r3, #0]
 8007bbc:	ea40 0301 	orr.w	r3, r0, r1
 8007bc0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007bc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bc6:	689a      	ldr	r2, [r3, #8]
 8007bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bcc:	691b      	ldr	r3, [r3, #16]
 8007bce:	431a      	orrs	r2, r3
 8007bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bd4:	695b      	ldr	r3, [r3, #20]
 8007bd6:	431a      	orrs	r2, r3
 8007bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bdc:	69db      	ldr	r3, [r3, #28]
 8007bde:	4313      	orrs	r3, r2
 8007be0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007bf0:	f021 010c 	bic.w	r1, r1, #12
 8007bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007bfe:	430b      	orrs	r3, r1
 8007c00:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	695b      	ldr	r3, [r3, #20]
 8007c0a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c12:	6999      	ldr	r1, [r3, #24]
 8007c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	ea40 0301 	orr.w	r3, r0, r1
 8007c1e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	4b8f      	ldr	r3, [pc, #572]	; (8007e64 <UART_SetConfig+0x2cc>)
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	d005      	beq.n	8007c38 <UART_SetConfig+0xa0>
 8007c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c30:	681a      	ldr	r2, [r3, #0]
 8007c32:	4b8d      	ldr	r3, [pc, #564]	; (8007e68 <UART_SetConfig+0x2d0>)
 8007c34:	429a      	cmp	r2, r3
 8007c36:	d104      	bne.n	8007c42 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007c38:	f7fd ffbc 	bl	8005bb4 <HAL_RCC_GetPCLK2Freq>
 8007c3c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007c40:	e003      	b.n	8007c4a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007c42:	f7fd ffa3 	bl	8005b8c <HAL_RCC_GetPCLK1Freq>
 8007c46:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c4e:	69db      	ldr	r3, [r3, #28]
 8007c50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c54:	f040 810c 	bne.w	8007e70 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007c58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007c62:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007c66:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007c6a:	4622      	mov	r2, r4
 8007c6c:	462b      	mov	r3, r5
 8007c6e:	1891      	adds	r1, r2, r2
 8007c70:	65b9      	str	r1, [r7, #88]	; 0x58
 8007c72:	415b      	adcs	r3, r3
 8007c74:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c76:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007c7a:	4621      	mov	r1, r4
 8007c7c:	eb12 0801 	adds.w	r8, r2, r1
 8007c80:	4629      	mov	r1, r5
 8007c82:	eb43 0901 	adc.w	r9, r3, r1
 8007c86:	f04f 0200 	mov.w	r2, #0
 8007c8a:	f04f 0300 	mov.w	r3, #0
 8007c8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007c92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007c96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007c9a:	4690      	mov	r8, r2
 8007c9c:	4699      	mov	r9, r3
 8007c9e:	4623      	mov	r3, r4
 8007ca0:	eb18 0303 	adds.w	r3, r8, r3
 8007ca4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007ca8:	462b      	mov	r3, r5
 8007caa:	eb49 0303 	adc.w	r3, r9, r3
 8007cae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007cbe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007cc2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007cc6:	460b      	mov	r3, r1
 8007cc8:	18db      	adds	r3, r3, r3
 8007cca:	653b      	str	r3, [r7, #80]	; 0x50
 8007ccc:	4613      	mov	r3, r2
 8007cce:	eb42 0303 	adc.w	r3, r2, r3
 8007cd2:	657b      	str	r3, [r7, #84]	; 0x54
 8007cd4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007cd8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007cdc:	f7f8 ff74 	bl	8000bc8 <__aeabi_uldivmod>
 8007ce0:	4602      	mov	r2, r0
 8007ce2:	460b      	mov	r3, r1
 8007ce4:	4b61      	ldr	r3, [pc, #388]	; (8007e6c <UART_SetConfig+0x2d4>)
 8007ce6:	fba3 2302 	umull	r2, r3, r3, r2
 8007cea:	095b      	lsrs	r3, r3, #5
 8007cec:	011c      	lsls	r4, r3, #4
 8007cee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007cf8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007cfc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007d00:	4642      	mov	r2, r8
 8007d02:	464b      	mov	r3, r9
 8007d04:	1891      	adds	r1, r2, r2
 8007d06:	64b9      	str	r1, [r7, #72]	; 0x48
 8007d08:	415b      	adcs	r3, r3
 8007d0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d0c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007d10:	4641      	mov	r1, r8
 8007d12:	eb12 0a01 	adds.w	sl, r2, r1
 8007d16:	4649      	mov	r1, r9
 8007d18:	eb43 0b01 	adc.w	fp, r3, r1
 8007d1c:	f04f 0200 	mov.w	r2, #0
 8007d20:	f04f 0300 	mov.w	r3, #0
 8007d24:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007d28:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007d2c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d30:	4692      	mov	sl, r2
 8007d32:	469b      	mov	fp, r3
 8007d34:	4643      	mov	r3, r8
 8007d36:	eb1a 0303 	adds.w	r3, sl, r3
 8007d3a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007d3e:	464b      	mov	r3, r9
 8007d40:	eb4b 0303 	adc.w	r3, fp, r3
 8007d44:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007d54:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007d58:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007d5c:	460b      	mov	r3, r1
 8007d5e:	18db      	adds	r3, r3, r3
 8007d60:	643b      	str	r3, [r7, #64]	; 0x40
 8007d62:	4613      	mov	r3, r2
 8007d64:	eb42 0303 	adc.w	r3, r2, r3
 8007d68:	647b      	str	r3, [r7, #68]	; 0x44
 8007d6a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007d6e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007d72:	f7f8 ff29 	bl	8000bc8 <__aeabi_uldivmod>
 8007d76:	4602      	mov	r2, r0
 8007d78:	460b      	mov	r3, r1
 8007d7a:	4611      	mov	r1, r2
 8007d7c:	4b3b      	ldr	r3, [pc, #236]	; (8007e6c <UART_SetConfig+0x2d4>)
 8007d7e:	fba3 2301 	umull	r2, r3, r3, r1
 8007d82:	095b      	lsrs	r3, r3, #5
 8007d84:	2264      	movs	r2, #100	; 0x64
 8007d86:	fb02 f303 	mul.w	r3, r2, r3
 8007d8a:	1acb      	subs	r3, r1, r3
 8007d8c:	00db      	lsls	r3, r3, #3
 8007d8e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007d92:	4b36      	ldr	r3, [pc, #216]	; (8007e6c <UART_SetConfig+0x2d4>)
 8007d94:	fba3 2302 	umull	r2, r3, r3, r2
 8007d98:	095b      	lsrs	r3, r3, #5
 8007d9a:	005b      	lsls	r3, r3, #1
 8007d9c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007da0:	441c      	add	r4, r3
 8007da2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007da6:	2200      	movs	r2, #0
 8007da8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007dac:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007db0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007db4:	4642      	mov	r2, r8
 8007db6:	464b      	mov	r3, r9
 8007db8:	1891      	adds	r1, r2, r2
 8007dba:	63b9      	str	r1, [r7, #56]	; 0x38
 8007dbc:	415b      	adcs	r3, r3
 8007dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007dc0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007dc4:	4641      	mov	r1, r8
 8007dc6:	1851      	adds	r1, r2, r1
 8007dc8:	6339      	str	r1, [r7, #48]	; 0x30
 8007dca:	4649      	mov	r1, r9
 8007dcc:	414b      	adcs	r3, r1
 8007dce:	637b      	str	r3, [r7, #52]	; 0x34
 8007dd0:	f04f 0200 	mov.w	r2, #0
 8007dd4:	f04f 0300 	mov.w	r3, #0
 8007dd8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007ddc:	4659      	mov	r1, fp
 8007dde:	00cb      	lsls	r3, r1, #3
 8007de0:	4651      	mov	r1, sl
 8007de2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007de6:	4651      	mov	r1, sl
 8007de8:	00ca      	lsls	r2, r1, #3
 8007dea:	4610      	mov	r0, r2
 8007dec:	4619      	mov	r1, r3
 8007dee:	4603      	mov	r3, r0
 8007df0:	4642      	mov	r2, r8
 8007df2:	189b      	adds	r3, r3, r2
 8007df4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007df8:	464b      	mov	r3, r9
 8007dfa:	460a      	mov	r2, r1
 8007dfc:	eb42 0303 	adc.w	r3, r2, r3
 8007e00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e08:	685b      	ldr	r3, [r3, #4]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007e10:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007e14:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007e18:	460b      	mov	r3, r1
 8007e1a:	18db      	adds	r3, r3, r3
 8007e1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8007e1e:	4613      	mov	r3, r2
 8007e20:	eb42 0303 	adc.w	r3, r2, r3
 8007e24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007e2a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007e2e:	f7f8 fecb 	bl	8000bc8 <__aeabi_uldivmod>
 8007e32:	4602      	mov	r2, r0
 8007e34:	460b      	mov	r3, r1
 8007e36:	4b0d      	ldr	r3, [pc, #52]	; (8007e6c <UART_SetConfig+0x2d4>)
 8007e38:	fba3 1302 	umull	r1, r3, r3, r2
 8007e3c:	095b      	lsrs	r3, r3, #5
 8007e3e:	2164      	movs	r1, #100	; 0x64
 8007e40:	fb01 f303 	mul.w	r3, r1, r3
 8007e44:	1ad3      	subs	r3, r2, r3
 8007e46:	00db      	lsls	r3, r3, #3
 8007e48:	3332      	adds	r3, #50	; 0x32
 8007e4a:	4a08      	ldr	r2, [pc, #32]	; (8007e6c <UART_SetConfig+0x2d4>)
 8007e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8007e50:	095b      	lsrs	r3, r3, #5
 8007e52:	f003 0207 	and.w	r2, r3, #7
 8007e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4422      	add	r2, r4
 8007e5e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007e60:	e105      	b.n	800806e <UART_SetConfig+0x4d6>
 8007e62:	bf00      	nop
 8007e64:	40011000 	.word	0x40011000
 8007e68:	40011400 	.word	0x40011400
 8007e6c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007e74:	2200      	movs	r2, #0
 8007e76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007e7a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007e7e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007e82:	4642      	mov	r2, r8
 8007e84:	464b      	mov	r3, r9
 8007e86:	1891      	adds	r1, r2, r2
 8007e88:	6239      	str	r1, [r7, #32]
 8007e8a:	415b      	adcs	r3, r3
 8007e8c:	627b      	str	r3, [r7, #36]	; 0x24
 8007e8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007e92:	4641      	mov	r1, r8
 8007e94:	1854      	adds	r4, r2, r1
 8007e96:	4649      	mov	r1, r9
 8007e98:	eb43 0501 	adc.w	r5, r3, r1
 8007e9c:	f04f 0200 	mov.w	r2, #0
 8007ea0:	f04f 0300 	mov.w	r3, #0
 8007ea4:	00eb      	lsls	r3, r5, #3
 8007ea6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007eaa:	00e2      	lsls	r2, r4, #3
 8007eac:	4614      	mov	r4, r2
 8007eae:	461d      	mov	r5, r3
 8007eb0:	4643      	mov	r3, r8
 8007eb2:	18e3      	adds	r3, r4, r3
 8007eb4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007eb8:	464b      	mov	r3, r9
 8007eba:	eb45 0303 	adc.w	r3, r5, r3
 8007ebe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007ece:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007ed2:	f04f 0200 	mov.w	r2, #0
 8007ed6:	f04f 0300 	mov.w	r3, #0
 8007eda:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007ede:	4629      	mov	r1, r5
 8007ee0:	008b      	lsls	r3, r1, #2
 8007ee2:	4621      	mov	r1, r4
 8007ee4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ee8:	4621      	mov	r1, r4
 8007eea:	008a      	lsls	r2, r1, #2
 8007eec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007ef0:	f7f8 fe6a 	bl	8000bc8 <__aeabi_uldivmod>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	460b      	mov	r3, r1
 8007ef8:	4b60      	ldr	r3, [pc, #384]	; (800807c <UART_SetConfig+0x4e4>)
 8007efa:	fba3 2302 	umull	r2, r3, r3, r2
 8007efe:	095b      	lsrs	r3, r3, #5
 8007f00:	011c      	lsls	r4, r3, #4
 8007f02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f06:	2200      	movs	r2, #0
 8007f08:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007f0c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007f10:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007f14:	4642      	mov	r2, r8
 8007f16:	464b      	mov	r3, r9
 8007f18:	1891      	adds	r1, r2, r2
 8007f1a:	61b9      	str	r1, [r7, #24]
 8007f1c:	415b      	adcs	r3, r3
 8007f1e:	61fb      	str	r3, [r7, #28]
 8007f20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f24:	4641      	mov	r1, r8
 8007f26:	1851      	adds	r1, r2, r1
 8007f28:	6139      	str	r1, [r7, #16]
 8007f2a:	4649      	mov	r1, r9
 8007f2c:	414b      	adcs	r3, r1
 8007f2e:	617b      	str	r3, [r7, #20]
 8007f30:	f04f 0200 	mov.w	r2, #0
 8007f34:	f04f 0300 	mov.w	r3, #0
 8007f38:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007f3c:	4659      	mov	r1, fp
 8007f3e:	00cb      	lsls	r3, r1, #3
 8007f40:	4651      	mov	r1, sl
 8007f42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f46:	4651      	mov	r1, sl
 8007f48:	00ca      	lsls	r2, r1, #3
 8007f4a:	4610      	mov	r0, r2
 8007f4c:	4619      	mov	r1, r3
 8007f4e:	4603      	mov	r3, r0
 8007f50:	4642      	mov	r2, r8
 8007f52:	189b      	adds	r3, r3, r2
 8007f54:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007f58:	464b      	mov	r3, r9
 8007f5a:	460a      	mov	r2, r1
 8007f5c:	eb42 0303 	adc.w	r3, r2, r3
 8007f60:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	67bb      	str	r3, [r7, #120]	; 0x78
 8007f6e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007f70:	f04f 0200 	mov.w	r2, #0
 8007f74:	f04f 0300 	mov.w	r3, #0
 8007f78:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007f7c:	4649      	mov	r1, r9
 8007f7e:	008b      	lsls	r3, r1, #2
 8007f80:	4641      	mov	r1, r8
 8007f82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f86:	4641      	mov	r1, r8
 8007f88:	008a      	lsls	r2, r1, #2
 8007f8a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007f8e:	f7f8 fe1b 	bl	8000bc8 <__aeabi_uldivmod>
 8007f92:	4602      	mov	r2, r0
 8007f94:	460b      	mov	r3, r1
 8007f96:	4b39      	ldr	r3, [pc, #228]	; (800807c <UART_SetConfig+0x4e4>)
 8007f98:	fba3 1302 	umull	r1, r3, r3, r2
 8007f9c:	095b      	lsrs	r3, r3, #5
 8007f9e:	2164      	movs	r1, #100	; 0x64
 8007fa0:	fb01 f303 	mul.w	r3, r1, r3
 8007fa4:	1ad3      	subs	r3, r2, r3
 8007fa6:	011b      	lsls	r3, r3, #4
 8007fa8:	3332      	adds	r3, #50	; 0x32
 8007faa:	4a34      	ldr	r2, [pc, #208]	; (800807c <UART_SetConfig+0x4e4>)
 8007fac:	fba2 2303 	umull	r2, r3, r2, r3
 8007fb0:	095b      	lsrs	r3, r3, #5
 8007fb2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007fb6:	441c      	add	r4, r3
 8007fb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	673b      	str	r3, [r7, #112]	; 0x70
 8007fc0:	677a      	str	r2, [r7, #116]	; 0x74
 8007fc2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007fc6:	4642      	mov	r2, r8
 8007fc8:	464b      	mov	r3, r9
 8007fca:	1891      	adds	r1, r2, r2
 8007fcc:	60b9      	str	r1, [r7, #8]
 8007fce:	415b      	adcs	r3, r3
 8007fd0:	60fb      	str	r3, [r7, #12]
 8007fd2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007fd6:	4641      	mov	r1, r8
 8007fd8:	1851      	adds	r1, r2, r1
 8007fda:	6039      	str	r1, [r7, #0]
 8007fdc:	4649      	mov	r1, r9
 8007fde:	414b      	adcs	r3, r1
 8007fe0:	607b      	str	r3, [r7, #4]
 8007fe2:	f04f 0200 	mov.w	r2, #0
 8007fe6:	f04f 0300 	mov.w	r3, #0
 8007fea:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007fee:	4659      	mov	r1, fp
 8007ff0:	00cb      	lsls	r3, r1, #3
 8007ff2:	4651      	mov	r1, sl
 8007ff4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007ff8:	4651      	mov	r1, sl
 8007ffa:	00ca      	lsls	r2, r1, #3
 8007ffc:	4610      	mov	r0, r2
 8007ffe:	4619      	mov	r1, r3
 8008000:	4603      	mov	r3, r0
 8008002:	4642      	mov	r2, r8
 8008004:	189b      	adds	r3, r3, r2
 8008006:	66bb      	str	r3, [r7, #104]	; 0x68
 8008008:	464b      	mov	r3, r9
 800800a:	460a      	mov	r2, r1
 800800c:	eb42 0303 	adc.w	r3, r2, r3
 8008010:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	2200      	movs	r2, #0
 800801a:	663b      	str	r3, [r7, #96]	; 0x60
 800801c:	667a      	str	r2, [r7, #100]	; 0x64
 800801e:	f04f 0200 	mov.w	r2, #0
 8008022:	f04f 0300 	mov.w	r3, #0
 8008026:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800802a:	4649      	mov	r1, r9
 800802c:	008b      	lsls	r3, r1, #2
 800802e:	4641      	mov	r1, r8
 8008030:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008034:	4641      	mov	r1, r8
 8008036:	008a      	lsls	r2, r1, #2
 8008038:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800803c:	f7f8 fdc4 	bl	8000bc8 <__aeabi_uldivmod>
 8008040:	4602      	mov	r2, r0
 8008042:	460b      	mov	r3, r1
 8008044:	4b0d      	ldr	r3, [pc, #52]	; (800807c <UART_SetConfig+0x4e4>)
 8008046:	fba3 1302 	umull	r1, r3, r3, r2
 800804a:	095b      	lsrs	r3, r3, #5
 800804c:	2164      	movs	r1, #100	; 0x64
 800804e:	fb01 f303 	mul.w	r3, r1, r3
 8008052:	1ad3      	subs	r3, r2, r3
 8008054:	011b      	lsls	r3, r3, #4
 8008056:	3332      	adds	r3, #50	; 0x32
 8008058:	4a08      	ldr	r2, [pc, #32]	; (800807c <UART_SetConfig+0x4e4>)
 800805a:	fba2 2303 	umull	r2, r3, r2, r3
 800805e:	095b      	lsrs	r3, r3, #5
 8008060:	f003 020f 	and.w	r2, r3, #15
 8008064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4422      	add	r2, r4
 800806c:	609a      	str	r2, [r3, #8]
}
 800806e:	bf00      	nop
 8008070:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008074:	46bd      	mov	sp, r7
 8008076:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800807a:	bf00      	nop
 800807c:	51eb851f 	.word	0x51eb851f

08008080 <__NVIC_SetPriority>:
{
 8008080:	b480      	push	{r7}
 8008082:	b083      	sub	sp, #12
 8008084:	af00      	add	r7, sp, #0
 8008086:	4603      	mov	r3, r0
 8008088:	6039      	str	r1, [r7, #0]
 800808a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800808c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008090:	2b00      	cmp	r3, #0
 8008092:	db0a      	blt.n	80080aa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	b2da      	uxtb	r2, r3
 8008098:	490c      	ldr	r1, [pc, #48]	; (80080cc <__NVIC_SetPriority+0x4c>)
 800809a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800809e:	0112      	lsls	r2, r2, #4
 80080a0:	b2d2      	uxtb	r2, r2
 80080a2:	440b      	add	r3, r1
 80080a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80080a8:	e00a      	b.n	80080c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	b2da      	uxtb	r2, r3
 80080ae:	4908      	ldr	r1, [pc, #32]	; (80080d0 <__NVIC_SetPriority+0x50>)
 80080b0:	79fb      	ldrb	r3, [r7, #7]
 80080b2:	f003 030f 	and.w	r3, r3, #15
 80080b6:	3b04      	subs	r3, #4
 80080b8:	0112      	lsls	r2, r2, #4
 80080ba:	b2d2      	uxtb	r2, r2
 80080bc:	440b      	add	r3, r1
 80080be:	761a      	strb	r2, [r3, #24]
}
 80080c0:	bf00      	nop
 80080c2:	370c      	adds	r7, #12
 80080c4:	46bd      	mov	sp, r7
 80080c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ca:	4770      	bx	lr
 80080cc:	e000e100 	.word	0xe000e100
 80080d0:	e000ed00 	.word	0xe000ed00

080080d4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80080d4:	b580      	push	{r7, lr}
 80080d6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80080d8:	2100      	movs	r1, #0
 80080da:	f06f 0004 	mvn.w	r0, #4
 80080de:	f7ff ffcf 	bl	8008080 <__NVIC_SetPriority>
#endif
}
 80080e2:	bf00      	nop
 80080e4:	bd80      	pop	{r7, pc}
	...

080080e8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80080ee:	f3ef 8305 	mrs	r3, IPSR
 80080f2:	603b      	str	r3, [r7, #0]
  return(result);
 80080f4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d003      	beq.n	8008102 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80080fa:	f06f 0305 	mvn.w	r3, #5
 80080fe:	607b      	str	r3, [r7, #4]
 8008100:	e00c      	b.n	800811c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008102:	4b0a      	ldr	r3, [pc, #40]	; (800812c <osKernelInitialize+0x44>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d105      	bne.n	8008116 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800810a:	4b08      	ldr	r3, [pc, #32]	; (800812c <osKernelInitialize+0x44>)
 800810c:	2201      	movs	r2, #1
 800810e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008110:	2300      	movs	r3, #0
 8008112:	607b      	str	r3, [r7, #4]
 8008114:	e002      	b.n	800811c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008116:	f04f 33ff 	mov.w	r3, #4294967295
 800811a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800811c:	687b      	ldr	r3, [r7, #4]
}
 800811e:	4618      	mov	r0, r3
 8008120:	370c      	adds	r7, #12
 8008122:	46bd      	mov	sp, r7
 8008124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008128:	4770      	bx	lr
 800812a:	bf00      	nop
 800812c:	2000099c 	.word	0x2000099c

08008130 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008130:	b580      	push	{r7, lr}
 8008132:	b082      	sub	sp, #8
 8008134:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008136:	f3ef 8305 	mrs	r3, IPSR
 800813a:	603b      	str	r3, [r7, #0]
  return(result);
 800813c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800813e:	2b00      	cmp	r3, #0
 8008140:	d003      	beq.n	800814a <osKernelStart+0x1a>
    stat = osErrorISR;
 8008142:	f06f 0305 	mvn.w	r3, #5
 8008146:	607b      	str	r3, [r7, #4]
 8008148:	e010      	b.n	800816c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800814a:	4b0b      	ldr	r3, [pc, #44]	; (8008178 <osKernelStart+0x48>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	2b01      	cmp	r3, #1
 8008150:	d109      	bne.n	8008166 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008152:	f7ff ffbf 	bl	80080d4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008156:	4b08      	ldr	r3, [pc, #32]	; (8008178 <osKernelStart+0x48>)
 8008158:	2202      	movs	r2, #2
 800815a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800815c:	f001 f8a0 	bl	80092a0 <vTaskStartScheduler>
      stat = osOK;
 8008160:	2300      	movs	r3, #0
 8008162:	607b      	str	r3, [r7, #4]
 8008164:	e002      	b.n	800816c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008166:	f04f 33ff 	mov.w	r3, #4294967295
 800816a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800816c:	687b      	ldr	r3, [r7, #4]
}
 800816e:	4618      	mov	r0, r3
 8008170:	3708      	adds	r7, #8
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
 8008176:	bf00      	nop
 8008178:	2000099c 	.word	0x2000099c

0800817c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800817c:	b580      	push	{r7, lr}
 800817e:	b08e      	sub	sp, #56	; 0x38
 8008180:	af04      	add	r7, sp, #16
 8008182:	60f8      	str	r0, [r7, #12]
 8008184:	60b9      	str	r1, [r7, #8]
 8008186:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008188:	2300      	movs	r3, #0
 800818a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800818c:	f3ef 8305 	mrs	r3, IPSR
 8008190:	617b      	str	r3, [r7, #20]
  return(result);
 8008192:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008194:	2b00      	cmp	r3, #0
 8008196:	d17e      	bne.n	8008296 <osThreadNew+0x11a>
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d07b      	beq.n	8008296 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800819e:	2380      	movs	r3, #128	; 0x80
 80081a0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80081a2:	2318      	movs	r3, #24
 80081a4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80081a6:	2300      	movs	r3, #0
 80081a8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80081aa:	f04f 33ff 	mov.w	r3, #4294967295
 80081ae:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d045      	beq.n	8008242 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d002      	beq.n	80081c4 <osThreadNew+0x48>
        name = attr->name;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	699b      	ldr	r3, [r3, #24]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d002      	beq.n	80081d2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	699b      	ldr	r3, [r3, #24]
 80081d0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80081d2:	69fb      	ldr	r3, [r7, #28]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d008      	beq.n	80081ea <osThreadNew+0x6e>
 80081d8:	69fb      	ldr	r3, [r7, #28]
 80081da:	2b38      	cmp	r3, #56	; 0x38
 80081dc:	d805      	bhi.n	80081ea <osThreadNew+0x6e>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	685b      	ldr	r3, [r3, #4]
 80081e2:	f003 0301 	and.w	r3, r3, #1
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d001      	beq.n	80081ee <osThreadNew+0x72>
        return (NULL);
 80081ea:	2300      	movs	r3, #0
 80081ec:	e054      	b.n	8008298 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	695b      	ldr	r3, [r3, #20]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d003      	beq.n	80081fe <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	695b      	ldr	r3, [r3, #20]
 80081fa:	089b      	lsrs	r3, r3, #2
 80081fc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	689b      	ldr	r3, [r3, #8]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d00e      	beq.n	8008224 <osThreadNew+0xa8>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	68db      	ldr	r3, [r3, #12]
 800820a:	2b5b      	cmp	r3, #91	; 0x5b
 800820c:	d90a      	bls.n	8008224 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008212:	2b00      	cmp	r3, #0
 8008214:	d006      	beq.n	8008224 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	695b      	ldr	r3, [r3, #20]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d002      	beq.n	8008224 <osThreadNew+0xa8>
        mem = 1;
 800821e:	2301      	movs	r3, #1
 8008220:	61bb      	str	r3, [r7, #24]
 8008222:	e010      	b.n	8008246 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	689b      	ldr	r3, [r3, #8]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d10c      	bne.n	8008246 <osThreadNew+0xca>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d108      	bne.n	8008246 <osThreadNew+0xca>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	691b      	ldr	r3, [r3, #16]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d104      	bne.n	8008246 <osThreadNew+0xca>
          mem = 0;
 800823c:	2300      	movs	r3, #0
 800823e:	61bb      	str	r3, [r7, #24]
 8008240:	e001      	b.n	8008246 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008242:	2300      	movs	r3, #0
 8008244:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008246:	69bb      	ldr	r3, [r7, #24]
 8008248:	2b01      	cmp	r3, #1
 800824a:	d110      	bne.n	800826e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008250:	687a      	ldr	r2, [r7, #4]
 8008252:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008254:	9202      	str	r2, [sp, #8]
 8008256:	9301      	str	r3, [sp, #4]
 8008258:	69fb      	ldr	r3, [r7, #28]
 800825a:	9300      	str	r3, [sp, #0]
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	6a3a      	ldr	r2, [r7, #32]
 8008260:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008262:	68f8      	ldr	r0, [r7, #12]
 8008264:	f000 fe46 	bl	8008ef4 <xTaskCreateStatic>
 8008268:	4603      	mov	r3, r0
 800826a:	613b      	str	r3, [r7, #16]
 800826c:	e013      	b.n	8008296 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800826e:	69bb      	ldr	r3, [r7, #24]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d110      	bne.n	8008296 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008274:	6a3b      	ldr	r3, [r7, #32]
 8008276:	b29a      	uxth	r2, r3
 8008278:	f107 0310 	add.w	r3, r7, #16
 800827c:	9301      	str	r3, [sp, #4]
 800827e:	69fb      	ldr	r3, [r7, #28]
 8008280:	9300      	str	r3, [sp, #0]
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008286:	68f8      	ldr	r0, [r7, #12]
 8008288:	f000 fe91 	bl	8008fae <xTaskCreate>
 800828c:	4603      	mov	r3, r0
 800828e:	2b01      	cmp	r3, #1
 8008290:	d001      	beq.n	8008296 <osThreadNew+0x11a>
            hTask = NULL;
 8008292:	2300      	movs	r3, #0
 8008294:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008296:	693b      	ldr	r3, [r7, #16]
}
 8008298:	4618      	mov	r0, r3
 800829a:	3728      	adds	r7, #40	; 0x28
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}

080082a0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b084      	sub	sp, #16
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80082a8:	f3ef 8305 	mrs	r3, IPSR
 80082ac:	60bb      	str	r3, [r7, #8]
  return(result);
 80082ae:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d003      	beq.n	80082bc <osDelay+0x1c>
    stat = osErrorISR;
 80082b4:	f06f 0305 	mvn.w	r3, #5
 80082b8:	60fb      	str	r3, [r7, #12]
 80082ba:	e007      	b.n	80082cc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80082bc:	2300      	movs	r3, #0
 80082be:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d002      	beq.n	80082cc <osDelay+0x2c>
      vTaskDelay(ticks);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 ffb6 	bl	8009238 <vTaskDelay>
    }
  }

  return (stat);
 80082cc:	68fb      	ldr	r3, [r7, #12]
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3710      	adds	r7, #16
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
	...

080082d8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80082d8:	b480      	push	{r7}
 80082da:	b085      	sub	sp, #20
 80082dc:	af00      	add	r7, sp, #0
 80082de:	60f8      	str	r0, [r7, #12]
 80082e0:	60b9      	str	r1, [r7, #8]
 80082e2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	4a07      	ldr	r2, [pc, #28]	; (8008304 <vApplicationGetIdleTaskMemory+0x2c>)
 80082e8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	4a06      	ldr	r2, [pc, #24]	; (8008308 <vApplicationGetIdleTaskMemory+0x30>)
 80082ee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2280      	movs	r2, #128	; 0x80
 80082f4:	601a      	str	r2, [r3, #0]
}
 80082f6:	bf00      	nop
 80082f8:	3714      	adds	r7, #20
 80082fa:	46bd      	mov	sp, r7
 80082fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008300:	4770      	bx	lr
 8008302:	bf00      	nop
 8008304:	200009a0 	.word	0x200009a0
 8008308:	200009fc 	.word	0x200009fc

0800830c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800830c:	b480      	push	{r7}
 800830e:	b085      	sub	sp, #20
 8008310:	af00      	add	r7, sp, #0
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	60b9      	str	r1, [r7, #8]
 8008316:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	4a07      	ldr	r2, [pc, #28]	; (8008338 <vApplicationGetTimerTaskMemory+0x2c>)
 800831c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	4a06      	ldr	r2, [pc, #24]	; (800833c <vApplicationGetTimerTaskMemory+0x30>)
 8008322:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f44f 7280 	mov.w	r2, #256	; 0x100
 800832a:	601a      	str	r2, [r3, #0]
}
 800832c:	bf00      	nop
 800832e:	3714      	adds	r7, #20
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr
 8008338:	20000bfc 	.word	0x20000bfc
 800833c:	20000c58 	.word	0x20000c58

08008340 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008340:	b480      	push	{r7}
 8008342:	b083      	sub	sp, #12
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	f103 0208 	add.w	r2, r3, #8
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	f04f 32ff 	mov.w	r2, #4294967295
 8008358:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f103 0208 	add.w	r2, r3, #8
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f103 0208 	add.w	r2, r3, #8
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008374:	bf00      	nop
 8008376:	370c      	adds	r7, #12
 8008378:	46bd      	mov	sp, r7
 800837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837e:	4770      	bx	lr

08008380 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008380:	b480      	push	{r7}
 8008382:	b083      	sub	sp, #12
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2200      	movs	r2, #0
 800838c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800838e:	bf00      	nop
 8008390:	370c      	adds	r7, #12
 8008392:	46bd      	mov	sp, r7
 8008394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008398:	4770      	bx	lr

0800839a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800839a:	b480      	push	{r7}
 800839c:	b085      	sub	sp, #20
 800839e:	af00      	add	r7, sp, #0
 80083a0:	6078      	str	r0, [r7, #4]
 80083a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	68fa      	ldr	r2, [r7, #12]
 80083ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	689a      	ldr	r2, [r3, #8]
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	689b      	ldr	r3, [r3, #8]
 80083bc:	683a      	ldr	r2, [r7, #0]
 80083be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	683a      	ldr	r2, [r7, #0]
 80083c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	687a      	ldr	r2, [r7, #4]
 80083ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	1c5a      	adds	r2, r3, #1
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	601a      	str	r2, [r3, #0]
}
 80083d6:	bf00      	nop
 80083d8:	3714      	adds	r7, #20
 80083da:	46bd      	mov	sp, r7
 80083dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e0:	4770      	bx	lr

080083e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80083e2:	b480      	push	{r7}
 80083e4:	b085      	sub	sp, #20
 80083e6:	af00      	add	r7, sp, #0
 80083e8:	6078      	str	r0, [r7, #4]
 80083ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083f8:	d103      	bne.n	8008402 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	691b      	ldr	r3, [r3, #16]
 80083fe:	60fb      	str	r3, [r7, #12]
 8008400:	e00c      	b.n	800841c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	3308      	adds	r3, #8
 8008406:	60fb      	str	r3, [r7, #12]
 8008408:	e002      	b.n	8008410 <vListInsert+0x2e>
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	685b      	ldr	r3, [r3, #4]
 800840e:	60fb      	str	r3, [r7, #12]
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	68ba      	ldr	r2, [r7, #8]
 8008418:	429a      	cmp	r2, r3
 800841a:	d2f6      	bcs.n	800840a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	685a      	ldr	r2, [r3, #4]
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	683a      	ldr	r2, [r7, #0]
 800842a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	68fa      	ldr	r2, [r7, #12]
 8008430:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	683a      	ldr	r2, [r7, #0]
 8008436:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	687a      	ldr	r2, [r7, #4]
 800843c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	1c5a      	adds	r2, r3, #1
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	601a      	str	r2, [r3, #0]
}
 8008448:	bf00      	nop
 800844a:	3714      	adds	r7, #20
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr

08008454 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008454:	b480      	push	{r7}
 8008456:	b085      	sub	sp, #20
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	691b      	ldr	r3, [r3, #16]
 8008460:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	687a      	ldr	r2, [r7, #4]
 8008468:	6892      	ldr	r2, [r2, #8]
 800846a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	689b      	ldr	r3, [r3, #8]
 8008470:	687a      	ldr	r2, [r7, #4]
 8008472:	6852      	ldr	r2, [r2, #4]
 8008474:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	685b      	ldr	r3, [r3, #4]
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	429a      	cmp	r2, r3
 800847e:	d103      	bne.n	8008488 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	689a      	ldr	r2, [r3, #8]
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2200      	movs	r2, #0
 800848c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	1e5a      	subs	r2, r3, #1
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
}
 800849c:	4618      	mov	r0, r3
 800849e:	3714      	adds	r7, #20
 80084a0:	46bd      	mov	sp, r7
 80084a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a6:	4770      	bx	lr

080084a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b084      	sub	sp, #16
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
 80084b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d10a      	bne.n	80084d2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80084bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084c0:	f383 8811 	msr	BASEPRI, r3
 80084c4:	f3bf 8f6f 	isb	sy
 80084c8:	f3bf 8f4f 	dsb	sy
 80084cc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80084ce:	bf00      	nop
 80084d0:	e7fe      	b.n	80084d0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80084d2:	f002 f887 	bl	800a5e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681a      	ldr	r2, [r3, #0]
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084de:	68f9      	ldr	r1, [r7, #12]
 80084e0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80084e2:	fb01 f303 	mul.w	r3, r1, r3
 80084e6:	441a      	add	r2, r3
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	2200      	movs	r2, #0
 80084f0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681a      	ldr	r2, [r3, #0]
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681a      	ldr	r2, [r3, #0]
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008502:	3b01      	subs	r3, #1
 8008504:	68f9      	ldr	r1, [r7, #12]
 8008506:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008508:	fb01 f303 	mul.w	r3, r1, r3
 800850c:	441a      	add	r2, r3
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	22ff      	movs	r2, #255	; 0xff
 8008516:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	22ff      	movs	r2, #255	; 0xff
 800851e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d114      	bne.n	8008552 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	691b      	ldr	r3, [r3, #16]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d01a      	beq.n	8008566 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	3310      	adds	r3, #16
 8008534:	4618      	mov	r0, r3
 8008536:	f001 f93d 	bl	80097b4 <xTaskRemoveFromEventList>
 800853a:	4603      	mov	r3, r0
 800853c:	2b00      	cmp	r3, #0
 800853e:	d012      	beq.n	8008566 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008540:	4b0c      	ldr	r3, [pc, #48]	; (8008574 <xQueueGenericReset+0xcc>)
 8008542:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008546:	601a      	str	r2, [r3, #0]
 8008548:	f3bf 8f4f 	dsb	sy
 800854c:	f3bf 8f6f 	isb	sy
 8008550:	e009      	b.n	8008566 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	3310      	adds	r3, #16
 8008556:	4618      	mov	r0, r3
 8008558:	f7ff fef2 	bl	8008340 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	3324      	adds	r3, #36	; 0x24
 8008560:	4618      	mov	r0, r3
 8008562:	f7ff feed 	bl	8008340 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008566:	f002 f86d 	bl	800a644 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800856a:	2301      	movs	r3, #1
}
 800856c:	4618      	mov	r0, r3
 800856e:	3710      	adds	r7, #16
 8008570:	46bd      	mov	sp, r7
 8008572:	bd80      	pop	{r7, pc}
 8008574:	e000ed04 	.word	0xe000ed04

08008578 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008578:	b580      	push	{r7, lr}
 800857a:	b08e      	sub	sp, #56	; 0x38
 800857c:	af02      	add	r7, sp, #8
 800857e:	60f8      	str	r0, [r7, #12]
 8008580:	60b9      	str	r1, [r7, #8]
 8008582:	607a      	str	r2, [r7, #4]
 8008584:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d10a      	bne.n	80085a2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800858c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008590:	f383 8811 	msr	BASEPRI, r3
 8008594:	f3bf 8f6f 	isb	sy
 8008598:	f3bf 8f4f 	dsb	sy
 800859c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800859e:	bf00      	nop
 80085a0:	e7fe      	b.n	80085a0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d10a      	bne.n	80085be <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80085a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085ac:	f383 8811 	msr	BASEPRI, r3
 80085b0:	f3bf 8f6f 	isb	sy
 80085b4:	f3bf 8f4f 	dsb	sy
 80085b8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80085ba:	bf00      	nop
 80085bc:	e7fe      	b.n	80085bc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d002      	beq.n	80085ca <xQueueGenericCreateStatic+0x52>
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d001      	beq.n	80085ce <xQueueGenericCreateStatic+0x56>
 80085ca:	2301      	movs	r3, #1
 80085cc:	e000      	b.n	80085d0 <xQueueGenericCreateStatic+0x58>
 80085ce:	2300      	movs	r3, #0
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d10a      	bne.n	80085ea <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80085d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085d8:	f383 8811 	msr	BASEPRI, r3
 80085dc:	f3bf 8f6f 	isb	sy
 80085e0:	f3bf 8f4f 	dsb	sy
 80085e4:	623b      	str	r3, [r7, #32]
}
 80085e6:	bf00      	nop
 80085e8:	e7fe      	b.n	80085e8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d102      	bne.n	80085f6 <xQueueGenericCreateStatic+0x7e>
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d101      	bne.n	80085fa <xQueueGenericCreateStatic+0x82>
 80085f6:	2301      	movs	r3, #1
 80085f8:	e000      	b.n	80085fc <xQueueGenericCreateStatic+0x84>
 80085fa:	2300      	movs	r3, #0
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d10a      	bne.n	8008616 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008604:	f383 8811 	msr	BASEPRI, r3
 8008608:	f3bf 8f6f 	isb	sy
 800860c:	f3bf 8f4f 	dsb	sy
 8008610:	61fb      	str	r3, [r7, #28]
}
 8008612:	bf00      	nop
 8008614:	e7fe      	b.n	8008614 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008616:	2350      	movs	r3, #80	; 0x50
 8008618:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800861a:	697b      	ldr	r3, [r7, #20]
 800861c:	2b50      	cmp	r3, #80	; 0x50
 800861e:	d00a      	beq.n	8008636 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008624:	f383 8811 	msr	BASEPRI, r3
 8008628:	f3bf 8f6f 	isb	sy
 800862c:	f3bf 8f4f 	dsb	sy
 8008630:	61bb      	str	r3, [r7, #24]
}
 8008632:	bf00      	nop
 8008634:	e7fe      	b.n	8008634 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008636:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800863c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800863e:	2b00      	cmp	r3, #0
 8008640:	d00d      	beq.n	800865e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008644:	2201      	movs	r2, #1
 8008646:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800864a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800864e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008650:	9300      	str	r3, [sp, #0]
 8008652:	4613      	mov	r3, r2
 8008654:	687a      	ldr	r2, [r7, #4]
 8008656:	68b9      	ldr	r1, [r7, #8]
 8008658:	68f8      	ldr	r0, [r7, #12]
 800865a:	f000 f83f 	bl	80086dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800865e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008660:	4618      	mov	r0, r3
 8008662:	3730      	adds	r7, #48	; 0x30
 8008664:	46bd      	mov	sp, r7
 8008666:	bd80      	pop	{r7, pc}

08008668 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008668:	b580      	push	{r7, lr}
 800866a:	b08a      	sub	sp, #40	; 0x28
 800866c:	af02      	add	r7, sp, #8
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	4613      	mov	r3, r2
 8008674:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d10a      	bne.n	8008692 <xQueueGenericCreate+0x2a>
	__asm volatile
 800867c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008680:	f383 8811 	msr	BASEPRI, r3
 8008684:	f3bf 8f6f 	isb	sy
 8008688:	f3bf 8f4f 	dsb	sy
 800868c:	613b      	str	r3, [r7, #16]
}
 800868e:	bf00      	nop
 8008690:	e7fe      	b.n	8008690 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	68ba      	ldr	r2, [r7, #8]
 8008696:	fb02 f303 	mul.w	r3, r2, r3
 800869a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800869c:	69fb      	ldr	r3, [r7, #28]
 800869e:	3350      	adds	r3, #80	; 0x50
 80086a0:	4618      	mov	r0, r3
 80086a2:	f002 f8c1 	bl	800a828 <pvPortMalloc>
 80086a6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80086a8:	69bb      	ldr	r3, [r7, #24]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d011      	beq.n	80086d2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80086ae:	69bb      	ldr	r3, [r7, #24]
 80086b0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	3350      	adds	r3, #80	; 0x50
 80086b6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80086b8:	69bb      	ldr	r3, [r7, #24]
 80086ba:	2200      	movs	r2, #0
 80086bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80086c0:	79fa      	ldrb	r2, [r7, #7]
 80086c2:	69bb      	ldr	r3, [r7, #24]
 80086c4:	9300      	str	r3, [sp, #0]
 80086c6:	4613      	mov	r3, r2
 80086c8:	697a      	ldr	r2, [r7, #20]
 80086ca:	68b9      	ldr	r1, [r7, #8]
 80086cc:	68f8      	ldr	r0, [r7, #12]
 80086ce:	f000 f805 	bl	80086dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80086d2:	69bb      	ldr	r3, [r7, #24]
	}
 80086d4:	4618      	mov	r0, r3
 80086d6:	3720      	adds	r7, #32
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}

080086dc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b084      	sub	sp, #16
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	60f8      	str	r0, [r7, #12]
 80086e4:	60b9      	str	r1, [r7, #8]
 80086e6:	607a      	str	r2, [r7, #4]
 80086e8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d103      	bne.n	80086f8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80086f0:	69bb      	ldr	r3, [r7, #24]
 80086f2:	69ba      	ldr	r2, [r7, #24]
 80086f4:	601a      	str	r2, [r3, #0]
 80086f6:	e002      	b.n	80086fe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80086f8:	69bb      	ldr	r3, [r7, #24]
 80086fa:	687a      	ldr	r2, [r7, #4]
 80086fc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80086fe:	69bb      	ldr	r3, [r7, #24]
 8008700:	68fa      	ldr	r2, [r7, #12]
 8008702:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008704:	69bb      	ldr	r3, [r7, #24]
 8008706:	68ba      	ldr	r2, [r7, #8]
 8008708:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800870a:	2101      	movs	r1, #1
 800870c:	69b8      	ldr	r0, [r7, #24]
 800870e:	f7ff fecb 	bl	80084a8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008712:	69bb      	ldr	r3, [r7, #24]
 8008714:	78fa      	ldrb	r2, [r7, #3]
 8008716:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800871a:	bf00      	nop
 800871c:	3710      	adds	r7, #16
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}
	...

08008724 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b08e      	sub	sp, #56	; 0x38
 8008728:	af00      	add	r7, sp, #0
 800872a:	60f8      	str	r0, [r7, #12]
 800872c:	60b9      	str	r1, [r7, #8]
 800872e:	607a      	str	r2, [r7, #4]
 8008730:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008732:	2300      	movs	r3, #0
 8008734:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800873a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800873c:	2b00      	cmp	r3, #0
 800873e:	d10a      	bne.n	8008756 <xQueueGenericSend+0x32>
	__asm volatile
 8008740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008744:	f383 8811 	msr	BASEPRI, r3
 8008748:	f3bf 8f6f 	isb	sy
 800874c:	f3bf 8f4f 	dsb	sy
 8008750:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008752:	bf00      	nop
 8008754:	e7fe      	b.n	8008754 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d103      	bne.n	8008764 <xQueueGenericSend+0x40>
 800875c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800875e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008760:	2b00      	cmp	r3, #0
 8008762:	d101      	bne.n	8008768 <xQueueGenericSend+0x44>
 8008764:	2301      	movs	r3, #1
 8008766:	e000      	b.n	800876a <xQueueGenericSend+0x46>
 8008768:	2300      	movs	r3, #0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d10a      	bne.n	8008784 <xQueueGenericSend+0x60>
	__asm volatile
 800876e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008772:	f383 8811 	msr	BASEPRI, r3
 8008776:	f3bf 8f6f 	isb	sy
 800877a:	f3bf 8f4f 	dsb	sy
 800877e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008780:	bf00      	nop
 8008782:	e7fe      	b.n	8008782 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	2b02      	cmp	r3, #2
 8008788:	d103      	bne.n	8008792 <xQueueGenericSend+0x6e>
 800878a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800878c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800878e:	2b01      	cmp	r3, #1
 8008790:	d101      	bne.n	8008796 <xQueueGenericSend+0x72>
 8008792:	2301      	movs	r3, #1
 8008794:	e000      	b.n	8008798 <xQueueGenericSend+0x74>
 8008796:	2300      	movs	r3, #0
 8008798:	2b00      	cmp	r3, #0
 800879a:	d10a      	bne.n	80087b2 <xQueueGenericSend+0x8e>
	__asm volatile
 800879c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087a0:	f383 8811 	msr	BASEPRI, r3
 80087a4:	f3bf 8f6f 	isb	sy
 80087a8:	f3bf 8f4f 	dsb	sy
 80087ac:	623b      	str	r3, [r7, #32]
}
 80087ae:	bf00      	nop
 80087b0:	e7fe      	b.n	80087b0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80087b2:	f001 f9bd 	bl	8009b30 <xTaskGetSchedulerState>
 80087b6:	4603      	mov	r3, r0
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d102      	bne.n	80087c2 <xQueueGenericSend+0x9e>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d101      	bne.n	80087c6 <xQueueGenericSend+0xa2>
 80087c2:	2301      	movs	r3, #1
 80087c4:	e000      	b.n	80087c8 <xQueueGenericSend+0xa4>
 80087c6:	2300      	movs	r3, #0
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d10a      	bne.n	80087e2 <xQueueGenericSend+0xbe>
	__asm volatile
 80087cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087d0:	f383 8811 	msr	BASEPRI, r3
 80087d4:	f3bf 8f6f 	isb	sy
 80087d8:	f3bf 8f4f 	dsb	sy
 80087dc:	61fb      	str	r3, [r7, #28]
}
 80087de:	bf00      	nop
 80087e0:	e7fe      	b.n	80087e0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80087e2:	f001 feff 	bl	800a5e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80087e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087ee:	429a      	cmp	r2, r3
 80087f0:	d302      	bcc.n	80087f8 <xQueueGenericSend+0xd4>
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	2b02      	cmp	r3, #2
 80087f6:	d129      	bne.n	800884c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80087f8:	683a      	ldr	r2, [r7, #0]
 80087fa:	68b9      	ldr	r1, [r7, #8]
 80087fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80087fe:	f000 fa0b 	bl	8008c18 <prvCopyDataToQueue>
 8008802:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008808:	2b00      	cmp	r3, #0
 800880a:	d010      	beq.n	800882e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800880c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800880e:	3324      	adds	r3, #36	; 0x24
 8008810:	4618      	mov	r0, r3
 8008812:	f000 ffcf 	bl	80097b4 <xTaskRemoveFromEventList>
 8008816:	4603      	mov	r3, r0
 8008818:	2b00      	cmp	r3, #0
 800881a:	d013      	beq.n	8008844 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800881c:	4b3f      	ldr	r3, [pc, #252]	; (800891c <xQueueGenericSend+0x1f8>)
 800881e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008822:	601a      	str	r2, [r3, #0]
 8008824:	f3bf 8f4f 	dsb	sy
 8008828:	f3bf 8f6f 	isb	sy
 800882c:	e00a      	b.n	8008844 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800882e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008830:	2b00      	cmp	r3, #0
 8008832:	d007      	beq.n	8008844 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008834:	4b39      	ldr	r3, [pc, #228]	; (800891c <xQueueGenericSend+0x1f8>)
 8008836:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800883a:	601a      	str	r2, [r3, #0]
 800883c:	f3bf 8f4f 	dsb	sy
 8008840:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008844:	f001 fefe 	bl	800a644 <vPortExitCritical>
				return pdPASS;
 8008848:	2301      	movs	r3, #1
 800884a:	e063      	b.n	8008914 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d103      	bne.n	800885a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008852:	f001 fef7 	bl	800a644 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008856:	2300      	movs	r3, #0
 8008858:	e05c      	b.n	8008914 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800885a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800885c:	2b00      	cmp	r3, #0
 800885e:	d106      	bne.n	800886e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008860:	f107 0314 	add.w	r3, r7, #20
 8008864:	4618      	mov	r0, r3
 8008866:	f001 f809 	bl	800987c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800886a:	2301      	movs	r3, #1
 800886c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800886e:	f001 fee9 	bl	800a644 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008872:	f000 fd7b 	bl	800936c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008876:	f001 feb5 	bl	800a5e4 <vPortEnterCritical>
 800887a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800887c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008880:	b25b      	sxtb	r3, r3
 8008882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008886:	d103      	bne.n	8008890 <xQueueGenericSend+0x16c>
 8008888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800888a:	2200      	movs	r2, #0
 800888c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008892:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008896:	b25b      	sxtb	r3, r3
 8008898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800889c:	d103      	bne.n	80088a6 <xQueueGenericSend+0x182>
 800889e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088a0:	2200      	movs	r2, #0
 80088a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80088a6:	f001 fecd 	bl	800a644 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80088aa:	1d3a      	adds	r2, r7, #4
 80088ac:	f107 0314 	add.w	r3, r7, #20
 80088b0:	4611      	mov	r1, r2
 80088b2:	4618      	mov	r0, r3
 80088b4:	f000 fff8 	bl	80098a8 <xTaskCheckForTimeOut>
 80088b8:	4603      	mov	r3, r0
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d124      	bne.n	8008908 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80088be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80088c0:	f000 faa2 	bl	8008e08 <prvIsQueueFull>
 80088c4:	4603      	mov	r3, r0
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d018      	beq.n	80088fc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80088ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088cc:	3310      	adds	r3, #16
 80088ce:	687a      	ldr	r2, [r7, #4]
 80088d0:	4611      	mov	r1, r2
 80088d2:	4618      	mov	r0, r3
 80088d4:	f000 ff1e 	bl	8009714 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80088d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80088da:	f000 fa2d 	bl	8008d38 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80088de:	f000 fd53 	bl	8009388 <xTaskResumeAll>
 80088e2:	4603      	mov	r3, r0
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	f47f af7c 	bne.w	80087e2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80088ea:	4b0c      	ldr	r3, [pc, #48]	; (800891c <xQueueGenericSend+0x1f8>)
 80088ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80088f0:	601a      	str	r2, [r3, #0]
 80088f2:	f3bf 8f4f 	dsb	sy
 80088f6:	f3bf 8f6f 	isb	sy
 80088fa:	e772      	b.n	80087e2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80088fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80088fe:	f000 fa1b 	bl	8008d38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008902:	f000 fd41 	bl	8009388 <xTaskResumeAll>
 8008906:	e76c      	b.n	80087e2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008908:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800890a:	f000 fa15 	bl	8008d38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800890e:	f000 fd3b 	bl	8009388 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008912:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008914:	4618      	mov	r0, r3
 8008916:	3738      	adds	r7, #56	; 0x38
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}
 800891c:	e000ed04 	.word	0xe000ed04

08008920 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b090      	sub	sp, #64	; 0x40
 8008924:	af00      	add	r7, sp, #0
 8008926:	60f8      	str	r0, [r7, #12]
 8008928:	60b9      	str	r1, [r7, #8]
 800892a:	607a      	str	r2, [r7, #4]
 800892c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008934:	2b00      	cmp	r3, #0
 8008936:	d10a      	bne.n	800894e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800893c:	f383 8811 	msr	BASEPRI, r3
 8008940:	f3bf 8f6f 	isb	sy
 8008944:	f3bf 8f4f 	dsb	sy
 8008948:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800894a:	bf00      	nop
 800894c:	e7fe      	b.n	800894c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d103      	bne.n	800895c <xQueueGenericSendFromISR+0x3c>
 8008954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008958:	2b00      	cmp	r3, #0
 800895a:	d101      	bne.n	8008960 <xQueueGenericSendFromISR+0x40>
 800895c:	2301      	movs	r3, #1
 800895e:	e000      	b.n	8008962 <xQueueGenericSendFromISR+0x42>
 8008960:	2300      	movs	r3, #0
 8008962:	2b00      	cmp	r3, #0
 8008964:	d10a      	bne.n	800897c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800896a:	f383 8811 	msr	BASEPRI, r3
 800896e:	f3bf 8f6f 	isb	sy
 8008972:	f3bf 8f4f 	dsb	sy
 8008976:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008978:	bf00      	nop
 800897a:	e7fe      	b.n	800897a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	2b02      	cmp	r3, #2
 8008980:	d103      	bne.n	800898a <xQueueGenericSendFromISR+0x6a>
 8008982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008986:	2b01      	cmp	r3, #1
 8008988:	d101      	bne.n	800898e <xQueueGenericSendFromISR+0x6e>
 800898a:	2301      	movs	r3, #1
 800898c:	e000      	b.n	8008990 <xQueueGenericSendFromISR+0x70>
 800898e:	2300      	movs	r3, #0
 8008990:	2b00      	cmp	r3, #0
 8008992:	d10a      	bne.n	80089aa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008998:	f383 8811 	msr	BASEPRI, r3
 800899c:	f3bf 8f6f 	isb	sy
 80089a0:	f3bf 8f4f 	dsb	sy
 80089a4:	623b      	str	r3, [r7, #32]
}
 80089a6:	bf00      	nop
 80089a8:	e7fe      	b.n	80089a8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80089aa:	f001 fefd 	bl	800a7a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80089ae:	f3ef 8211 	mrs	r2, BASEPRI
 80089b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089b6:	f383 8811 	msr	BASEPRI, r3
 80089ba:	f3bf 8f6f 	isb	sy
 80089be:	f3bf 8f4f 	dsb	sy
 80089c2:	61fa      	str	r2, [r7, #28]
 80089c4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80089c6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80089c8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80089ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80089ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d302      	bcc.n	80089dc <xQueueGenericSendFromISR+0xbc>
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	2b02      	cmp	r3, #2
 80089da:	d12f      	bne.n	8008a3c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80089dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80089e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80089e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089ea:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80089ec:	683a      	ldr	r2, [r7, #0]
 80089ee:	68b9      	ldr	r1, [r7, #8]
 80089f0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80089f2:	f000 f911 	bl	8008c18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80089f6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80089fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089fe:	d112      	bne.n	8008a26 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d016      	beq.n	8008a36 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a0a:	3324      	adds	r3, #36	; 0x24
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	f000 fed1 	bl	80097b4 <xTaskRemoveFromEventList>
 8008a12:	4603      	mov	r3, r0
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d00e      	beq.n	8008a36 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d00b      	beq.n	8008a36 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2201      	movs	r2, #1
 8008a22:	601a      	str	r2, [r3, #0]
 8008a24:	e007      	b.n	8008a36 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008a26:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	b2db      	uxtb	r3, r3
 8008a2e:	b25a      	sxtb	r2, r3
 8008a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008a36:	2301      	movs	r3, #1
 8008a38:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8008a3a:	e001      	b.n	8008a40 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a42:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008a4a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008a4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3740      	adds	r7, #64	; 0x40
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
	...

08008a58 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b08c      	sub	sp, #48	; 0x30
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	60f8      	str	r0, [r7, #12]
 8008a60:	60b9      	str	r1, [r7, #8]
 8008a62:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008a64:	2300      	movs	r3, #0
 8008a66:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d10a      	bne.n	8008a88 <xQueueReceive+0x30>
	__asm volatile
 8008a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a76:	f383 8811 	msr	BASEPRI, r3
 8008a7a:	f3bf 8f6f 	isb	sy
 8008a7e:	f3bf 8f4f 	dsb	sy
 8008a82:	623b      	str	r3, [r7, #32]
}
 8008a84:	bf00      	nop
 8008a86:	e7fe      	b.n	8008a86 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d103      	bne.n	8008a96 <xQueueReceive+0x3e>
 8008a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d101      	bne.n	8008a9a <xQueueReceive+0x42>
 8008a96:	2301      	movs	r3, #1
 8008a98:	e000      	b.n	8008a9c <xQueueReceive+0x44>
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d10a      	bne.n	8008ab6 <xQueueReceive+0x5e>
	__asm volatile
 8008aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aa4:	f383 8811 	msr	BASEPRI, r3
 8008aa8:	f3bf 8f6f 	isb	sy
 8008aac:	f3bf 8f4f 	dsb	sy
 8008ab0:	61fb      	str	r3, [r7, #28]
}
 8008ab2:	bf00      	nop
 8008ab4:	e7fe      	b.n	8008ab4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008ab6:	f001 f83b 	bl	8009b30 <xTaskGetSchedulerState>
 8008aba:	4603      	mov	r3, r0
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d102      	bne.n	8008ac6 <xQueueReceive+0x6e>
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d101      	bne.n	8008aca <xQueueReceive+0x72>
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	e000      	b.n	8008acc <xQueueReceive+0x74>
 8008aca:	2300      	movs	r3, #0
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d10a      	bne.n	8008ae6 <xQueueReceive+0x8e>
	__asm volatile
 8008ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ad4:	f383 8811 	msr	BASEPRI, r3
 8008ad8:	f3bf 8f6f 	isb	sy
 8008adc:	f3bf 8f4f 	dsb	sy
 8008ae0:	61bb      	str	r3, [r7, #24]
}
 8008ae2:	bf00      	nop
 8008ae4:	e7fe      	b.n	8008ae4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008ae6:	f001 fd7d 	bl	800a5e4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aee:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d01f      	beq.n	8008b36 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008af6:	68b9      	ldr	r1, [r7, #8]
 8008af8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008afa:	f000 f8f7 	bl	8008cec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b00:	1e5a      	subs	r2, r3, #1
 8008b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b04:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b08:	691b      	ldr	r3, [r3, #16]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d00f      	beq.n	8008b2e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b10:	3310      	adds	r3, #16
 8008b12:	4618      	mov	r0, r3
 8008b14:	f000 fe4e 	bl	80097b4 <xTaskRemoveFromEventList>
 8008b18:	4603      	mov	r3, r0
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d007      	beq.n	8008b2e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008b1e:	4b3d      	ldr	r3, [pc, #244]	; (8008c14 <xQueueReceive+0x1bc>)
 8008b20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b24:	601a      	str	r2, [r3, #0]
 8008b26:	f3bf 8f4f 	dsb	sy
 8008b2a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008b2e:	f001 fd89 	bl	800a644 <vPortExitCritical>
				return pdPASS;
 8008b32:	2301      	movs	r3, #1
 8008b34:	e069      	b.n	8008c0a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d103      	bne.n	8008b44 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008b3c:	f001 fd82 	bl	800a644 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008b40:	2300      	movs	r3, #0
 8008b42:	e062      	b.n	8008c0a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008b44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d106      	bne.n	8008b58 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008b4a:	f107 0310 	add.w	r3, r7, #16
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f000 fe94 	bl	800987c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008b54:	2301      	movs	r3, #1
 8008b56:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008b58:	f001 fd74 	bl	800a644 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008b5c:	f000 fc06 	bl	800936c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008b60:	f001 fd40 	bl	800a5e4 <vPortEnterCritical>
 8008b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b66:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008b6a:	b25b      	sxtb	r3, r3
 8008b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b70:	d103      	bne.n	8008b7a <xQueueReceive+0x122>
 8008b72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b74:	2200      	movs	r2, #0
 8008b76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b7c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008b80:	b25b      	sxtb	r3, r3
 8008b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b86:	d103      	bne.n	8008b90 <xQueueReceive+0x138>
 8008b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008b90:	f001 fd58 	bl	800a644 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008b94:	1d3a      	adds	r2, r7, #4
 8008b96:	f107 0310 	add.w	r3, r7, #16
 8008b9a:	4611      	mov	r1, r2
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	f000 fe83 	bl	80098a8 <xTaskCheckForTimeOut>
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d123      	bne.n	8008bf0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008ba8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008baa:	f000 f917 	bl	8008ddc <prvIsQueueEmpty>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d017      	beq.n	8008be4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bb6:	3324      	adds	r3, #36	; 0x24
 8008bb8:	687a      	ldr	r2, [r7, #4]
 8008bba:	4611      	mov	r1, r2
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	f000 fda9 	bl	8009714 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008bc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008bc4:	f000 f8b8 	bl	8008d38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008bc8:	f000 fbde 	bl	8009388 <xTaskResumeAll>
 8008bcc:	4603      	mov	r3, r0
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d189      	bne.n	8008ae6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008bd2:	4b10      	ldr	r3, [pc, #64]	; (8008c14 <xQueueReceive+0x1bc>)
 8008bd4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008bd8:	601a      	str	r2, [r3, #0]
 8008bda:	f3bf 8f4f 	dsb	sy
 8008bde:	f3bf 8f6f 	isb	sy
 8008be2:	e780      	b.n	8008ae6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008be4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008be6:	f000 f8a7 	bl	8008d38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008bea:	f000 fbcd 	bl	8009388 <xTaskResumeAll>
 8008bee:	e77a      	b.n	8008ae6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008bf0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008bf2:	f000 f8a1 	bl	8008d38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008bf6:	f000 fbc7 	bl	8009388 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008bfa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008bfc:	f000 f8ee 	bl	8008ddc <prvIsQueueEmpty>
 8008c00:	4603      	mov	r3, r0
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	f43f af6f 	beq.w	8008ae6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008c08:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3730      	adds	r7, #48	; 0x30
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}
 8008c12:	bf00      	nop
 8008c14:	e000ed04 	.word	0xe000ed04

08008c18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b086      	sub	sp, #24
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	60f8      	str	r0, [r7, #12]
 8008c20:	60b9      	str	r1, [r7, #8]
 8008c22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008c24:	2300      	movs	r3, #0
 8008c26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d10d      	bne.n	8008c52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d14d      	bne.n	8008cda <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	689b      	ldr	r3, [r3, #8]
 8008c42:	4618      	mov	r0, r3
 8008c44:	f000 ff92 	bl	8009b6c <xTaskPriorityDisinherit>
 8008c48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	609a      	str	r2, [r3, #8]
 8008c50:	e043      	b.n	8008cda <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d119      	bne.n	8008c8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	6858      	ldr	r0, [r3, #4]
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c60:	461a      	mov	r2, r3
 8008c62:	68b9      	ldr	r1, [r7, #8]
 8008c64:	f001 fff4 	bl	800ac50 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	685a      	ldr	r2, [r3, #4]
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c70:	441a      	add	r2, r3
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	685a      	ldr	r2, [r3, #4]
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	689b      	ldr	r3, [r3, #8]
 8008c7e:	429a      	cmp	r2, r3
 8008c80:	d32b      	bcc.n	8008cda <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681a      	ldr	r2, [r3, #0]
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	605a      	str	r2, [r3, #4]
 8008c8a:	e026      	b.n	8008cda <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	68d8      	ldr	r0, [r3, #12]
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c94:	461a      	mov	r2, r3
 8008c96:	68b9      	ldr	r1, [r7, #8]
 8008c98:	f001 ffda 	bl	800ac50 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	68da      	ldr	r2, [r3, #12]
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ca4:	425b      	negs	r3, r3
 8008ca6:	441a      	add	r2, r3
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	68da      	ldr	r2, [r3, #12]
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	429a      	cmp	r2, r3
 8008cb6:	d207      	bcs.n	8008cc8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	689a      	ldr	r2, [r3, #8]
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cc0:	425b      	negs	r3, r3
 8008cc2:	441a      	add	r2, r3
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2b02      	cmp	r3, #2
 8008ccc:	d105      	bne.n	8008cda <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d002      	beq.n	8008cda <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008cd4:	693b      	ldr	r3, [r7, #16]
 8008cd6:	3b01      	subs	r3, #1
 8008cd8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008cda:	693b      	ldr	r3, [r7, #16]
 8008cdc:	1c5a      	adds	r2, r3, #1
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008ce2:	697b      	ldr	r3, [r7, #20]
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3718      	adds	r7, #24
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}

08008cec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b082      	sub	sp, #8
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
 8008cf4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d018      	beq.n	8008d30 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	68da      	ldr	r2, [r3, #12]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d06:	441a      	add	r2, r3
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	68da      	ldr	r2, [r3, #12]
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	689b      	ldr	r3, [r3, #8]
 8008d14:	429a      	cmp	r2, r3
 8008d16:	d303      	bcc.n	8008d20 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681a      	ldr	r2, [r3, #0]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	68d9      	ldr	r1, [r3, #12]
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d28:	461a      	mov	r2, r3
 8008d2a:	6838      	ldr	r0, [r7, #0]
 8008d2c:	f001 ff90 	bl	800ac50 <memcpy>
	}
}
 8008d30:	bf00      	nop
 8008d32:	3708      	adds	r7, #8
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}

08008d38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b084      	sub	sp, #16
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008d40:	f001 fc50 	bl	800a5e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008d4a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008d4c:	e011      	b.n	8008d72 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d012      	beq.n	8008d7c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	3324      	adds	r3, #36	; 0x24
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f000 fd2a 	bl	80097b4 <xTaskRemoveFromEventList>
 8008d60:	4603      	mov	r3, r0
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d001      	beq.n	8008d6a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008d66:	f000 fe01 	bl	800996c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008d6a:	7bfb      	ldrb	r3, [r7, #15]
 8008d6c:	3b01      	subs	r3, #1
 8008d6e:	b2db      	uxtb	r3, r3
 8008d70:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008d72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	dce9      	bgt.n	8008d4e <prvUnlockQueue+0x16>
 8008d7a:	e000      	b.n	8008d7e <prvUnlockQueue+0x46>
					break;
 8008d7c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	22ff      	movs	r2, #255	; 0xff
 8008d82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008d86:	f001 fc5d 	bl	800a644 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008d8a:	f001 fc2b 	bl	800a5e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008d94:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008d96:	e011      	b.n	8008dbc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	691b      	ldr	r3, [r3, #16]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d012      	beq.n	8008dc6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	3310      	adds	r3, #16
 8008da4:	4618      	mov	r0, r3
 8008da6:	f000 fd05 	bl	80097b4 <xTaskRemoveFromEventList>
 8008daa:	4603      	mov	r3, r0
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d001      	beq.n	8008db4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008db0:	f000 fddc 	bl	800996c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008db4:	7bbb      	ldrb	r3, [r7, #14]
 8008db6:	3b01      	subs	r3, #1
 8008db8:	b2db      	uxtb	r3, r3
 8008dba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008dbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	dce9      	bgt.n	8008d98 <prvUnlockQueue+0x60>
 8008dc4:	e000      	b.n	8008dc8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008dc6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	22ff      	movs	r2, #255	; 0xff
 8008dcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008dd0:	f001 fc38 	bl	800a644 <vPortExitCritical>
}
 8008dd4:	bf00      	nop
 8008dd6:	3710      	adds	r7, #16
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	bd80      	pop	{r7, pc}

08008ddc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b084      	sub	sp, #16
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008de4:	f001 fbfe 	bl	800a5e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d102      	bne.n	8008df6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008df0:	2301      	movs	r3, #1
 8008df2:	60fb      	str	r3, [r7, #12]
 8008df4:	e001      	b.n	8008dfa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008df6:	2300      	movs	r3, #0
 8008df8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008dfa:	f001 fc23 	bl	800a644 <vPortExitCritical>

	return xReturn;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	3710      	adds	r7, #16
 8008e04:	46bd      	mov	sp, r7
 8008e06:	bd80      	pop	{r7, pc}

08008e08 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b084      	sub	sp, #16
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008e10:	f001 fbe8 	bl	800a5e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e1c:	429a      	cmp	r2, r3
 8008e1e:	d102      	bne.n	8008e26 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008e20:	2301      	movs	r3, #1
 8008e22:	60fb      	str	r3, [r7, #12]
 8008e24:	e001      	b.n	8008e2a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008e26:	2300      	movs	r3, #0
 8008e28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008e2a:	f001 fc0b 	bl	800a644 <vPortExitCritical>

	return xReturn;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
}
 8008e30:	4618      	mov	r0, r3
 8008e32:	3710      	adds	r7, #16
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}

08008e38 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008e38:	b480      	push	{r7}
 8008e3a:	b085      	sub	sp, #20
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
 8008e40:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e42:	2300      	movs	r3, #0
 8008e44:	60fb      	str	r3, [r7, #12]
 8008e46:	e014      	b.n	8008e72 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008e48:	4a0f      	ldr	r2, [pc, #60]	; (8008e88 <vQueueAddToRegistry+0x50>)
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d10b      	bne.n	8008e6c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008e54:	490c      	ldr	r1, [pc, #48]	; (8008e88 <vQueueAddToRegistry+0x50>)
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	683a      	ldr	r2, [r7, #0]
 8008e5a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008e5e:	4a0a      	ldr	r2, [pc, #40]	; (8008e88 <vQueueAddToRegistry+0x50>)
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	00db      	lsls	r3, r3, #3
 8008e64:	4413      	add	r3, r2
 8008e66:	687a      	ldr	r2, [r7, #4]
 8008e68:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008e6a:	e006      	b.n	8008e7a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	3301      	adds	r3, #1
 8008e70:	60fb      	str	r3, [r7, #12]
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	2b07      	cmp	r3, #7
 8008e76:	d9e7      	bls.n	8008e48 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008e78:	bf00      	nop
 8008e7a:	bf00      	nop
 8008e7c:	3714      	adds	r7, #20
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e84:	4770      	bx	lr
 8008e86:	bf00      	nop
 8008e88:	20001058 	.word	0x20001058

08008e8c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b086      	sub	sp, #24
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	60f8      	str	r0, [r7, #12]
 8008e94:	60b9      	str	r1, [r7, #8]
 8008e96:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008e9c:	f001 fba2 	bl	800a5e4 <vPortEnterCritical>
 8008ea0:	697b      	ldr	r3, [r7, #20]
 8008ea2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008ea6:	b25b      	sxtb	r3, r3
 8008ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eac:	d103      	bne.n	8008eb6 <vQueueWaitForMessageRestricted+0x2a>
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008eb6:	697b      	ldr	r3, [r7, #20]
 8008eb8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008ebc:	b25b      	sxtb	r3, r3
 8008ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ec2:	d103      	bne.n	8008ecc <vQueueWaitForMessageRestricted+0x40>
 8008ec4:	697b      	ldr	r3, [r7, #20]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008ecc:	f001 fbba 	bl	800a644 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d106      	bne.n	8008ee6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008ed8:	697b      	ldr	r3, [r7, #20]
 8008eda:	3324      	adds	r3, #36	; 0x24
 8008edc:	687a      	ldr	r2, [r7, #4]
 8008ede:	68b9      	ldr	r1, [r7, #8]
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	f000 fc3b 	bl	800975c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008ee6:	6978      	ldr	r0, [r7, #20]
 8008ee8:	f7ff ff26 	bl	8008d38 <prvUnlockQueue>
	}
 8008eec:	bf00      	nop
 8008eee:	3718      	adds	r7, #24
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b08e      	sub	sp, #56	; 0x38
 8008ef8:	af04      	add	r7, sp, #16
 8008efa:	60f8      	str	r0, [r7, #12]
 8008efc:	60b9      	str	r1, [r7, #8]
 8008efe:	607a      	str	r2, [r7, #4]
 8008f00:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008f02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d10a      	bne.n	8008f1e <xTaskCreateStatic+0x2a>
	__asm volatile
 8008f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f0c:	f383 8811 	msr	BASEPRI, r3
 8008f10:	f3bf 8f6f 	isb	sy
 8008f14:	f3bf 8f4f 	dsb	sy
 8008f18:	623b      	str	r3, [r7, #32]
}
 8008f1a:	bf00      	nop
 8008f1c:	e7fe      	b.n	8008f1c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d10a      	bne.n	8008f3a <xTaskCreateStatic+0x46>
	__asm volatile
 8008f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f28:	f383 8811 	msr	BASEPRI, r3
 8008f2c:	f3bf 8f6f 	isb	sy
 8008f30:	f3bf 8f4f 	dsb	sy
 8008f34:	61fb      	str	r3, [r7, #28]
}
 8008f36:	bf00      	nop
 8008f38:	e7fe      	b.n	8008f38 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008f3a:	235c      	movs	r3, #92	; 0x5c
 8008f3c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008f3e:	693b      	ldr	r3, [r7, #16]
 8008f40:	2b5c      	cmp	r3, #92	; 0x5c
 8008f42:	d00a      	beq.n	8008f5a <xTaskCreateStatic+0x66>
	__asm volatile
 8008f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f48:	f383 8811 	msr	BASEPRI, r3
 8008f4c:	f3bf 8f6f 	isb	sy
 8008f50:	f3bf 8f4f 	dsb	sy
 8008f54:	61bb      	str	r3, [r7, #24]
}
 8008f56:	bf00      	nop
 8008f58:	e7fe      	b.n	8008f58 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008f5a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d01e      	beq.n	8008fa0 <xTaskCreateStatic+0xac>
 8008f62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d01b      	beq.n	8008fa0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f6a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008f70:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f74:	2202      	movs	r2, #2
 8008f76:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	9303      	str	r3, [sp, #12]
 8008f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f80:	9302      	str	r3, [sp, #8]
 8008f82:	f107 0314 	add.w	r3, r7, #20
 8008f86:	9301      	str	r3, [sp, #4]
 8008f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f8a:	9300      	str	r3, [sp, #0]
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	687a      	ldr	r2, [r7, #4]
 8008f90:	68b9      	ldr	r1, [r7, #8]
 8008f92:	68f8      	ldr	r0, [r7, #12]
 8008f94:	f000 f850 	bl	8009038 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008f98:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008f9a:	f000 f8dd 	bl	8009158 <prvAddNewTaskToReadyList>
 8008f9e:	e001      	b.n	8008fa4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008fa4:	697b      	ldr	r3, [r7, #20]
	}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	3728      	adds	r7, #40	; 0x28
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}

08008fae <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008fae:	b580      	push	{r7, lr}
 8008fb0:	b08c      	sub	sp, #48	; 0x30
 8008fb2:	af04      	add	r7, sp, #16
 8008fb4:	60f8      	str	r0, [r7, #12]
 8008fb6:	60b9      	str	r1, [r7, #8]
 8008fb8:	603b      	str	r3, [r7, #0]
 8008fba:	4613      	mov	r3, r2
 8008fbc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008fbe:	88fb      	ldrh	r3, [r7, #6]
 8008fc0:	009b      	lsls	r3, r3, #2
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	f001 fc30 	bl	800a828 <pvPortMalloc>
 8008fc8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008fca:	697b      	ldr	r3, [r7, #20]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d00e      	beq.n	8008fee <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008fd0:	205c      	movs	r0, #92	; 0x5c
 8008fd2:	f001 fc29 	bl	800a828 <pvPortMalloc>
 8008fd6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008fd8:	69fb      	ldr	r3, [r7, #28]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d003      	beq.n	8008fe6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008fde:	69fb      	ldr	r3, [r7, #28]
 8008fe0:	697a      	ldr	r2, [r7, #20]
 8008fe2:	631a      	str	r2, [r3, #48]	; 0x30
 8008fe4:	e005      	b.n	8008ff2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008fe6:	6978      	ldr	r0, [r7, #20]
 8008fe8:	f001 fcea 	bl	800a9c0 <vPortFree>
 8008fec:	e001      	b.n	8008ff2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008ff2:	69fb      	ldr	r3, [r7, #28]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d017      	beq.n	8009028 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008ff8:	69fb      	ldr	r3, [r7, #28]
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009000:	88fa      	ldrh	r2, [r7, #6]
 8009002:	2300      	movs	r3, #0
 8009004:	9303      	str	r3, [sp, #12]
 8009006:	69fb      	ldr	r3, [r7, #28]
 8009008:	9302      	str	r3, [sp, #8]
 800900a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800900c:	9301      	str	r3, [sp, #4]
 800900e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009010:	9300      	str	r3, [sp, #0]
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	68b9      	ldr	r1, [r7, #8]
 8009016:	68f8      	ldr	r0, [r7, #12]
 8009018:	f000 f80e 	bl	8009038 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800901c:	69f8      	ldr	r0, [r7, #28]
 800901e:	f000 f89b 	bl	8009158 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009022:	2301      	movs	r3, #1
 8009024:	61bb      	str	r3, [r7, #24]
 8009026:	e002      	b.n	800902e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009028:	f04f 33ff 	mov.w	r3, #4294967295
 800902c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800902e:	69bb      	ldr	r3, [r7, #24]
	}
 8009030:	4618      	mov	r0, r3
 8009032:	3720      	adds	r7, #32
 8009034:	46bd      	mov	sp, r7
 8009036:	bd80      	pop	{r7, pc}

08009038 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b088      	sub	sp, #32
 800903c:	af00      	add	r7, sp, #0
 800903e:	60f8      	str	r0, [r7, #12]
 8009040:	60b9      	str	r1, [r7, #8]
 8009042:	607a      	str	r2, [r7, #4]
 8009044:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009048:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	009b      	lsls	r3, r3, #2
 800904e:	461a      	mov	r2, r3
 8009050:	21a5      	movs	r1, #165	; 0xa5
 8009052:	f001 fe0b 	bl	800ac6c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009058:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009060:	3b01      	subs	r3, #1
 8009062:	009b      	lsls	r3, r3, #2
 8009064:	4413      	add	r3, r2
 8009066:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009068:	69bb      	ldr	r3, [r7, #24]
 800906a:	f023 0307 	bic.w	r3, r3, #7
 800906e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009070:	69bb      	ldr	r3, [r7, #24]
 8009072:	f003 0307 	and.w	r3, r3, #7
 8009076:	2b00      	cmp	r3, #0
 8009078:	d00a      	beq.n	8009090 <prvInitialiseNewTask+0x58>
	__asm volatile
 800907a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800907e:	f383 8811 	msr	BASEPRI, r3
 8009082:	f3bf 8f6f 	isb	sy
 8009086:	f3bf 8f4f 	dsb	sy
 800908a:	617b      	str	r3, [r7, #20]
}
 800908c:	bf00      	nop
 800908e:	e7fe      	b.n	800908e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d01f      	beq.n	80090d6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009096:	2300      	movs	r3, #0
 8009098:	61fb      	str	r3, [r7, #28]
 800909a:	e012      	b.n	80090c2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800909c:	68ba      	ldr	r2, [r7, #8]
 800909e:	69fb      	ldr	r3, [r7, #28]
 80090a0:	4413      	add	r3, r2
 80090a2:	7819      	ldrb	r1, [r3, #0]
 80090a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80090a6:	69fb      	ldr	r3, [r7, #28]
 80090a8:	4413      	add	r3, r2
 80090aa:	3334      	adds	r3, #52	; 0x34
 80090ac:	460a      	mov	r2, r1
 80090ae:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80090b0:	68ba      	ldr	r2, [r7, #8]
 80090b2:	69fb      	ldr	r3, [r7, #28]
 80090b4:	4413      	add	r3, r2
 80090b6:	781b      	ldrb	r3, [r3, #0]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d006      	beq.n	80090ca <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80090bc:	69fb      	ldr	r3, [r7, #28]
 80090be:	3301      	adds	r3, #1
 80090c0:	61fb      	str	r3, [r7, #28]
 80090c2:	69fb      	ldr	r3, [r7, #28]
 80090c4:	2b0f      	cmp	r3, #15
 80090c6:	d9e9      	bls.n	800909c <prvInitialiseNewTask+0x64>
 80090c8:	e000      	b.n	80090cc <prvInitialiseNewTask+0x94>
			{
				break;
 80090ca:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80090cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090ce:	2200      	movs	r2, #0
 80090d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80090d4:	e003      	b.n	80090de <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80090d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090d8:	2200      	movs	r2, #0
 80090da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80090de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090e0:	2b37      	cmp	r3, #55	; 0x37
 80090e2:	d901      	bls.n	80090e8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80090e4:	2337      	movs	r3, #55	; 0x37
 80090e6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80090e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80090ec:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80090ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80090f2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80090f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090f6:	2200      	movs	r2, #0
 80090f8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80090fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090fc:	3304      	adds	r3, #4
 80090fe:	4618      	mov	r0, r3
 8009100:	f7ff f93e 	bl	8008380 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009106:	3318      	adds	r3, #24
 8009108:	4618      	mov	r0, r3
 800910a:	f7ff f939 	bl	8008380 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800910e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009110:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009112:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009116:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800911a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800911c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800911e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009120:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009122:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009126:	2200      	movs	r2, #0
 8009128:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800912a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800912c:	2200      	movs	r2, #0
 800912e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009132:	683a      	ldr	r2, [r7, #0]
 8009134:	68f9      	ldr	r1, [r7, #12]
 8009136:	69b8      	ldr	r0, [r7, #24]
 8009138:	f001 f928 	bl	800a38c <pxPortInitialiseStack>
 800913c:	4602      	mov	r2, r0
 800913e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009140:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009144:	2b00      	cmp	r3, #0
 8009146:	d002      	beq.n	800914e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800914a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800914c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800914e:	bf00      	nop
 8009150:	3720      	adds	r7, #32
 8009152:	46bd      	mov	sp, r7
 8009154:	bd80      	pop	{r7, pc}
	...

08009158 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b082      	sub	sp, #8
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009160:	f001 fa40 	bl	800a5e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009164:	4b2d      	ldr	r3, [pc, #180]	; (800921c <prvAddNewTaskToReadyList+0xc4>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	3301      	adds	r3, #1
 800916a:	4a2c      	ldr	r2, [pc, #176]	; (800921c <prvAddNewTaskToReadyList+0xc4>)
 800916c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800916e:	4b2c      	ldr	r3, [pc, #176]	; (8009220 <prvAddNewTaskToReadyList+0xc8>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d109      	bne.n	800918a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009176:	4a2a      	ldr	r2, [pc, #168]	; (8009220 <prvAddNewTaskToReadyList+0xc8>)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800917c:	4b27      	ldr	r3, [pc, #156]	; (800921c <prvAddNewTaskToReadyList+0xc4>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	2b01      	cmp	r3, #1
 8009182:	d110      	bne.n	80091a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009184:	f000 fc16 	bl	80099b4 <prvInitialiseTaskLists>
 8009188:	e00d      	b.n	80091a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800918a:	4b26      	ldr	r3, [pc, #152]	; (8009224 <prvAddNewTaskToReadyList+0xcc>)
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d109      	bne.n	80091a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009192:	4b23      	ldr	r3, [pc, #140]	; (8009220 <prvAddNewTaskToReadyList+0xc8>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800919c:	429a      	cmp	r2, r3
 800919e:	d802      	bhi.n	80091a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80091a0:	4a1f      	ldr	r2, [pc, #124]	; (8009220 <prvAddNewTaskToReadyList+0xc8>)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80091a6:	4b20      	ldr	r3, [pc, #128]	; (8009228 <prvAddNewTaskToReadyList+0xd0>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	3301      	adds	r3, #1
 80091ac:	4a1e      	ldr	r2, [pc, #120]	; (8009228 <prvAddNewTaskToReadyList+0xd0>)
 80091ae:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80091b0:	4b1d      	ldr	r3, [pc, #116]	; (8009228 <prvAddNewTaskToReadyList+0xd0>)
 80091b2:	681a      	ldr	r2, [r3, #0]
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091bc:	4b1b      	ldr	r3, [pc, #108]	; (800922c <prvAddNewTaskToReadyList+0xd4>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	429a      	cmp	r2, r3
 80091c2:	d903      	bls.n	80091cc <prvAddNewTaskToReadyList+0x74>
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091c8:	4a18      	ldr	r2, [pc, #96]	; (800922c <prvAddNewTaskToReadyList+0xd4>)
 80091ca:	6013      	str	r3, [r2, #0]
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091d0:	4613      	mov	r3, r2
 80091d2:	009b      	lsls	r3, r3, #2
 80091d4:	4413      	add	r3, r2
 80091d6:	009b      	lsls	r3, r3, #2
 80091d8:	4a15      	ldr	r2, [pc, #84]	; (8009230 <prvAddNewTaskToReadyList+0xd8>)
 80091da:	441a      	add	r2, r3
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	3304      	adds	r3, #4
 80091e0:	4619      	mov	r1, r3
 80091e2:	4610      	mov	r0, r2
 80091e4:	f7ff f8d9 	bl	800839a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80091e8:	f001 fa2c 	bl	800a644 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80091ec:	4b0d      	ldr	r3, [pc, #52]	; (8009224 <prvAddNewTaskToReadyList+0xcc>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d00e      	beq.n	8009212 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80091f4:	4b0a      	ldr	r3, [pc, #40]	; (8009220 <prvAddNewTaskToReadyList+0xc8>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091fe:	429a      	cmp	r2, r3
 8009200:	d207      	bcs.n	8009212 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009202:	4b0c      	ldr	r3, [pc, #48]	; (8009234 <prvAddNewTaskToReadyList+0xdc>)
 8009204:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009208:	601a      	str	r2, [r3, #0]
 800920a:	f3bf 8f4f 	dsb	sy
 800920e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009212:	bf00      	nop
 8009214:	3708      	adds	r7, #8
 8009216:	46bd      	mov	sp, r7
 8009218:	bd80      	pop	{r7, pc}
 800921a:	bf00      	nop
 800921c:	2000156c 	.word	0x2000156c
 8009220:	20001098 	.word	0x20001098
 8009224:	20001578 	.word	0x20001578
 8009228:	20001588 	.word	0x20001588
 800922c:	20001574 	.word	0x20001574
 8009230:	2000109c 	.word	0x2000109c
 8009234:	e000ed04 	.word	0xe000ed04

08009238 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009238:	b580      	push	{r7, lr}
 800923a:	b084      	sub	sp, #16
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009240:	2300      	movs	r3, #0
 8009242:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d017      	beq.n	800927a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800924a:	4b13      	ldr	r3, [pc, #76]	; (8009298 <vTaskDelay+0x60>)
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d00a      	beq.n	8009268 <vTaskDelay+0x30>
	__asm volatile
 8009252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009256:	f383 8811 	msr	BASEPRI, r3
 800925a:	f3bf 8f6f 	isb	sy
 800925e:	f3bf 8f4f 	dsb	sy
 8009262:	60bb      	str	r3, [r7, #8]
}
 8009264:	bf00      	nop
 8009266:	e7fe      	b.n	8009266 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009268:	f000 f880 	bl	800936c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800926c:	2100      	movs	r1, #0
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	f000 fcea 	bl	8009c48 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009274:	f000 f888 	bl	8009388 <xTaskResumeAll>
 8009278:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d107      	bne.n	8009290 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009280:	4b06      	ldr	r3, [pc, #24]	; (800929c <vTaskDelay+0x64>)
 8009282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009286:	601a      	str	r2, [r3, #0]
 8009288:	f3bf 8f4f 	dsb	sy
 800928c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009290:	bf00      	nop
 8009292:	3710      	adds	r7, #16
 8009294:	46bd      	mov	sp, r7
 8009296:	bd80      	pop	{r7, pc}
 8009298:	20001594 	.word	0x20001594
 800929c:	e000ed04 	.word	0xe000ed04

080092a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b08a      	sub	sp, #40	; 0x28
 80092a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80092a6:	2300      	movs	r3, #0
 80092a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80092aa:	2300      	movs	r3, #0
 80092ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80092ae:	463a      	mov	r2, r7
 80092b0:	1d39      	adds	r1, r7, #4
 80092b2:	f107 0308 	add.w	r3, r7, #8
 80092b6:	4618      	mov	r0, r3
 80092b8:	f7ff f80e 	bl	80082d8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80092bc:	6839      	ldr	r1, [r7, #0]
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	68ba      	ldr	r2, [r7, #8]
 80092c2:	9202      	str	r2, [sp, #8]
 80092c4:	9301      	str	r3, [sp, #4]
 80092c6:	2300      	movs	r3, #0
 80092c8:	9300      	str	r3, [sp, #0]
 80092ca:	2300      	movs	r3, #0
 80092cc:	460a      	mov	r2, r1
 80092ce:	4921      	ldr	r1, [pc, #132]	; (8009354 <vTaskStartScheduler+0xb4>)
 80092d0:	4821      	ldr	r0, [pc, #132]	; (8009358 <vTaskStartScheduler+0xb8>)
 80092d2:	f7ff fe0f 	bl	8008ef4 <xTaskCreateStatic>
 80092d6:	4603      	mov	r3, r0
 80092d8:	4a20      	ldr	r2, [pc, #128]	; (800935c <vTaskStartScheduler+0xbc>)
 80092da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80092dc:	4b1f      	ldr	r3, [pc, #124]	; (800935c <vTaskStartScheduler+0xbc>)
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d002      	beq.n	80092ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80092e4:	2301      	movs	r3, #1
 80092e6:	617b      	str	r3, [r7, #20]
 80092e8:	e001      	b.n	80092ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80092ea:	2300      	movs	r3, #0
 80092ec:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80092ee:	697b      	ldr	r3, [r7, #20]
 80092f0:	2b01      	cmp	r3, #1
 80092f2:	d102      	bne.n	80092fa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80092f4:	f000 fcfc 	bl	8009cf0 <xTimerCreateTimerTask>
 80092f8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	2b01      	cmp	r3, #1
 80092fe:	d116      	bne.n	800932e <vTaskStartScheduler+0x8e>
	__asm volatile
 8009300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009304:	f383 8811 	msr	BASEPRI, r3
 8009308:	f3bf 8f6f 	isb	sy
 800930c:	f3bf 8f4f 	dsb	sy
 8009310:	613b      	str	r3, [r7, #16]
}
 8009312:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009314:	4b12      	ldr	r3, [pc, #72]	; (8009360 <vTaskStartScheduler+0xc0>)
 8009316:	f04f 32ff 	mov.w	r2, #4294967295
 800931a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800931c:	4b11      	ldr	r3, [pc, #68]	; (8009364 <vTaskStartScheduler+0xc4>)
 800931e:	2201      	movs	r2, #1
 8009320:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009322:	4b11      	ldr	r3, [pc, #68]	; (8009368 <vTaskStartScheduler+0xc8>)
 8009324:	2200      	movs	r2, #0
 8009326:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009328:	f001 f8ba 	bl	800a4a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800932c:	e00e      	b.n	800934c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800932e:	697b      	ldr	r3, [r7, #20]
 8009330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009334:	d10a      	bne.n	800934c <vTaskStartScheduler+0xac>
	__asm volatile
 8009336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800933a:	f383 8811 	msr	BASEPRI, r3
 800933e:	f3bf 8f6f 	isb	sy
 8009342:	f3bf 8f4f 	dsb	sy
 8009346:	60fb      	str	r3, [r7, #12]
}
 8009348:	bf00      	nop
 800934a:	e7fe      	b.n	800934a <vTaskStartScheduler+0xaa>
}
 800934c:	bf00      	nop
 800934e:	3718      	adds	r7, #24
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}
 8009354:	0800e674 	.word	0x0800e674
 8009358:	08009985 	.word	0x08009985
 800935c:	20001590 	.word	0x20001590
 8009360:	2000158c 	.word	0x2000158c
 8009364:	20001578 	.word	0x20001578
 8009368:	20001570 	.word	0x20001570

0800936c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800936c:	b480      	push	{r7}
 800936e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009370:	4b04      	ldr	r3, [pc, #16]	; (8009384 <vTaskSuspendAll+0x18>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	3301      	adds	r3, #1
 8009376:	4a03      	ldr	r2, [pc, #12]	; (8009384 <vTaskSuspendAll+0x18>)
 8009378:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800937a:	bf00      	nop
 800937c:	46bd      	mov	sp, r7
 800937e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009382:	4770      	bx	lr
 8009384:	20001594 	.word	0x20001594

08009388 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b084      	sub	sp, #16
 800938c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800938e:	2300      	movs	r3, #0
 8009390:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009392:	2300      	movs	r3, #0
 8009394:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009396:	4b42      	ldr	r3, [pc, #264]	; (80094a0 <xTaskResumeAll+0x118>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d10a      	bne.n	80093b4 <xTaskResumeAll+0x2c>
	__asm volatile
 800939e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093a2:	f383 8811 	msr	BASEPRI, r3
 80093a6:	f3bf 8f6f 	isb	sy
 80093aa:	f3bf 8f4f 	dsb	sy
 80093ae:	603b      	str	r3, [r7, #0]
}
 80093b0:	bf00      	nop
 80093b2:	e7fe      	b.n	80093b2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80093b4:	f001 f916 	bl	800a5e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80093b8:	4b39      	ldr	r3, [pc, #228]	; (80094a0 <xTaskResumeAll+0x118>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	3b01      	subs	r3, #1
 80093be:	4a38      	ldr	r2, [pc, #224]	; (80094a0 <xTaskResumeAll+0x118>)
 80093c0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093c2:	4b37      	ldr	r3, [pc, #220]	; (80094a0 <xTaskResumeAll+0x118>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d162      	bne.n	8009490 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80093ca:	4b36      	ldr	r3, [pc, #216]	; (80094a4 <xTaskResumeAll+0x11c>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d05e      	beq.n	8009490 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80093d2:	e02f      	b.n	8009434 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093d4:	4b34      	ldr	r3, [pc, #208]	; (80094a8 <xTaskResumeAll+0x120>)
 80093d6:	68db      	ldr	r3, [r3, #12]
 80093d8:	68db      	ldr	r3, [r3, #12]
 80093da:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	3318      	adds	r3, #24
 80093e0:	4618      	mov	r0, r3
 80093e2:	f7ff f837 	bl	8008454 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	3304      	adds	r3, #4
 80093ea:	4618      	mov	r0, r3
 80093ec:	f7ff f832 	bl	8008454 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093f4:	4b2d      	ldr	r3, [pc, #180]	; (80094ac <xTaskResumeAll+0x124>)
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	429a      	cmp	r2, r3
 80093fa:	d903      	bls.n	8009404 <xTaskResumeAll+0x7c>
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009400:	4a2a      	ldr	r2, [pc, #168]	; (80094ac <xTaskResumeAll+0x124>)
 8009402:	6013      	str	r3, [r2, #0]
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009408:	4613      	mov	r3, r2
 800940a:	009b      	lsls	r3, r3, #2
 800940c:	4413      	add	r3, r2
 800940e:	009b      	lsls	r3, r3, #2
 8009410:	4a27      	ldr	r2, [pc, #156]	; (80094b0 <xTaskResumeAll+0x128>)
 8009412:	441a      	add	r2, r3
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	3304      	adds	r3, #4
 8009418:	4619      	mov	r1, r3
 800941a:	4610      	mov	r0, r2
 800941c:	f7fe ffbd 	bl	800839a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009424:	4b23      	ldr	r3, [pc, #140]	; (80094b4 <xTaskResumeAll+0x12c>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800942a:	429a      	cmp	r2, r3
 800942c:	d302      	bcc.n	8009434 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800942e:	4b22      	ldr	r3, [pc, #136]	; (80094b8 <xTaskResumeAll+0x130>)
 8009430:	2201      	movs	r2, #1
 8009432:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009434:	4b1c      	ldr	r3, [pc, #112]	; (80094a8 <xTaskResumeAll+0x120>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d1cb      	bne.n	80093d4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d001      	beq.n	8009446 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009442:	f000 fb55 	bl	8009af0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009446:	4b1d      	ldr	r3, [pc, #116]	; (80094bc <xTaskResumeAll+0x134>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d010      	beq.n	8009474 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009452:	f000 f847 	bl	80094e4 <xTaskIncrementTick>
 8009456:	4603      	mov	r3, r0
 8009458:	2b00      	cmp	r3, #0
 800945a:	d002      	beq.n	8009462 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800945c:	4b16      	ldr	r3, [pc, #88]	; (80094b8 <xTaskResumeAll+0x130>)
 800945e:	2201      	movs	r2, #1
 8009460:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	3b01      	subs	r3, #1
 8009466:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d1f1      	bne.n	8009452 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800946e:	4b13      	ldr	r3, [pc, #76]	; (80094bc <xTaskResumeAll+0x134>)
 8009470:	2200      	movs	r2, #0
 8009472:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009474:	4b10      	ldr	r3, [pc, #64]	; (80094b8 <xTaskResumeAll+0x130>)
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d009      	beq.n	8009490 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800947c:	2301      	movs	r3, #1
 800947e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009480:	4b0f      	ldr	r3, [pc, #60]	; (80094c0 <xTaskResumeAll+0x138>)
 8009482:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009486:	601a      	str	r2, [r3, #0]
 8009488:	f3bf 8f4f 	dsb	sy
 800948c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009490:	f001 f8d8 	bl	800a644 <vPortExitCritical>

	return xAlreadyYielded;
 8009494:	68bb      	ldr	r3, [r7, #8]
}
 8009496:	4618      	mov	r0, r3
 8009498:	3710      	adds	r7, #16
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}
 800949e:	bf00      	nop
 80094a0:	20001594 	.word	0x20001594
 80094a4:	2000156c 	.word	0x2000156c
 80094a8:	2000152c 	.word	0x2000152c
 80094ac:	20001574 	.word	0x20001574
 80094b0:	2000109c 	.word	0x2000109c
 80094b4:	20001098 	.word	0x20001098
 80094b8:	20001580 	.word	0x20001580
 80094bc:	2000157c 	.word	0x2000157c
 80094c0:	e000ed04 	.word	0xe000ed04

080094c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80094c4:	b480      	push	{r7}
 80094c6:	b083      	sub	sp, #12
 80094c8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80094ca:	4b05      	ldr	r3, [pc, #20]	; (80094e0 <xTaskGetTickCount+0x1c>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80094d0:	687b      	ldr	r3, [r7, #4]
}
 80094d2:	4618      	mov	r0, r3
 80094d4:	370c      	adds	r7, #12
 80094d6:	46bd      	mov	sp, r7
 80094d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094dc:	4770      	bx	lr
 80094de:	bf00      	nop
 80094e0:	20001570 	.word	0x20001570

080094e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b086      	sub	sp, #24
 80094e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80094ea:	2300      	movs	r3, #0
 80094ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094ee:	4b4f      	ldr	r3, [pc, #316]	; (800962c <xTaskIncrementTick+0x148>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	f040 808f 	bne.w	8009616 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80094f8:	4b4d      	ldr	r3, [pc, #308]	; (8009630 <xTaskIncrementTick+0x14c>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	3301      	adds	r3, #1
 80094fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009500:	4a4b      	ldr	r2, [pc, #300]	; (8009630 <xTaskIncrementTick+0x14c>)
 8009502:	693b      	ldr	r3, [r7, #16]
 8009504:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009506:	693b      	ldr	r3, [r7, #16]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d120      	bne.n	800954e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800950c:	4b49      	ldr	r3, [pc, #292]	; (8009634 <xTaskIncrementTick+0x150>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d00a      	beq.n	800952c <xTaskIncrementTick+0x48>
	__asm volatile
 8009516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800951a:	f383 8811 	msr	BASEPRI, r3
 800951e:	f3bf 8f6f 	isb	sy
 8009522:	f3bf 8f4f 	dsb	sy
 8009526:	603b      	str	r3, [r7, #0]
}
 8009528:	bf00      	nop
 800952a:	e7fe      	b.n	800952a <xTaskIncrementTick+0x46>
 800952c:	4b41      	ldr	r3, [pc, #260]	; (8009634 <xTaskIncrementTick+0x150>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	60fb      	str	r3, [r7, #12]
 8009532:	4b41      	ldr	r3, [pc, #260]	; (8009638 <xTaskIncrementTick+0x154>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a3f      	ldr	r2, [pc, #252]	; (8009634 <xTaskIncrementTick+0x150>)
 8009538:	6013      	str	r3, [r2, #0]
 800953a:	4a3f      	ldr	r2, [pc, #252]	; (8009638 <xTaskIncrementTick+0x154>)
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	6013      	str	r3, [r2, #0]
 8009540:	4b3e      	ldr	r3, [pc, #248]	; (800963c <xTaskIncrementTick+0x158>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	3301      	adds	r3, #1
 8009546:	4a3d      	ldr	r2, [pc, #244]	; (800963c <xTaskIncrementTick+0x158>)
 8009548:	6013      	str	r3, [r2, #0]
 800954a:	f000 fad1 	bl	8009af0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800954e:	4b3c      	ldr	r3, [pc, #240]	; (8009640 <xTaskIncrementTick+0x15c>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	693a      	ldr	r2, [r7, #16]
 8009554:	429a      	cmp	r2, r3
 8009556:	d349      	bcc.n	80095ec <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009558:	4b36      	ldr	r3, [pc, #216]	; (8009634 <xTaskIncrementTick+0x150>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d104      	bne.n	800956c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009562:	4b37      	ldr	r3, [pc, #220]	; (8009640 <xTaskIncrementTick+0x15c>)
 8009564:	f04f 32ff 	mov.w	r2, #4294967295
 8009568:	601a      	str	r2, [r3, #0]
					break;
 800956a:	e03f      	b.n	80095ec <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800956c:	4b31      	ldr	r3, [pc, #196]	; (8009634 <xTaskIncrementTick+0x150>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	68db      	ldr	r3, [r3, #12]
 8009572:	68db      	ldr	r3, [r3, #12]
 8009574:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	685b      	ldr	r3, [r3, #4]
 800957a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800957c:	693a      	ldr	r2, [r7, #16]
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	429a      	cmp	r2, r3
 8009582:	d203      	bcs.n	800958c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009584:	4a2e      	ldr	r2, [pc, #184]	; (8009640 <xTaskIncrementTick+0x15c>)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800958a:	e02f      	b.n	80095ec <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	3304      	adds	r3, #4
 8009590:	4618      	mov	r0, r3
 8009592:	f7fe ff5f 	bl	8008454 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800959a:	2b00      	cmp	r3, #0
 800959c:	d004      	beq.n	80095a8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	3318      	adds	r3, #24
 80095a2:	4618      	mov	r0, r3
 80095a4:	f7fe ff56 	bl	8008454 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095ac:	4b25      	ldr	r3, [pc, #148]	; (8009644 <xTaskIncrementTick+0x160>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	429a      	cmp	r2, r3
 80095b2:	d903      	bls.n	80095bc <xTaskIncrementTick+0xd8>
 80095b4:	68bb      	ldr	r3, [r7, #8]
 80095b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095b8:	4a22      	ldr	r2, [pc, #136]	; (8009644 <xTaskIncrementTick+0x160>)
 80095ba:	6013      	str	r3, [r2, #0]
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095c0:	4613      	mov	r3, r2
 80095c2:	009b      	lsls	r3, r3, #2
 80095c4:	4413      	add	r3, r2
 80095c6:	009b      	lsls	r3, r3, #2
 80095c8:	4a1f      	ldr	r2, [pc, #124]	; (8009648 <xTaskIncrementTick+0x164>)
 80095ca:	441a      	add	r2, r3
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	3304      	adds	r3, #4
 80095d0:	4619      	mov	r1, r3
 80095d2:	4610      	mov	r0, r2
 80095d4:	f7fe fee1 	bl	800839a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095dc:	4b1b      	ldr	r3, [pc, #108]	; (800964c <xTaskIncrementTick+0x168>)
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095e2:	429a      	cmp	r2, r3
 80095e4:	d3b8      	bcc.n	8009558 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80095e6:	2301      	movs	r3, #1
 80095e8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80095ea:	e7b5      	b.n	8009558 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80095ec:	4b17      	ldr	r3, [pc, #92]	; (800964c <xTaskIncrementTick+0x168>)
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095f2:	4915      	ldr	r1, [pc, #84]	; (8009648 <xTaskIncrementTick+0x164>)
 80095f4:	4613      	mov	r3, r2
 80095f6:	009b      	lsls	r3, r3, #2
 80095f8:	4413      	add	r3, r2
 80095fa:	009b      	lsls	r3, r3, #2
 80095fc:	440b      	add	r3, r1
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	2b01      	cmp	r3, #1
 8009602:	d901      	bls.n	8009608 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009604:	2301      	movs	r3, #1
 8009606:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009608:	4b11      	ldr	r3, [pc, #68]	; (8009650 <xTaskIncrementTick+0x16c>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d007      	beq.n	8009620 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009610:	2301      	movs	r3, #1
 8009612:	617b      	str	r3, [r7, #20]
 8009614:	e004      	b.n	8009620 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009616:	4b0f      	ldr	r3, [pc, #60]	; (8009654 <xTaskIncrementTick+0x170>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	3301      	adds	r3, #1
 800961c:	4a0d      	ldr	r2, [pc, #52]	; (8009654 <xTaskIncrementTick+0x170>)
 800961e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009620:	697b      	ldr	r3, [r7, #20]
}
 8009622:	4618      	mov	r0, r3
 8009624:	3718      	adds	r7, #24
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}
 800962a:	bf00      	nop
 800962c:	20001594 	.word	0x20001594
 8009630:	20001570 	.word	0x20001570
 8009634:	20001524 	.word	0x20001524
 8009638:	20001528 	.word	0x20001528
 800963c:	20001584 	.word	0x20001584
 8009640:	2000158c 	.word	0x2000158c
 8009644:	20001574 	.word	0x20001574
 8009648:	2000109c 	.word	0x2000109c
 800964c:	20001098 	.word	0x20001098
 8009650:	20001580 	.word	0x20001580
 8009654:	2000157c 	.word	0x2000157c

08009658 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009658:	b480      	push	{r7}
 800965a:	b085      	sub	sp, #20
 800965c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800965e:	4b28      	ldr	r3, [pc, #160]	; (8009700 <vTaskSwitchContext+0xa8>)
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d003      	beq.n	800966e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009666:	4b27      	ldr	r3, [pc, #156]	; (8009704 <vTaskSwitchContext+0xac>)
 8009668:	2201      	movs	r2, #1
 800966a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800966c:	e041      	b.n	80096f2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800966e:	4b25      	ldr	r3, [pc, #148]	; (8009704 <vTaskSwitchContext+0xac>)
 8009670:	2200      	movs	r2, #0
 8009672:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009674:	4b24      	ldr	r3, [pc, #144]	; (8009708 <vTaskSwitchContext+0xb0>)
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	60fb      	str	r3, [r7, #12]
 800967a:	e010      	b.n	800969e <vTaskSwitchContext+0x46>
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d10a      	bne.n	8009698 <vTaskSwitchContext+0x40>
	__asm volatile
 8009682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009686:	f383 8811 	msr	BASEPRI, r3
 800968a:	f3bf 8f6f 	isb	sy
 800968e:	f3bf 8f4f 	dsb	sy
 8009692:	607b      	str	r3, [r7, #4]
}
 8009694:	bf00      	nop
 8009696:	e7fe      	b.n	8009696 <vTaskSwitchContext+0x3e>
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	3b01      	subs	r3, #1
 800969c:	60fb      	str	r3, [r7, #12]
 800969e:	491b      	ldr	r1, [pc, #108]	; (800970c <vTaskSwitchContext+0xb4>)
 80096a0:	68fa      	ldr	r2, [r7, #12]
 80096a2:	4613      	mov	r3, r2
 80096a4:	009b      	lsls	r3, r3, #2
 80096a6:	4413      	add	r3, r2
 80096a8:	009b      	lsls	r3, r3, #2
 80096aa:	440b      	add	r3, r1
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d0e4      	beq.n	800967c <vTaskSwitchContext+0x24>
 80096b2:	68fa      	ldr	r2, [r7, #12]
 80096b4:	4613      	mov	r3, r2
 80096b6:	009b      	lsls	r3, r3, #2
 80096b8:	4413      	add	r3, r2
 80096ba:	009b      	lsls	r3, r3, #2
 80096bc:	4a13      	ldr	r2, [pc, #76]	; (800970c <vTaskSwitchContext+0xb4>)
 80096be:	4413      	add	r3, r2
 80096c0:	60bb      	str	r3, [r7, #8]
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	685b      	ldr	r3, [r3, #4]
 80096c6:	685a      	ldr	r2, [r3, #4]
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	605a      	str	r2, [r3, #4]
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	685a      	ldr	r2, [r3, #4]
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	3308      	adds	r3, #8
 80096d4:	429a      	cmp	r2, r3
 80096d6:	d104      	bne.n	80096e2 <vTaskSwitchContext+0x8a>
 80096d8:	68bb      	ldr	r3, [r7, #8]
 80096da:	685b      	ldr	r3, [r3, #4]
 80096dc:	685a      	ldr	r2, [r3, #4]
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	605a      	str	r2, [r3, #4]
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	685b      	ldr	r3, [r3, #4]
 80096e6:	68db      	ldr	r3, [r3, #12]
 80096e8:	4a09      	ldr	r2, [pc, #36]	; (8009710 <vTaskSwitchContext+0xb8>)
 80096ea:	6013      	str	r3, [r2, #0]
 80096ec:	4a06      	ldr	r2, [pc, #24]	; (8009708 <vTaskSwitchContext+0xb0>)
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	6013      	str	r3, [r2, #0]
}
 80096f2:	bf00      	nop
 80096f4:	3714      	adds	r7, #20
 80096f6:	46bd      	mov	sp, r7
 80096f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fc:	4770      	bx	lr
 80096fe:	bf00      	nop
 8009700:	20001594 	.word	0x20001594
 8009704:	20001580 	.word	0x20001580
 8009708:	20001574 	.word	0x20001574
 800970c:	2000109c 	.word	0x2000109c
 8009710:	20001098 	.word	0x20001098

08009714 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b084      	sub	sp, #16
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
 800971c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d10a      	bne.n	800973a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009728:	f383 8811 	msr	BASEPRI, r3
 800972c:	f3bf 8f6f 	isb	sy
 8009730:	f3bf 8f4f 	dsb	sy
 8009734:	60fb      	str	r3, [r7, #12]
}
 8009736:	bf00      	nop
 8009738:	e7fe      	b.n	8009738 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800973a:	4b07      	ldr	r3, [pc, #28]	; (8009758 <vTaskPlaceOnEventList+0x44>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	3318      	adds	r3, #24
 8009740:	4619      	mov	r1, r3
 8009742:	6878      	ldr	r0, [r7, #4]
 8009744:	f7fe fe4d 	bl	80083e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009748:	2101      	movs	r1, #1
 800974a:	6838      	ldr	r0, [r7, #0]
 800974c:	f000 fa7c 	bl	8009c48 <prvAddCurrentTaskToDelayedList>
}
 8009750:	bf00      	nop
 8009752:	3710      	adds	r7, #16
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}
 8009758:	20001098 	.word	0x20001098

0800975c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800975c:	b580      	push	{r7, lr}
 800975e:	b086      	sub	sp, #24
 8009760:	af00      	add	r7, sp, #0
 8009762:	60f8      	str	r0, [r7, #12]
 8009764:	60b9      	str	r1, [r7, #8]
 8009766:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d10a      	bne.n	8009784 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800976e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009772:	f383 8811 	msr	BASEPRI, r3
 8009776:	f3bf 8f6f 	isb	sy
 800977a:	f3bf 8f4f 	dsb	sy
 800977e:	617b      	str	r3, [r7, #20]
}
 8009780:	bf00      	nop
 8009782:	e7fe      	b.n	8009782 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009784:	4b0a      	ldr	r3, [pc, #40]	; (80097b0 <vTaskPlaceOnEventListRestricted+0x54>)
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	3318      	adds	r3, #24
 800978a:	4619      	mov	r1, r3
 800978c:	68f8      	ldr	r0, [r7, #12]
 800978e:	f7fe fe04 	bl	800839a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d002      	beq.n	800979e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009798:	f04f 33ff 	mov.w	r3, #4294967295
 800979c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800979e:	6879      	ldr	r1, [r7, #4]
 80097a0:	68b8      	ldr	r0, [r7, #8]
 80097a2:	f000 fa51 	bl	8009c48 <prvAddCurrentTaskToDelayedList>
	}
 80097a6:	bf00      	nop
 80097a8:	3718      	adds	r7, #24
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}
 80097ae:	bf00      	nop
 80097b0:	20001098 	.word	0x20001098

080097b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b086      	sub	sp, #24
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	68db      	ldr	r3, [r3, #12]
 80097c0:	68db      	ldr	r3, [r3, #12]
 80097c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80097c4:	693b      	ldr	r3, [r7, #16]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d10a      	bne.n	80097e0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80097ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ce:	f383 8811 	msr	BASEPRI, r3
 80097d2:	f3bf 8f6f 	isb	sy
 80097d6:	f3bf 8f4f 	dsb	sy
 80097da:	60fb      	str	r3, [r7, #12]
}
 80097dc:	bf00      	nop
 80097de:	e7fe      	b.n	80097de <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80097e0:	693b      	ldr	r3, [r7, #16]
 80097e2:	3318      	adds	r3, #24
 80097e4:	4618      	mov	r0, r3
 80097e6:	f7fe fe35 	bl	8008454 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097ea:	4b1e      	ldr	r3, [pc, #120]	; (8009864 <xTaskRemoveFromEventList+0xb0>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d11d      	bne.n	800982e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80097f2:	693b      	ldr	r3, [r7, #16]
 80097f4:	3304      	adds	r3, #4
 80097f6:	4618      	mov	r0, r3
 80097f8:	f7fe fe2c 	bl	8008454 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009800:	4b19      	ldr	r3, [pc, #100]	; (8009868 <xTaskRemoveFromEventList+0xb4>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	429a      	cmp	r2, r3
 8009806:	d903      	bls.n	8009810 <xTaskRemoveFromEventList+0x5c>
 8009808:	693b      	ldr	r3, [r7, #16]
 800980a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800980c:	4a16      	ldr	r2, [pc, #88]	; (8009868 <xTaskRemoveFromEventList+0xb4>)
 800980e:	6013      	str	r3, [r2, #0]
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009814:	4613      	mov	r3, r2
 8009816:	009b      	lsls	r3, r3, #2
 8009818:	4413      	add	r3, r2
 800981a:	009b      	lsls	r3, r3, #2
 800981c:	4a13      	ldr	r2, [pc, #76]	; (800986c <xTaskRemoveFromEventList+0xb8>)
 800981e:	441a      	add	r2, r3
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	3304      	adds	r3, #4
 8009824:	4619      	mov	r1, r3
 8009826:	4610      	mov	r0, r2
 8009828:	f7fe fdb7 	bl	800839a <vListInsertEnd>
 800982c:	e005      	b.n	800983a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800982e:	693b      	ldr	r3, [r7, #16]
 8009830:	3318      	adds	r3, #24
 8009832:	4619      	mov	r1, r3
 8009834:	480e      	ldr	r0, [pc, #56]	; (8009870 <xTaskRemoveFromEventList+0xbc>)
 8009836:	f7fe fdb0 	bl	800839a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800983a:	693b      	ldr	r3, [r7, #16]
 800983c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800983e:	4b0d      	ldr	r3, [pc, #52]	; (8009874 <xTaskRemoveFromEventList+0xc0>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009844:	429a      	cmp	r2, r3
 8009846:	d905      	bls.n	8009854 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009848:	2301      	movs	r3, #1
 800984a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800984c:	4b0a      	ldr	r3, [pc, #40]	; (8009878 <xTaskRemoveFromEventList+0xc4>)
 800984e:	2201      	movs	r2, #1
 8009850:	601a      	str	r2, [r3, #0]
 8009852:	e001      	b.n	8009858 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009854:	2300      	movs	r3, #0
 8009856:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009858:	697b      	ldr	r3, [r7, #20]
}
 800985a:	4618      	mov	r0, r3
 800985c:	3718      	adds	r7, #24
 800985e:	46bd      	mov	sp, r7
 8009860:	bd80      	pop	{r7, pc}
 8009862:	bf00      	nop
 8009864:	20001594 	.word	0x20001594
 8009868:	20001574 	.word	0x20001574
 800986c:	2000109c 	.word	0x2000109c
 8009870:	2000152c 	.word	0x2000152c
 8009874:	20001098 	.word	0x20001098
 8009878:	20001580 	.word	0x20001580

0800987c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800987c:	b480      	push	{r7}
 800987e:	b083      	sub	sp, #12
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009884:	4b06      	ldr	r3, [pc, #24]	; (80098a0 <vTaskInternalSetTimeOutState+0x24>)
 8009886:	681a      	ldr	r2, [r3, #0]
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800988c:	4b05      	ldr	r3, [pc, #20]	; (80098a4 <vTaskInternalSetTimeOutState+0x28>)
 800988e:	681a      	ldr	r2, [r3, #0]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	605a      	str	r2, [r3, #4]
}
 8009894:	bf00      	nop
 8009896:	370c      	adds	r7, #12
 8009898:	46bd      	mov	sp, r7
 800989a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989e:	4770      	bx	lr
 80098a0:	20001584 	.word	0x20001584
 80098a4:	20001570 	.word	0x20001570

080098a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b088      	sub	sp, #32
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
 80098b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d10a      	bne.n	80098ce <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80098b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098bc:	f383 8811 	msr	BASEPRI, r3
 80098c0:	f3bf 8f6f 	isb	sy
 80098c4:	f3bf 8f4f 	dsb	sy
 80098c8:	613b      	str	r3, [r7, #16]
}
 80098ca:	bf00      	nop
 80098cc:	e7fe      	b.n	80098cc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d10a      	bne.n	80098ea <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80098d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098d8:	f383 8811 	msr	BASEPRI, r3
 80098dc:	f3bf 8f6f 	isb	sy
 80098e0:	f3bf 8f4f 	dsb	sy
 80098e4:	60fb      	str	r3, [r7, #12]
}
 80098e6:	bf00      	nop
 80098e8:	e7fe      	b.n	80098e8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80098ea:	f000 fe7b 	bl	800a5e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80098ee:	4b1d      	ldr	r3, [pc, #116]	; (8009964 <xTaskCheckForTimeOut+0xbc>)
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	69ba      	ldr	r2, [r7, #24]
 80098fa:	1ad3      	subs	r3, r2, r3
 80098fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009906:	d102      	bne.n	800990e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009908:	2300      	movs	r3, #0
 800990a:	61fb      	str	r3, [r7, #28]
 800990c:	e023      	b.n	8009956 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681a      	ldr	r2, [r3, #0]
 8009912:	4b15      	ldr	r3, [pc, #84]	; (8009968 <xTaskCheckForTimeOut+0xc0>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	429a      	cmp	r2, r3
 8009918:	d007      	beq.n	800992a <xTaskCheckForTimeOut+0x82>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	685b      	ldr	r3, [r3, #4]
 800991e:	69ba      	ldr	r2, [r7, #24]
 8009920:	429a      	cmp	r2, r3
 8009922:	d302      	bcc.n	800992a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009924:	2301      	movs	r3, #1
 8009926:	61fb      	str	r3, [r7, #28]
 8009928:	e015      	b.n	8009956 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	697a      	ldr	r2, [r7, #20]
 8009930:	429a      	cmp	r2, r3
 8009932:	d20b      	bcs.n	800994c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	681a      	ldr	r2, [r3, #0]
 8009938:	697b      	ldr	r3, [r7, #20]
 800993a:	1ad2      	subs	r2, r2, r3
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	f7ff ff9b 	bl	800987c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009946:	2300      	movs	r3, #0
 8009948:	61fb      	str	r3, [r7, #28]
 800994a:	e004      	b.n	8009956 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	2200      	movs	r2, #0
 8009950:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009952:	2301      	movs	r3, #1
 8009954:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009956:	f000 fe75 	bl	800a644 <vPortExitCritical>

	return xReturn;
 800995a:	69fb      	ldr	r3, [r7, #28]
}
 800995c:	4618      	mov	r0, r3
 800995e:	3720      	adds	r7, #32
 8009960:	46bd      	mov	sp, r7
 8009962:	bd80      	pop	{r7, pc}
 8009964:	20001570 	.word	0x20001570
 8009968:	20001584 	.word	0x20001584

0800996c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800996c:	b480      	push	{r7}
 800996e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009970:	4b03      	ldr	r3, [pc, #12]	; (8009980 <vTaskMissedYield+0x14>)
 8009972:	2201      	movs	r2, #1
 8009974:	601a      	str	r2, [r3, #0]
}
 8009976:	bf00      	nop
 8009978:	46bd      	mov	sp, r7
 800997a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997e:	4770      	bx	lr
 8009980:	20001580 	.word	0x20001580

08009984 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b082      	sub	sp, #8
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800998c:	f000 f852 	bl	8009a34 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009990:	4b06      	ldr	r3, [pc, #24]	; (80099ac <prvIdleTask+0x28>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	2b01      	cmp	r3, #1
 8009996:	d9f9      	bls.n	800998c <prvIdleTask+0x8>
			{
				taskYIELD();
 8009998:	4b05      	ldr	r3, [pc, #20]	; (80099b0 <prvIdleTask+0x2c>)
 800999a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800999e:	601a      	str	r2, [r3, #0]
 80099a0:	f3bf 8f4f 	dsb	sy
 80099a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80099a8:	e7f0      	b.n	800998c <prvIdleTask+0x8>
 80099aa:	bf00      	nop
 80099ac:	2000109c 	.word	0x2000109c
 80099b0:	e000ed04 	.word	0xe000ed04

080099b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b082      	sub	sp, #8
 80099b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80099ba:	2300      	movs	r3, #0
 80099bc:	607b      	str	r3, [r7, #4]
 80099be:	e00c      	b.n	80099da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80099c0:	687a      	ldr	r2, [r7, #4]
 80099c2:	4613      	mov	r3, r2
 80099c4:	009b      	lsls	r3, r3, #2
 80099c6:	4413      	add	r3, r2
 80099c8:	009b      	lsls	r3, r3, #2
 80099ca:	4a12      	ldr	r2, [pc, #72]	; (8009a14 <prvInitialiseTaskLists+0x60>)
 80099cc:	4413      	add	r3, r2
 80099ce:	4618      	mov	r0, r3
 80099d0:	f7fe fcb6 	bl	8008340 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	3301      	adds	r3, #1
 80099d8:	607b      	str	r3, [r7, #4]
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2b37      	cmp	r3, #55	; 0x37
 80099de:	d9ef      	bls.n	80099c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80099e0:	480d      	ldr	r0, [pc, #52]	; (8009a18 <prvInitialiseTaskLists+0x64>)
 80099e2:	f7fe fcad 	bl	8008340 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80099e6:	480d      	ldr	r0, [pc, #52]	; (8009a1c <prvInitialiseTaskLists+0x68>)
 80099e8:	f7fe fcaa 	bl	8008340 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80099ec:	480c      	ldr	r0, [pc, #48]	; (8009a20 <prvInitialiseTaskLists+0x6c>)
 80099ee:	f7fe fca7 	bl	8008340 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80099f2:	480c      	ldr	r0, [pc, #48]	; (8009a24 <prvInitialiseTaskLists+0x70>)
 80099f4:	f7fe fca4 	bl	8008340 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80099f8:	480b      	ldr	r0, [pc, #44]	; (8009a28 <prvInitialiseTaskLists+0x74>)
 80099fa:	f7fe fca1 	bl	8008340 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80099fe:	4b0b      	ldr	r3, [pc, #44]	; (8009a2c <prvInitialiseTaskLists+0x78>)
 8009a00:	4a05      	ldr	r2, [pc, #20]	; (8009a18 <prvInitialiseTaskLists+0x64>)
 8009a02:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009a04:	4b0a      	ldr	r3, [pc, #40]	; (8009a30 <prvInitialiseTaskLists+0x7c>)
 8009a06:	4a05      	ldr	r2, [pc, #20]	; (8009a1c <prvInitialiseTaskLists+0x68>)
 8009a08:	601a      	str	r2, [r3, #0]
}
 8009a0a:	bf00      	nop
 8009a0c:	3708      	adds	r7, #8
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}
 8009a12:	bf00      	nop
 8009a14:	2000109c 	.word	0x2000109c
 8009a18:	200014fc 	.word	0x200014fc
 8009a1c:	20001510 	.word	0x20001510
 8009a20:	2000152c 	.word	0x2000152c
 8009a24:	20001540 	.word	0x20001540
 8009a28:	20001558 	.word	0x20001558
 8009a2c:	20001524 	.word	0x20001524
 8009a30:	20001528 	.word	0x20001528

08009a34 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b082      	sub	sp, #8
 8009a38:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009a3a:	e019      	b.n	8009a70 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009a3c:	f000 fdd2 	bl	800a5e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a40:	4b10      	ldr	r3, [pc, #64]	; (8009a84 <prvCheckTasksWaitingTermination+0x50>)
 8009a42:	68db      	ldr	r3, [r3, #12]
 8009a44:	68db      	ldr	r3, [r3, #12]
 8009a46:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	3304      	adds	r3, #4
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	f7fe fd01 	bl	8008454 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009a52:	4b0d      	ldr	r3, [pc, #52]	; (8009a88 <prvCheckTasksWaitingTermination+0x54>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	3b01      	subs	r3, #1
 8009a58:	4a0b      	ldr	r2, [pc, #44]	; (8009a88 <prvCheckTasksWaitingTermination+0x54>)
 8009a5a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009a5c:	4b0b      	ldr	r3, [pc, #44]	; (8009a8c <prvCheckTasksWaitingTermination+0x58>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	3b01      	subs	r3, #1
 8009a62:	4a0a      	ldr	r2, [pc, #40]	; (8009a8c <prvCheckTasksWaitingTermination+0x58>)
 8009a64:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009a66:	f000 fded 	bl	800a644 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f000 f810 	bl	8009a90 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009a70:	4b06      	ldr	r3, [pc, #24]	; (8009a8c <prvCheckTasksWaitingTermination+0x58>)
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d1e1      	bne.n	8009a3c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009a78:	bf00      	nop
 8009a7a:	bf00      	nop
 8009a7c:	3708      	adds	r7, #8
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}
 8009a82:	bf00      	nop
 8009a84:	20001540 	.word	0x20001540
 8009a88:	2000156c 	.word	0x2000156c
 8009a8c:	20001554 	.word	0x20001554

08009a90 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b084      	sub	sp, #16
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d108      	bne.n	8009ab4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	f000 ff8a 	bl	800a9c0 <vPortFree>
				vPortFree( pxTCB );
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f000 ff87 	bl	800a9c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009ab2:	e018      	b.n	8009ae6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009aba:	2b01      	cmp	r3, #1
 8009abc:	d103      	bne.n	8009ac6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009abe:	6878      	ldr	r0, [r7, #4]
 8009ac0:	f000 ff7e 	bl	800a9c0 <vPortFree>
	}
 8009ac4:	e00f      	b.n	8009ae6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009acc:	2b02      	cmp	r3, #2
 8009ace:	d00a      	beq.n	8009ae6 <prvDeleteTCB+0x56>
	__asm volatile
 8009ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad4:	f383 8811 	msr	BASEPRI, r3
 8009ad8:	f3bf 8f6f 	isb	sy
 8009adc:	f3bf 8f4f 	dsb	sy
 8009ae0:	60fb      	str	r3, [r7, #12]
}
 8009ae2:	bf00      	nop
 8009ae4:	e7fe      	b.n	8009ae4 <prvDeleteTCB+0x54>
	}
 8009ae6:	bf00      	nop
 8009ae8:	3710      	adds	r7, #16
 8009aea:	46bd      	mov	sp, r7
 8009aec:	bd80      	pop	{r7, pc}
	...

08009af0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009af0:	b480      	push	{r7}
 8009af2:	b083      	sub	sp, #12
 8009af4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009af6:	4b0c      	ldr	r3, [pc, #48]	; (8009b28 <prvResetNextTaskUnblockTime+0x38>)
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d104      	bne.n	8009b0a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009b00:	4b0a      	ldr	r3, [pc, #40]	; (8009b2c <prvResetNextTaskUnblockTime+0x3c>)
 8009b02:	f04f 32ff 	mov.w	r2, #4294967295
 8009b06:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009b08:	e008      	b.n	8009b1c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b0a:	4b07      	ldr	r3, [pc, #28]	; (8009b28 <prvResetNextTaskUnblockTime+0x38>)
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	68db      	ldr	r3, [r3, #12]
 8009b10:	68db      	ldr	r3, [r3, #12]
 8009b12:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	685b      	ldr	r3, [r3, #4]
 8009b18:	4a04      	ldr	r2, [pc, #16]	; (8009b2c <prvResetNextTaskUnblockTime+0x3c>)
 8009b1a:	6013      	str	r3, [r2, #0]
}
 8009b1c:	bf00      	nop
 8009b1e:	370c      	adds	r7, #12
 8009b20:	46bd      	mov	sp, r7
 8009b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b26:	4770      	bx	lr
 8009b28:	20001524 	.word	0x20001524
 8009b2c:	2000158c 	.word	0x2000158c

08009b30 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009b30:	b480      	push	{r7}
 8009b32:	b083      	sub	sp, #12
 8009b34:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009b36:	4b0b      	ldr	r3, [pc, #44]	; (8009b64 <xTaskGetSchedulerState+0x34>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d102      	bne.n	8009b44 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009b3e:	2301      	movs	r3, #1
 8009b40:	607b      	str	r3, [r7, #4]
 8009b42:	e008      	b.n	8009b56 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b44:	4b08      	ldr	r3, [pc, #32]	; (8009b68 <xTaskGetSchedulerState+0x38>)
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d102      	bne.n	8009b52 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009b4c:	2302      	movs	r3, #2
 8009b4e:	607b      	str	r3, [r7, #4]
 8009b50:	e001      	b.n	8009b56 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009b52:	2300      	movs	r3, #0
 8009b54:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009b56:	687b      	ldr	r3, [r7, #4]
	}
 8009b58:	4618      	mov	r0, r3
 8009b5a:	370c      	adds	r7, #12
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b62:	4770      	bx	lr
 8009b64:	20001578 	.word	0x20001578
 8009b68:	20001594 	.word	0x20001594

08009b6c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b086      	sub	sp, #24
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009b78:	2300      	movs	r3, #0
 8009b7a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d056      	beq.n	8009c30 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009b82:	4b2e      	ldr	r3, [pc, #184]	; (8009c3c <xTaskPriorityDisinherit+0xd0>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	693a      	ldr	r2, [r7, #16]
 8009b88:	429a      	cmp	r2, r3
 8009b8a:	d00a      	beq.n	8009ba2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b90:	f383 8811 	msr	BASEPRI, r3
 8009b94:	f3bf 8f6f 	isb	sy
 8009b98:	f3bf 8f4f 	dsb	sy
 8009b9c:	60fb      	str	r3, [r7, #12]
}
 8009b9e:	bf00      	nop
 8009ba0:	e7fe      	b.n	8009ba0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009ba2:	693b      	ldr	r3, [r7, #16]
 8009ba4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d10a      	bne.n	8009bc0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bae:	f383 8811 	msr	BASEPRI, r3
 8009bb2:	f3bf 8f6f 	isb	sy
 8009bb6:	f3bf 8f4f 	dsb	sy
 8009bba:	60bb      	str	r3, [r7, #8]
}
 8009bbc:	bf00      	nop
 8009bbe:	e7fe      	b.n	8009bbe <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009bc0:	693b      	ldr	r3, [r7, #16]
 8009bc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009bc4:	1e5a      	subs	r2, r3, #1
 8009bc6:	693b      	ldr	r3, [r7, #16]
 8009bc8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009bca:	693b      	ldr	r3, [r7, #16]
 8009bcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009bd2:	429a      	cmp	r2, r3
 8009bd4:	d02c      	beq.n	8009c30 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009bd6:	693b      	ldr	r3, [r7, #16]
 8009bd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d128      	bne.n	8009c30 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009bde:	693b      	ldr	r3, [r7, #16]
 8009be0:	3304      	adds	r3, #4
 8009be2:	4618      	mov	r0, r3
 8009be4:	f7fe fc36 	bl	8008454 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009be8:	693b      	ldr	r3, [r7, #16]
 8009bea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bf4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009bf8:	693b      	ldr	r3, [r7, #16]
 8009bfa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009bfc:	693b      	ldr	r3, [r7, #16]
 8009bfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c00:	4b0f      	ldr	r3, [pc, #60]	; (8009c40 <xTaskPriorityDisinherit+0xd4>)
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	429a      	cmp	r2, r3
 8009c06:	d903      	bls.n	8009c10 <xTaskPriorityDisinherit+0xa4>
 8009c08:	693b      	ldr	r3, [r7, #16]
 8009c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c0c:	4a0c      	ldr	r2, [pc, #48]	; (8009c40 <xTaskPriorityDisinherit+0xd4>)
 8009c0e:	6013      	str	r3, [r2, #0]
 8009c10:	693b      	ldr	r3, [r7, #16]
 8009c12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c14:	4613      	mov	r3, r2
 8009c16:	009b      	lsls	r3, r3, #2
 8009c18:	4413      	add	r3, r2
 8009c1a:	009b      	lsls	r3, r3, #2
 8009c1c:	4a09      	ldr	r2, [pc, #36]	; (8009c44 <xTaskPriorityDisinherit+0xd8>)
 8009c1e:	441a      	add	r2, r3
 8009c20:	693b      	ldr	r3, [r7, #16]
 8009c22:	3304      	adds	r3, #4
 8009c24:	4619      	mov	r1, r3
 8009c26:	4610      	mov	r0, r2
 8009c28:	f7fe fbb7 	bl	800839a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009c2c:	2301      	movs	r3, #1
 8009c2e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009c30:	697b      	ldr	r3, [r7, #20]
	}
 8009c32:	4618      	mov	r0, r3
 8009c34:	3718      	adds	r7, #24
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}
 8009c3a:	bf00      	nop
 8009c3c:	20001098 	.word	0x20001098
 8009c40:	20001574 	.word	0x20001574
 8009c44:	2000109c 	.word	0x2000109c

08009c48 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b084      	sub	sp, #16
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
 8009c50:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009c52:	4b21      	ldr	r3, [pc, #132]	; (8009cd8 <prvAddCurrentTaskToDelayedList+0x90>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c58:	4b20      	ldr	r3, [pc, #128]	; (8009cdc <prvAddCurrentTaskToDelayedList+0x94>)
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	3304      	adds	r3, #4
 8009c5e:	4618      	mov	r0, r3
 8009c60:	f7fe fbf8 	bl	8008454 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c6a:	d10a      	bne.n	8009c82 <prvAddCurrentTaskToDelayedList+0x3a>
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d007      	beq.n	8009c82 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c72:	4b1a      	ldr	r3, [pc, #104]	; (8009cdc <prvAddCurrentTaskToDelayedList+0x94>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	3304      	adds	r3, #4
 8009c78:	4619      	mov	r1, r3
 8009c7a:	4819      	ldr	r0, [pc, #100]	; (8009ce0 <prvAddCurrentTaskToDelayedList+0x98>)
 8009c7c:	f7fe fb8d 	bl	800839a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009c80:	e026      	b.n	8009cd0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009c82:	68fa      	ldr	r2, [r7, #12]
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	4413      	add	r3, r2
 8009c88:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009c8a:	4b14      	ldr	r3, [pc, #80]	; (8009cdc <prvAddCurrentTaskToDelayedList+0x94>)
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	68ba      	ldr	r2, [r7, #8]
 8009c90:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009c92:	68ba      	ldr	r2, [r7, #8]
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	429a      	cmp	r2, r3
 8009c98:	d209      	bcs.n	8009cae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c9a:	4b12      	ldr	r3, [pc, #72]	; (8009ce4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009c9c:	681a      	ldr	r2, [r3, #0]
 8009c9e:	4b0f      	ldr	r3, [pc, #60]	; (8009cdc <prvAddCurrentTaskToDelayedList+0x94>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	3304      	adds	r3, #4
 8009ca4:	4619      	mov	r1, r3
 8009ca6:	4610      	mov	r0, r2
 8009ca8:	f7fe fb9b 	bl	80083e2 <vListInsert>
}
 8009cac:	e010      	b.n	8009cd0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cae:	4b0e      	ldr	r3, [pc, #56]	; (8009ce8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009cb0:	681a      	ldr	r2, [r3, #0]
 8009cb2:	4b0a      	ldr	r3, [pc, #40]	; (8009cdc <prvAddCurrentTaskToDelayedList+0x94>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	3304      	adds	r3, #4
 8009cb8:	4619      	mov	r1, r3
 8009cba:	4610      	mov	r0, r2
 8009cbc:	f7fe fb91 	bl	80083e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009cc0:	4b0a      	ldr	r3, [pc, #40]	; (8009cec <prvAddCurrentTaskToDelayedList+0xa4>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	68ba      	ldr	r2, [r7, #8]
 8009cc6:	429a      	cmp	r2, r3
 8009cc8:	d202      	bcs.n	8009cd0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009cca:	4a08      	ldr	r2, [pc, #32]	; (8009cec <prvAddCurrentTaskToDelayedList+0xa4>)
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	6013      	str	r3, [r2, #0]
}
 8009cd0:	bf00      	nop
 8009cd2:	3710      	adds	r7, #16
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}
 8009cd8:	20001570 	.word	0x20001570
 8009cdc:	20001098 	.word	0x20001098
 8009ce0:	20001558 	.word	0x20001558
 8009ce4:	20001528 	.word	0x20001528
 8009ce8:	20001524 	.word	0x20001524
 8009cec:	2000158c 	.word	0x2000158c

08009cf0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b08a      	sub	sp, #40	; 0x28
 8009cf4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009cfa:	f000 fb07 	bl	800a30c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009cfe:	4b1c      	ldr	r3, [pc, #112]	; (8009d70 <xTimerCreateTimerTask+0x80>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d021      	beq.n	8009d4a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009d06:	2300      	movs	r3, #0
 8009d08:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009d0e:	1d3a      	adds	r2, r7, #4
 8009d10:	f107 0108 	add.w	r1, r7, #8
 8009d14:	f107 030c 	add.w	r3, r7, #12
 8009d18:	4618      	mov	r0, r3
 8009d1a:	f7fe faf7 	bl	800830c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009d1e:	6879      	ldr	r1, [r7, #4]
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	68fa      	ldr	r2, [r7, #12]
 8009d24:	9202      	str	r2, [sp, #8]
 8009d26:	9301      	str	r3, [sp, #4]
 8009d28:	2302      	movs	r3, #2
 8009d2a:	9300      	str	r3, [sp, #0]
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	460a      	mov	r2, r1
 8009d30:	4910      	ldr	r1, [pc, #64]	; (8009d74 <xTimerCreateTimerTask+0x84>)
 8009d32:	4811      	ldr	r0, [pc, #68]	; (8009d78 <xTimerCreateTimerTask+0x88>)
 8009d34:	f7ff f8de 	bl	8008ef4 <xTaskCreateStatic>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	4a10      	ldr	r2, [pc, #64]	; (8009d7c <xTimerCreateTimerTask+0x8c>)
 8009d3c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009d3e:	4b0f      	ldr	r3, [pc, #60]	; (8009d7c <xTimerCreateTimerTask+0x8c>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d001      	beq.n	8009d4a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009d46:	2301      	movs	r3, #1
 8009d48:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d10a      	bne.n	8009d66 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d54:	f383 8811 	msr	BASEPRI, r3
 8009d58:	f3bf 8f6f 	isb	sy
 8009d5c:	f3bf 8f4f 	dsb	sy
 8009d60:	613b      	str	r3, [r7, #16]
}
 8009d62:	bf00      	nop
 8009d64:	e7fe      	b.n	8009d64 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009d66:	697b      	ldr	r3, [r7, #20]
}
 8009d68:	4618      	mov	r0, r3
 8009d6a:	3718      	adds	r7, #24
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	bd80      	pop	{r7, pc}
 8009d70:	200015c8 	.word	0x200015c8
 8009d74:	0800e67c 	.word	0x0800e67c
 8009d78:	08009eb5 	.word	0x08009eb5
 8009d7c:	200015cc 	.word	0x200015cc

08009d80 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b08a      	sub	sp, #40	; 0x28
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	60f8      	str	r0, [r7, #12]
 8009d88:	60b9      	str	r1, [r7, #8]
 8009d8a:	607a      	str	r2, [r7, #4]
 8009d8c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009d8e:	2300      	movs	r3, #0
 8009d90:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d10a      	bne.n	8009dae <xTimerGenericCommand+0x2e>
	__asm volatile
 8009d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d9c:	f383 8811 	msr	BASEPRI, r3
 8009da0:	f3bf 8f6f 	isb	sy
 8009da4:	f3bf 8f4f 	dsb	sy
 8009da8:	623b      	str	r3, [r7, #32]
}
 8009daa:	bf00      	nop
 8009dac:	e7fe      	b.n	8009dac <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009dae:	4b1a      	ldr	r3, [pc, #104]	; (8009e18 <xTimerGenericCommand+0x98>)
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d02a      	beq.n	8009e0c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009db6:	68bb      	ldr	r3, [r7, #8]
 8009db8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	2b05      	cmp	r3, #5
 8009dc6:	dc18      	bgt.n	8009dfa <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009dc8:	f7ff feb2 	bl	8009b30 <xTaskGetSchedulerState>
 8009dcc:	4603      	mov	r3, r0
 8009dce:	2b02      	cmp	r3, #2
 8009dd0:	d109      	bne.n	8009de6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009dd2:	4b11      	ldr	r3, [pc, #68]	; (8009e18 <xTimerGenericCommand+0x98>)
 8009dd4:	6818      	ldr	r0, [r3, #0]
 8009dd6:	f107 0110 	add.w	r1, r7, #16
 8009dda:	2300      	movs	r3, #0
 8009ddc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009dde:	f7fe fca1 	bl	8008724 <xQueueGenericSend>
 8009de2:	6278      	str	r0, [r7, #36]	; 0x24
 8009de4:	e012      	b.n	8009e0c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009de6:	4b0c      	ldr	r3, [pc, #48]	; (8009e18 <xTimerGenericCommand+0x98>)
 8009de8:	6818      	ldr	r0, [r3, #0]
 8009dea:	f107 0110 	add.w	r1, r7, #16
 8009dee:	2300      	movs	r3, #0
 8009df0:	2200      	movs	r2, #0
 8009df2:	f7fe fc97 	bl	8008724 <xQueueGenericSend>
 8009df6:	6278      	str	r0, [r7, #36]	; 0x24
 8009df8:	e008      	b.n	8009e0c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009dfa:	4b07      	ldr	r3, [pc, #28]	; (8009e18 <xTimerGenericCommand+0x98>)
 8009dfc:	6818      	ldr	r0, [r3, #0]
 8009dfe:	f107 0110 	add.w	r1, r7, #16
 8009e02:	2300      	movs	r3, #0
 8009e04:	683a      	ldr	r2, [r7, #0]
 8009e06:	f7fe fd8b 	bl	8008920 <xQueueGenericSendFromISR>
 8009e0a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3728      	adds	r7, #40	; 0x28
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
 8009e16:	bf00      	nop
 8009e18:	200015c8 	.word	0x200015c8

08009e1c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b088      	sub	sp, #32
 8009e20:	af02      	add	r7, sp, #8
 8009e22:	6078      	str	r0, [r7, #4]
 8009e24:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e26:	4b22      	ldr	r3, [pc, #136]	; (8009eb0 <prvProcessExpiredTimer+0x94>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	68db      	ldr	r3, [r3, #12]
 8009e2c:	68db      	ldr	r3, [r3, #12]
 8009e2e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	3304      	adds	r3, #4
 8009e34:	4618      	mov	r0, r3
 8009e36:	f7fe fb0d 	bl	8008454 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009e40:	f003 0304 	and.w	r3, r3, #4
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d022      	beq.n	8009e8e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	699a      	ldr	r2, [r3, #24]
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	18d1      	adds	r1, r2, r3
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	683a      	ldr	r2, [r7, #0]
 8009e54:	6978      	ldr	r0, [r7, #20]
 8009e56:	f000 f8d1 	bl	8009ffc <prvInsertTimerInActiveList>
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d01f      	beq.n	8009ea0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009e60:	2300      	movs	r3, #0
 8009e62:	9300      	str	r3, [sp, #0]
 8009e64:	2300      	movs	r3, #0
 8009e66:	687a      	ldr	r2, [r7, #4]
 8009e68:	2100      	movs	r1, #0
 8009e6a:	6978      	ldr	r0, [r7, #20]
 8009e6c:	f7ff ff88 	bl	8009d80 <xTimerGenericCommand>
 8009e70:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d113      	bne.n	8009ea0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e7c:	f383 8811 	msr	BASEPRI, r3
 8009e80:	f3bf 8f6f 	isb	sy
 8009e84:	f3bf 8f4f 	dsb	sy
 8009e88:	60fb      	str	r3, [r7, #12]
}
 8009e8a:	bf00      	nop
 8009e8c:	e7fe      	b.n	8009e8c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009e8e:	697b      	ldr	r3, [r7, #20]
 8009e90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009e94:	f023 0301 	bic.w	r3, r3, #1
 8009e98:	b2da      	uxtb	r2, r3
 8009e9a:	697b      	ldr	r3, [r7, #20]
 8009e9c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009ea0:	697b      	ldr	r3, [r7, #20]
 8009ea2:	6a1b      	ldr	r3, [r3, #32]
 8009ea4:	6978      	ldr	r0, [r7, #20]
 8009ea6:	4798      	blx	r3
}
 8009ea8:	bf00      	nop
 8009eaa:	3718      	adds	r7, #24
 8009eac:	46bd      	mov	sp, r7
 8009eae:	bd80      	pop	{r7, pc}
 8009eb0:	200015c0 	.word	0x200015c0

08009eb4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b084      	sub	sp, #16
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009ebc:	f107 0308 	add.w	r3, r7, #8
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	f000 f857 	bl	8009f74 <prvGetNextExpireTime>
 8009ec6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009ec8:	68bb      	ldr	r3, [r7, #8]
 8009eca:	4619      	mov	r1, r3
 8009ecc:	68f8      	ldr	r0, [r7, #12]
 8009ece:	f000 f803 	bl	8009ed8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009ed2:	f000 f8d5 	bl	800a080 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009ed6:	e7f1      	b.n	8009ebc <prvTimerTask+0x8>

08009ed8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b084      	sub	sp, #16
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
 8009ee0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009ee2:	f7ff fa43 	bl	800936c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009ee6:	f107 0308 	add.w	r3, r7, #8
 8009eea:	4618      	mov	r0, r3
 8009eec:	f000 f866 	bl	8009fbc <prvSampleTimeNow>
 8009ef0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009ef2:	68bb      	ldr	r3, [r7, #8]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d130      	bne.n	8009f5a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d10a      	bne.n	8009f14 <prvProcessTimerOrBlockTask+0x3c>
 8009efe:	687a      	ldr	r2, [r7, #4]
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	429a      	cmp	r2, r3
 8009f04:	d806      	bhi.n	8009f14 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009f06:	f7ff fa3f 	bl	8009388 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009f0a:	68f9      	ldr	r1, [r7, #12]
 8009f0c:	6878      	ldr	r0, [r7, #4]
 8009f0e:	f7ff ff85 	bl	8009e1c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009f12:	e024      	b.n	8009f5e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d008      	beq.n	8009f2c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009f1a:	4b13      	ldr	r3, [pc, #76]	; (8009f68 <prvProcessTimerOrBlockTask+0x90>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d101      	bne.n	8009f28 <prvProcessTimerOrBlockTask+0x50>
 8009f24:	2301      	movs	r3, #1
 8009f26:	e000      	b.n	8009f2a <prvProcessTimerOrBlockTask+0x52>
 8009f28:	2300      	movs	r3, #0
 8009f2a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009f2c:	4b0f      	ldr	r3, [pc, #60]	; (8009f6c <prvProcessTimerOrBlockTask+0x94>)
 8009f2e:	6818      	ldr	r0, [r3, #0]
 8009f30:	687a      	ldr	r2, [r7, #4]
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	1ad3      	subs	r3, r2, r3
 8009f36:	683a      	ldr	r2, [r7, #0]
 8009f38:	4619      	mov	r1, r3
 8009f3a:	f7fe ffa7 	bl	8008e8c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009f3e:	f7ff fa23 	bl	8009388 <xTaskResumeAll>
 8009f42:	4603      	mov	r3, r0
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d10a      	bne.n	8009f5e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009f48:	4b09      	ldr	r3, [pc, #36]	; (8009f70 <prvProcessTimerOrBlockTask+0x98>)
 8009f4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f4e:	601a      	str	r2, [r3, #0]
 8009f50:	f3bf 8f4f 	dsb	sy
 8009f54:	f3bf 8f6f 	isb	sy
}
 8009f58:	e001      	b.n	8009f5e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009f5a:	f7ff fa15 	bl	8009388 <xTaskResumeAll>
}
 8009f5e:	bf00      	nop
 8009f60:	3710      	adds	r7, #16
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}
 8009f66:	bf00      	nop
 8009f68:	200015c4 	.word	0x200015c4
 8009f6c:	200015c8 	.word	0x200015c8
 8009f70:	e000ed04 	.word	0xe000ed04

08009f74 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009f74:	b480      	push	{r7}
 8009f76:	b085      	sub	sp, #20
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009f7c:	4b0e      	ldr	r3, [pc, #56]	; (8009fb8 <prvGetNextExpireTime+0x44>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d101      	bne.n	8009f8a <prvGetNextExpireTime+0x16>
 8009f86:	2201      	movs	r2, #1
 8009f88:	e000      	b.n	8009f8c <prvGetNextExpireTime+0x18>
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d105      	bne.n	8009fa4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009f98:	4b07      	ldr	r3, [pc, #28]	; (8009fb8 <prvGetNextExpireTime+0x44>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	68db      	ldr	r3, [r3, #12]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	60fb      	str	r3, [r7, #12]
 8009fa2:	e001      	b.n	8009fa8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
}
 8009faa:	4618      	mov	r0, r3
 8009fac:	3714      	adds	r7, #20
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb4:	4770      	bx	lr
 8009fb6:	bf00      	nop
 8009fb8:	200015c0 	.word	0x200015c0

08009fbc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b084      	sub	sp, #16
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009fc4:	f7ff fa7e 	bl	80094c4 <xTaskGetTickCount>
 8009fc8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009fca:	4b0b      	ldr	r3, [pc, #44]	; (8009ff8 <prvSampleTimeNow+0x3c>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	68fa      	ldr	r2, [r7, #12]
 8009fd0:	429a      	cmp	r2, r3
 8009fd2:	d205      	bcs.n	8009fe0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009fd4:	f000 f936 	bl	800a244 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2201      	movs	r2, #1
 8009fdc:	601a      	str	r2, [r3, #0]
 8009fde:	e002      	b.n	8009fe6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009fe6:	4a04      	ldr	r2, [pc, #16]	; (8009ff8 <prvSampleTimeNow+0x3c>)
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009fec:	68fb      	ldr	r3, [r7, #12]
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3710      	adds	r7, #16
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}
 8009ff6:	bf00      	nop
 8009ff8:	200015d0 	.word	0x200015d0

08009ffc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b086      	sub	sp, #24
 800a000:	af00      	add	r7, sp, #0
 800a002:	60f8      	str	r0, [r7, #12]
 800a004:	60b9      	str	r1, [r7, #8]
 800a006:	607a      	str	r2, [r7, #4]
 800a008:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a00a:	2300      	movs	r3, #0
 800a00c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	68ba      	ldr	r2, [r7, #8]
 800a012:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	68fa      	ldr	r2, [r7, #12]
 800a018:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a01a:	68ba      	ldr	r2, [r7, #8]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	429a      	cmp	r2, r3
 800a020:	d812      	bhi.n	800a048 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a022:	687a      	ldr	r2, [r7, #4]
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	1ad2      	subs	r2, r2, r3
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	699b      	ldr	r3, [r3, #24]
 800a02c:	429a      	cmp	r2, r3
 800a02e:	d302      	bcc.n	800a036 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a030:	2301      	movs	r3, #1
 800a032:	617b      	str	r3, [r7, #20]
 800a034:	e01b      	b.n	800a06e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a036:	4b10      	ldr	r3, [pc, #64]	; (800a078 <prvInsertTimerInActiveList+0x7c>)
 800a038:	681a      	ldr	r2, [r3, #0]
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	3304      	adds	r3, #4
 800a03e:	4619      	mov	r1, r3
 800a040:	4610      	mov	r0, r2
 800a042:	f7fe f9ce 	bl	80083e2 <vListInsert>
 800a046:	e012      	b.n	800a06e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a048:	687a      	ldr	r2, [r7, #4]
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	429a      	cmp	r2, r3
 800a04e:	d206      	bcs.n	800a05e <prvInsertTimerInActiveList+0x62>
 800a050:	68ba      	ldr	r2, [r7, #8]
 800a052:	683b      	ldr	r3, [r7, #0]
 800a054:	429a      	cmp	r2, r3
 800a056:	d302      	bcc.n	800a05e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a058:	2301      	movs	r3, #1
 800a05a:	617b      	str	r3, [r7, #20]
 800a05c:	e007      	b.n	800a06e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a05e:	4b07      	ldr	r3, [pc, #28]	; (800a07c <prvInsertTimerInActiveList+0x80>)
 800a060:	681a      	ldr	r2, [r3, #0]
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	3304      	adds	r3, #4
 800a066:	4619      	mov	r1, r3
 800a068:	4610      	mov	r0, r2
 800a06a:	f7fe f9ba 	bl	80083e2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a06e:	697b      	ldr	r3, [r7, #20]
}
 800a070:	4618      	mov	r0, r3
 800a072:	3718      	adds	r7, #24
 800a074:	46bd      	mov	sp, r7
 800a076:	bd80      	pop	{r7, pc}
 800a078:	200015c4 	.word	0x200015c4
 800a07c:	200015c0 	.word	0x200015c0

0800a080 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b08e      	sub	sp, #56	; 0x38
 800a084:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a086:	e0ca      	b.n	800a21e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	da18      	bge.n	800a0c0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a08e:	1d3b      	adds	r3, r7, #4
 800a090:	3304      	adds	r3, #4
 800a092:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a096:	2b00      	cmp	r3, #0
 800a098:	d10a      	bne.n	800a0b0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a09a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a09e:	f383 8811 	msr	BASEPRI, r3
 800a0a2:	f3bf 8f6f 	isb	sy
 800a0a6:	f3bf 8f4f 	dsb	sy
 800a0aa:	61fb      	str	r3, [r7, #28]
}
 800a0ac:	bf00      	nop
 800a0ae:	e7fe      	b.n	800a0ae <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a0b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a0b6:	6850      	ldr	r0, [r2, #4]
 800a0b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a0ba:	6892      	ldr	r2, [r2, #8]
 800a0bc:	4611      	mov	r1, r2
 800a0be:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	f2c0 80aa 	blt.w	800a21c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a0cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ce:	695b      	ldr	r3, [r3, #20]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d004      	beq.n	800a0de <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a0d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0d6:	3304      	adds	r3, #4
 800a0d8:	4618      	mov	r0, r3
 800a0da:	f7fe f9bb 	bl	8008454 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a0de:	463b      	mov	r3, r7
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	f7ff ff6b 	bl	8009fbc <prvSampleTimeNow>
 800a0e6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2b09      	cmp	r3, #9
 800a0ec:	f200 8097 	bhi.w	800a21e <prvProcessReceivedCommands+0x19e>
 800a0f0:	a201      	add	r2, pc, #4	; (adr r2, 800a0f8 <prvProcessReceivedCommands+0x78>)
 800a0f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0f6:	bf00      	nop
 800a0f8:	0800a121 	.word	0x0800a121
 800a0fc:	0800a121 	.word	0x0800a121
 800a100:	0800a121 	.word	0x0800a121
 800a104:	0800a195 	.word	0x0800a195
 800a108:	0800a1a9 	.word	0x0800a1a9
 800a10c:	0800a1f3 	.word	0x0800a1f3
 800a110:	0800a121 	.word	0x0800a121
 800a114:	0800a121 	.word	0x0800a121
 800a118:	0800a195 	.word	0x0800a195
 800a11c:	0800a1a9 	.word	0x0800a1a9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a122:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a126:	f043 0301 	orr.w	r3, r3, #1
 800a12a:	b2da      	uxtb	r2, r3
 800a12c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a12e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a132:	68ba      	ldr	r2, [r7, #8]
 800a134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a136:	699b      	ldr	r3, [r3, #24]
 800a138:	18d1      	adds	r1, r2, r3
 800a13a:	68bb      	ldr	r3, [r7, #8]
 800a13c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a13e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a140:	f7ff ff5c 	bl	8009ffc <prvInsertTimerInActiveList>
 800a144:	4603      	mov	r3, r0
 800a146:	2b00      	cmp	r3, #0
 800a148:	d069      	beq.n	800a21e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a14a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a14c:	6a1b      	ldr	r3, [r3, #32]
 800a14e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a150:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a154:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a158:	f003 0304 	and.w	r3, r3, #4
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d05e      	beq.n	800a21e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a160:	68ba      	ldr	r2, [r7, #8]
 800a162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a164:	699b      	ldr	r3, [r3, #24]
 800a166:	441a      	add	r2, r3
 800a168:	2300      	movs	r3, #0
 800a16a:	9300      	str	r3, [sp, #0]
 800a16c:	2300      	movs	r3, #0
 800a16e:	2100      	movs	r1, #0
 800a170:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a172:	f7ff fe05 	bl	8009d80 <xTimerGenericCommand>
 800a176:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a178:	6a3b      	ldr	r3, [r7, #32]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d14f      	bne.n	800a21e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a17e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a182:	f383 8811 	msr	BASEPRI, r3
 800a186:	f3bf 8f6f 	isb	sy
 800a18a:	f3bf 8f4f 	dsb	sy
 800a18e:	61bb      	str	r3, [r7, #24]
}
 800a190:	bf00      	nop
 800a192:	e7fe      	b.n	800a192 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a196:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a19a:	f023 0301 	bic.w	r3, r3, #1
 800a19e:	b2da      	uxtb	r2, r3
 800a1a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a1a6:	e03a      	b.n	800a21e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a1a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a1ae:	f043 0301 	orr.w	r3, r3, #1
 800a1b2:	b2da      	uxtb	r2, r3
 800a1b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a1ba:	68ba      	ldr	r2, [r7, #8]
 800a1bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1be:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a1c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c2:	699b      	ldr	r3, [r3, #24]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d10a      	bne.n	800a1de <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a1c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1cc:	f383 8811 	msr	BASEPRI, r3
 800a1d0:	f3bf 8f6f 	isb	sy
 800a1d4:	f3bf 8f4f 	dsb	sy
 800a1d8:	617b      	str	r3, [r7, #20]
}
 800a1da:	bf00      	nop
 800a1dc:	e7fe      	b.n	800a1dc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a1de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1e0:	699a      	ldr	r2, [r3, #24]
 800a1e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1e4:	18d1      	adds	r1, r2, r3
 800a1e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1ec:	f7ff ff06 	bl	8009ffc <prvInsertTimerInActiveList>
					break;
 800a1f0:	e015      	b.n	800a21e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a1f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a1f8:	f003 0302 	and.w	r3, r3, #2
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d103      	bne.n	800a208 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a200:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a202:	f000 fbdd 	bl	800a9c0 <vPortFree>
 800a206:	e00a      	b.n	800a21e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a20a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a20e:	f023 0301 	bic.w	r3, r3, #1
 800a212:	b2da      	uxtb	r2, r3
 800a214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a216:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a21a:	e000      	b.n	800a21e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a21c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a21e:	4b08      	ldr	r3, [pc, #32]	; (800a240 <prvProcessReceivedCommands+0x1c0>)
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	1d39      	adds	r1, r7, #4
 800a224:	2200      	movs	r2, #0
 800a226:	4618      	mov	r0, r3
 800a228:	f7fe fc16 	bl	8008a58 <xQueueReceive>
 800a22c:	4603      	mov	r3, r0
 800a22e:	2b00      	cmp	r3, #0
 800a230:	f47f af2a 	bne.w	800a088 <prvProcessReceivedCommands+0x8>
	}
}
 800a234:	bf00      	nop
 800a236:	bf00      	nop
 800a238:	3730      	adds	r7, #48	; 0x30
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	bf00      	nop
 800a240:	200015c8 	.word	0x200015c8

0800a244 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b088      	sub	sp, #32
 800a248:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a24a:	e048      	b.n	800a2de <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a24c:	4b2d      	ldr	r3, [pc, #180]	; (800a304 <prvSwitchTimerLists+0xc0>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	68db      	ldr	r3, [r3, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a256:	4b2b      	ldr	r3, [pc, #172]	; (800a304 <prvSwitchTimerLists+0xc0>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	68db      	ldr	r3, [r3, #12]
 800a25c:	68db      	ldr	r3, [r3, #12]
 800a25e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	3304      	adds	r3, #4
 800a264:	4618      	mov	r0, r3
 800a266:	f7fe f8f5 	bl	8008454 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	6a1b      	ldr	r3, [r3, #32]
 800a26e:	68f8      	ldr	r0, [r7, #12]
 800a270:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a278:	f003 0304 	and.w	r3, r3, #4
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d02e      	beq.n	800a2de <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	699b      	ldr	r3, [r3, #24]
 800a284:	693a      	ldr	r2, [r7, #16]
 800a286:	4413      	add	r3, r2
 800a288:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a28a:	68ba      	ldr	r2, [r7, #8]
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	429a      	cmp	r2, r3
 800a290:	d90e      	bls.n	800a2b0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	68ba      	ldr	r2, [r7, #8]
 800a296:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	68fa      	ldr	r2, [r7, #12]
 800a29c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a29e:	4b19      	ldr	r3, [pc, #100]	; (800a304 <prvSwitchTimerLists+0xc0>)
 800a2a0:	681a      	ldr	r2, [r3, #0]
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	3304      	adds	r3, #4
 800a2a6:	4619      	mov	r1, r3
 800a2a8:	4610      	mov	r0, r2
 800a2aa:	f7fe f89a 	bl	80083e2 <vListInsert>
 800a2ae:	e016      	b.n	800a2de <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	9300      	str	r3, [sp, #0]
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	693a      	ldr	r2, [r7, #16]
 800a2b8:	2100      	movs	r1, #0
 800a2ba:	68f8      	ldr	r0, [r7, #12]
 800a2bc:	f7ff fd60 	bl	8009d80 <xTimerGenericCommand>
 800a2c0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d10a      	bne.n	800a2de <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a2c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2cc:	f383 8811 	msr	BASEPRI, r3
 800a2d0:	f3bf 8f6f 	isb	sy
 800a2d4:	f3bf 8f4f 	dsb	sy
 800a2d8:	603b      	str	r3, [r7, #0]
}
 800a2da:	bf00      	nop
 800a2dc:	e7fe      	b.n	800a2dc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a2de:	4b09      	ldr	r3, [pc, #36]	; (800a304 <prvSwitchTimerLists+0xc0>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d1b1      	bne.n	800a24c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a2e8:	4b06      	ldr	r3, [pc, #24]	; (800a304 <prvSwitchTimerLists+0xc0>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a2ee:	4b06      	ldr	r3, [pc, #24]	; (800a308 <prvSwitchTimerLists+0xc4>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	4a04      	ldr	r2, [pc, #16]	; (800a304 <prvSwitchTimerLists+0xc0>)
 800a2f4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a2f6:	4a04      	ldr	r2, [pc, #16]	; (800a308 <prvSwitchTimerLists+0xc4>)
 800a2f8:	697b      	ldr	r3, [r7, #20]
 800a2fa:	6013      	str	r3, [r2, #0]
}
 800a2fc:	bf00      	nop
 800a2fe:	3718      	adds	r7, #24
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}
 800a304:	200015c0 	.word	0x200015c0
 800a308:	200015c4 	.word	0x200015c4

0800a30c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b082      	sub	sp, #8
 800a310:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a312:	f000 f967 	bl	800a5e4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a316:	4b15      	ldr	r3, [pc, #84]	; (800a36c <prvCheckForValidListAndQueue+0x60>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d120      	bne.n	800a360 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a31e:	4814      	ldr	r0, [pc, #80]	; (800a370 <prvCheckForValidListAndQueue+0x64>)
 800a320:	f7fe f80e 	bl	8008340 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a324:	4813      	ldr	r0, [pc, #76]	; (800a374 <prvCheckForValidListAndQueue+0x68>)
 800a326:	f7fe f80b 	bl	8008340 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a32a:	4b13      	ldr	r3, [pc, #76]	; (800a378 <prvCheckForValidListAndQueue+0x6c>)
 800a32c:	4a10      	ldr	r2, [pc, #64]	; (800a370 <prvCheckForValidListAndQueue+0x64>)
 800a32e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a330:	4b12      	ldr	r3, [pc, #72]	; (800a37c <prvCheckForValidListAndQueue+0x70>)
 800a332:	4a10      	ldr	r2, [pc, #64]	; (800a374 <prvCheckForValidListAndQueue+0x68>)
 800a334:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a336:	2300      	movs	r3, #0
 800a338:	9300      	str	r3, [sp, #0]
 800a33a:	4b11      	ldr	r3, [pc, #68]	; (800a380 <prvCheckForValidListAndQueue+0x74>)
 800a33c:	4a11      	ldr	r2, [pc, #68]	; (800a384 <prvCheckForValidListAndQueue+0x78>)
 800a33e:	2110      	movs	r1, #16
 800a340:	200a      	movs	r0, #10
 800a342:	f7fe f919 	bl	8008578 <xQueueGenericCreateStatic>
 800a346:	4603      	mov	r3, r0
 800a348:	4a08      	ldr	r2, [pc, #32]	; (800a36c <prvCheckForValidListAndQueue+0x60>)
 800a34a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a34c:	4b07      	ldr	r3, [pc, #28]	; (800a36c <prvCheckForValidListAndQueue+0x60>)
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d005      	beq.n	800a360 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a354:	4b05      	ldr	r3, [pc, #20]	; (800a36c <prvCheckForValidListAndQueue+0x60>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	490b      	ldr	r1, [pc, #44]	; (800a388 <prvCheckForValidListAndQueue+0x7c>)
 800a35a:	4618      	mov	r0, r3
 800a35c:	f7fe fd6c 	bl	8008e38 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a360:	f000 f970 	bl	800a644 <vPortExitCritical>
}
 800a364:	bf00      	nop
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}
 800a36a:	bf00      	nop
 800a36c:	200015c8 	.word	0x200015c8
 800a370:	20001598 	.word	0x20001598
 800a374:	200015ac 	.word	0x200015ac
 800a378:	200015c0 	.word	0x200015c0
 800a37c:	200015c4 	.word	0x200015c4
 800a380:	20001674 	.word	0x20001674
 800a384:	200015d4 	.word	0x200015d4
 800a388:	0800e684 	.word	0x0800e684

0800a38c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a38c:	b480      	push	{r7}
 800a38e:	b085      	sub	sp, #20
 800a390:	af00      	add	r7, sp, #0
 800a392:	60f8      	str	r0, [r7, #12]
 800a394:	60b9      	str	r1, [r7, #8]
 800a396:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	3b04      	subs	r3, #4
 800a39c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a3a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	3b04      	subs	r3, #4
 800a3aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a3ac:	68bb      	ldr	r3, [r7, #8]
 800a3ae:	f023 0201 	bic.w	r2, r3, #1
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	3b04      	subs	r3, #4
 800a3ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a3bc:	4a0c      	ldr	r2, [pc, #48]	; (800a3f0 <pxPortInitialiseStack+0x64>)
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	3b14      	subs	r3, #20
 800a3c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a3c8:	687a      	ldr	r2, [r7, #4]
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	3b04      	subs	r3, #4
 800a3d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	f06f 0202 	mvn.w	r2, #2
 800a3da:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	3b20      	subs	r3, #32
 800a3e0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a3e2:	68fb      	ldr	r3, [r7, #12]
}
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	3714      	adds	r7, #20
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ee:	4770      	bx	lr
 800a3f0:	0800a3f5 	.word	0x0800a3f5

0800a3f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a3f4:	b480      	push	{r7}
 800a3f6:	b085      	sub	sp, #20
 800a3f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a3fe:	4b12      	ldr	r3, [pc, #72]	; (800a448 <prvTaskExitError+0x54>)
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a406:	d00a      	beq.n	800a41e <prvTaskExitError+0x2a>
	__asm volatile
 800a408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a40c:	f383 8811 	msr	BASEPRI, r3
 800a410:	f3bf 8f6f 	isb	sy
 800a414:	f3bf 8f4f 	dsb	sy
 800a418:	60fb      	str	r3, [r7, #12]
}
 800a41a:	bf00      	nop
 800a41c:	e7fe      	b.n	800a41c <prvTaskExitError+0x28>
	__asm volatile
 800a41e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a422:	f383 8811 	msr	BASEPRI, r3
 800a426:	f3bf 8f6f 	isb	sy
 800a42a:	f3bf 8f4f 	dsb	sy
 800a42e:	60bb      	str	r3, [r7, #8]
}
 800a430:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a432:	bf00      	nop
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d0fc      	beq.n	800a434 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a43a:	bf00      	nop
 800a43c:	bf00      	nop
 800a43e:	3714      	adds	r7, #20
 800a440:	46bd      	mov	sp, r7
 800a442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a446:	4770      	bx	lr
 800a448:	2000001c 	.word	0x2000001c
 800a44c:	00000000 	.word	0x00000000

0800a450 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a450:	4b07      	ldr	r3, [pc, #28]	; (800a470 <pxCurrentTCBConst2>)
 800a452:	6819      	ldr	r1, [r3, #0]
 800a454:	6808      	ldr	r0, [r1, #0]
 800a456:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a45a:	f380 8809 	msr	PSP, r0
 800a45e:	f3bf 8f6f 	isb	sy
 800a462:	f04f 0000 	mov.w	r0, #0
 800a466:	f380 8811 	msr	BASEPRI, r0
 800a46a:	4770      	bx	lr
 800a46c:	f3af 8000 	nop.w

0800a470 <pxCurrentTCBConst2>:
 800a470:	20001098 	.word	0x20001098
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a474:	bf00      	nop
 800a476:	bf00      	nop

0800a478 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a478:	4808      	ldr	r0, [pc, #32]	; (800a49c <prvPortStartFirstTask+0x24>)
 800a47a:	6800      	ldr	r0, [r0, #0]
 800a47c:	6800      	ldr	r0, [r0, #0]
 800a47e:	f380 8808 	msr	MSP, r0
 800a482:	f04f 0000 	mov.w	r0, #0
 800a486:	f380 8814 	msr	CONTROL, r0
 800a48a:	b662      	cpsie	i
 800a48c:	b661      	cpsie	f
 800a48e:	f3bf 8f4f 	dsb	sy
 800a492:	f3bf 8f6f 	isb	sy
 800a496:	df00      	svc	0
 800a498:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a49a:	bf00      	nop
 800a49c:	e000ed08 	.word	0xe000ed08

0800a4a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b086      	sub	sp, #24
 800a4a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a4a6:	4b46      	ldr	r3, [pc, #280]	; (800a5c0 <xPortStartScheduler+0x120>)
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	4a46      	ldr	r2, [pc, #280]	; (800a5c4 <xPortStartScheduler+0x124>)
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	d10a      	bne.n	800a4c6 <xPortStartScheduler+0x26>
	__asm volatile
 800a4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4b4:	f383 8811 	msr	BASEPRI, r3
 800a4b8:	f3bf 8f6f 	isb	sy
 800a4bc:	f3bf 8f4f 	dsb	sy
 800a4c0:	613b      	str	r3, [r7, #16]
}
 800a4c2:	bf00      	nop
 800a4c4:	e7fe      	b.n	800a4c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a4c6:	4b3e      	ldr	r3, [pc, #248]	; (800a5c0 <xPortStartScheduler+0x120>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	4a3f      	ldr	r2, [pc, #252]	; (800a5c8 <xPortStartScheduler+0x128>)
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	d10a      	bne.n	800a4e6 <xPortStartScheduler+0x46>
	__asm volatile
 800a4d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4d4:	f383 8811 	msr	BASEPRI, r3
 800a4d8:	f3bf 8f6f 	isb	sy
 800a4dc:	f3bf 8f4f 	dsb	sy
 800a4e0:	60fb      	str	r3, [r7, #12]
}
 800a4e2:	bf00      	nop
 800a4e4:	e7fe      	b.n	800a4e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a4e6:	4b39      	ldr	r3, [pc, #228]	; (800a5cc <xPortStartScheduler+0x12c>)
 800a4e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	781b      	ldrb	r3, [r3, #0]
 800a4ee:	b2db      	uxtb	r3, r3
 800a4f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a4f2:	697b      	ldr	r3, [r7, #20]
 800a4f4:	22ff      	movs	r2, #255	; 0xff
 800a4f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a4f8:	697b      	ldr	r3, [r7, #20]
 800a4fa:	781b      	ldrb	r3, [r3, #0]
 800a4fc:	b2db      	uxtb	r3, r3
 800a4fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a500:	78fb      	ldrb	r3, [r7, #3]
 800a502:	b2db      	uxtb	r3, r3
 800a504:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a508:	b2da      	uxtb	r2, r3
 800a50a:	4b31      	ldr	r3, [pc, #196]	; (800a5d0 <xPortStartScheduler+0x130>)
 800a50c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a50e:	4b31      	ldr	r3, [pc, #196]	; (800a5d4 <xPortStartScheduler+0x134>)
 800a510:	2207      	movs	r2, #7
 800a512:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a514:	e009      	b.n	800a52a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a516:	4b2f      	ldr	r3, [pc, #188]	; (800a5d4 <xPortStartScheduler+0x134>)
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	3b01      	subs	r3, #1
 800a51c:	4a2d      	ldr	r2, [pc, #180]	; (800a5d4 <xPortStartScheduler+0x134>)
 800a51e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a520:	78fb      	ldrb	r3, [r7, #3]
 800a522:	b2db      	uxtb	r3, r3
 800a524:	005b      	lsls	r3, r3, #1
 800a526:	b2db      	uxtb	r3, r3
 800a528:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a52a:	78fb      	ldrb	r3, [r7, #3]
 800a52c:	b2db      	uxtb	r3, r3
 800a52e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a532:	2b80      	cmp	r3, #128	; 0x80
 800a534:	d0ef      	beq.n	800a516 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a536:	4b27      	ldr	r3, [pc, #156]	; (800a5d4 <xPortStartScheduler+0x134>)
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	f1c3 0307 	rsb	r3, r3, #7
 800a53e:	2b04      	cmp	r3, #4
 800a540:	d00a      	beq.n	800a558 <xPortStartScheduler+0xb8>
	__asm volatile
 800a542:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a546:	f383 8811 	msr	BASEPRI, r3
 800a54a:	f3bf 8f6f 	isb	sy
 800a54e:	f3bf 8f4f 	dsb	sy
 800a552:	60bb      	str	r3, [r7, #8]
}
 800a554:	bf00      	nop
 800a556:	e7fe      	b.n	800a556 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a558:	4b1e      	ldr	r3, [pc, #120]	; (800a5d4 <xPortStartScheduler+0x134>)
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	021b      	lsls	r3, r3, #8
 800a55e:	4a1d      	ldr	r2, [pc, #116]	; (800a5d4 <xPortStartScheduler+0x134>)
 800a560:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a562:	4b1c      	ldr	r3, [pc, #112]	; (800a5d4 <xPortStartScheduler+0x134>)
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a56a:	4a1a      	ldr	r2, [pc, #104]	; (800a5d4 <xPortStartScheduler+0x134>)
 800a56c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	b2da      	uxtb	r2, r3
 800a572:	697b      	ldr	r3, [r7, #20]
 800a574:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a576:	4b18      	ldr	r3, [pc, #96]	; (800a5d8 <xPortStartScheduler+0x138>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	4a17      	ldr	r2, [pc, #92]	; (800a5d8 <xPortStartScheduler+0x138>)
 800a57c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a580:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a582:	4b15      	ldr	r3, [pc, #84]	; (800a5d8 <xPortStartScheduler+0x138>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	4a14      	ldr	r2, [pc, #80]	; (800a5d8 <xPortStartScheduler+0x138>)
 800a588:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a58c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a58e:	f000 f8dd 	bl	800a74c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a592:	4b12      	ldr	r3, [pc, #72]	; (800a5dc <xPortStartScheduler+0x13c>)
 800a594:	2200      	movs	r2, #0
 800a596:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a598:	f000 f8fc 	bl	800a794 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a59c:	4b10      	ldr	r3, [pc, #64]	; (800a5e0 <xPortStartScheduler+0x140>)
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	4a0f      	ldr	r2, [pc, #60]	; (800a5e0 <xPortStartScheduler+0x140>)
 800a5a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a5a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a5a8:	f7ff ff66 	bl	800a478 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a5ac:	f7ff f854 	bl	8009658 <vTaskSwitchContext>
	prvTaskExitError();
 800a5b0:	f7ff ff20 	bl	800a3f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a5b4:	2300      	movs	r3, #0
}
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	3718      	adds	r7, #24
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}
 800a5be:	bf00      	nop
 800a5c0:	e000ed00 	.word	0xe000ed00
 800a5c4:	410fc271 	.word	0x410fc271
 800a5c8:	410fc270 	.word	0x410fc270
 800a5cc:	e000e400 	.word	0xe000e400
 800a5d0:	200016c4 	.word	0x200016c4
 800a5d4:	200016c8 	.word	0x200016c8
 800a5d8:	e000ed20 	.word	0xe000ed20
 800a5dc:	2000001c 	.word	0x2000001c
 800a5e0:	e000ef34 	.word	0xe000ef34

0800a5e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	b083      	sub	sp, #12
 800a5e8:	af00      	add	r7, sp, #0
	__asm volatile
 800a5ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5ee:	f383 8811 	msr	BASEPRI, r3
 800a5f2:	f3bf 8f6f 	isb	sy
 800a5f6:	f3bf 8f4f 	dsb	sy
 800a5fa:	607b      	str	r3, [r7, #4]
}
 800a5fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a5fe:	4b0f      	ldr	r3, [pc, #60]	; (800a63c <vPortEnterCritical+0x58>)
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	3301      	adds	r3, #1
 800a604:	4a0d      	ldr	r2, [pc, #52]	; (800a63c <vPortEnterCritical+0x58>)
 800a606:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a608:	4b0c      	ldr	r3, [pc, #48]	; (800a63c <vPortEnterCritical+0x58>)
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	2b01      	cmp	r3, #1
 800a60e:	d10f      	bne.n	800a630 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a610:	4b0b      	ldr	r3, [pc, #44]	; (800a640 <vPortEnterCritical+0x5c>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	b2db      	uxtb	r3, r3
 800a616:	2b00      	cmp	r3, #0
 800a618:	d00a      	beq.n	800a630 <vPortEnterCritical+0x4c>
	__asm volatile
 800a61a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a61e:	f383 8811 	msr	BASEPRI, r3
 800a622:	f3bf 8f6f 	isb	sy
 800a626:	f3bf 8f4f 	dsb	sy
 800a62a:	603b      	str	r3, [r7, #0]
}
 800a62c:	bf00      	nop
 800a62e:	e7fe      	b.n	800a62e <vPortEnterCritical+0x4a>
	}
}
 800a630:	bf00      	nop
 800a632:	370c      	adds	r7, #12
 800a634:	46bd      	mov	sp, r7
 800a636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63a:	4770      	bx	lr
 800a63c:	2000001c 	.word	0x2000001c
 800a640:	e000ed04 	.word	0xe000ed04

0800a644 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a644:	b480      	push	{r7}
 800a646:	b083      	sub	sp, #12
 800a648:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a64a:	4b12      	ldr	r3, [pc, #72]	; (800a694 <vPortExitCritical+0x50>)
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d10a      	bne.n	800a668 <vPortExitCritical+0x24>
	__asm volatile
 800a652:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a656:	f383 8811 	msr	BASEPRI, r3
 800a65a:	f3bf 8f6f 	isb	sy
 800a65e:	f3bf 8f4f 	dsb	sy
 800a662:	607b      	str	r3, [r7, #4]
}
 800a664:	bf00      	nop
 800a666:	e7fe      	b.n	800a666 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a668:	4b0a      	ldr	r3, [pc, #40]	; (800a694 <vPortExitCritical+0x50>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	3b01      	subs	r3, #1
 800a66e:	4a09      	ldr	r2, [pc, #36]	; (800a694 <vPortExitCritical+0x50>)
 800a670:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a672:	4b08      	ldr	r3, [pc, #32]	; (800a694 <vPortExitCritical+0x50>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d105      	bne.n	800a686 <vPortExitCritical+0x42>
 800a67a:	2300      	movs	r3, #0
 800a67c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	f383 8811 	msr	BASEPRI, r3
}
 800a684:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a686:	bf00      	nop
 800a688:	370c      	adds	r7, #12
 800a68a:	46bd      	mov	sp, r7
 800a68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a690:	4770      	bx	lr
 800a692:	bf00      	nop
 800a694:	2000001c 	.word	0x2000001c
	...

0800a6a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a6a0:	f3ef 8009 	mrs	r0, PSP
 800a6a4:	f3bf 8f6f 	isb	sy
 800a6a8:	4b15      	ldr	r3, [pc, #84]	; (800a700 <pxCurrentTCBConst>)
 800a6aa:	681a      	ldr	r2, [r3, #0]
 800a6ac:	f01e 0f10 	tst.w	lr, #16
 800a6b0:	bf08      	it	eq
 800a6b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a6b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6ba:	6010      	str	r0, [r2, #0]
 800a6bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a6c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a6c4:	f380 8811 	msr	BASEPRI, r0
 800a6c8:	f3bf 8f4f 	dsb	sy
 800a6cc:	f3bf 8f6f 	isb	sy
 800a6d0:	f7fe ffc2 	bl	8009658 <vTaskSwitchContext>
 800a6d4:	f04f 0000 	mov.w	r0, #0
 800a6d8:	f380 8811 	msr	BASEPRI, r0
 800a6dc:	bc09      	pop	{r0, r3}
 800a6de:	6819      	ldr	r1, [r3, #0]
 800a6e0:	6808      	ldr	r0, [r1, #0]
 800a6e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6e6:	f01e 0f10 	tst.w	lr, #16
 800a6ea:	bf08      	it	eq
 800a6ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a6f0:	f380 8809 	msr	PSP, r0
 800a6f4:	f3bf 8f6f 	isb	sy
 800a6f8:	4770      	bx	lr
 800a6fa:	bf00      	nop
 800a6fc:	f3af 8000 	nop.w

0800a700 <pxCurrentTCBConst>:
 800a700:	20001098 	.word	0x20001098
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a704:	bf00      	nop
 800a706:	bf00      	nop

0800a708 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b082      	sub	sp, #8
 800a70c:	af00      	add	r7, sp, #0
	__asm volatile
 800a70e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a712:	f383 8811 	msr	BASEPRI, r3
 800a716:	f3bf 8f6f 	isb	sy
 800a71a:	f3bf 8f4f 	dsb	sy
 800a71e:	607b      	str	r3, [r7, #4]
}
 800a720:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a722:	f7fe fedf 	bl	80094e4 <xTaskIncrementTick>
 800a726:	4603      	mov	r3, r0
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d003      	beq.n	800a734 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a72c:	4b06      	ldr	r3, [pc, #24]	; (800a748 <xPortSysTickHandler+0x40>)
 800a72e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a732:	601a      	str	r2, [r3, #0]
 800a734:	2300      	movs	r3, #0
 800a736:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	f383 8811 	msr	BASEPRI, r3
}
 800a73e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a740:	bf00      	nop
 800a742:	3708      	adds	r7, #8
 800a744:	46bd      	mov	sp, r7
 800a746:	bd80      	pop	{r7, pc}
 800a748:	e000ed04 	.word	0xe000ed04

0800a74c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a74c:	b480      	push	{r7}
 800a74e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a750:	4b0b      	ldr	r3, [pc, #44]	; (800a780 <vPortSetupTimerInterrupt+0x34>)
 800a752:	2200      	movs	r2, #0
 800a754:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a756:	4b0b      	ldr	r3, [pc, #44]	; (800a784 <vPortSetupTimerInterrupt+0x38>)
 800a758:	2200      	movs	r2, #0
 800a75a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a75c:	4b0a      	ldr	r3, [pc, #40]	; (800a788 <vPortSetupTimerInterrupt+0x3c>)
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	4a0a      	ldr	r2, [pc, #40]	; (800a78c <vPortSetupTimerInterrupt+0x40>)
 800a762:	fba2 2303 	umull	r2, r3, r2, r3
 800a766:	099b      	lsrs	r3, r3, #6
 800a768:	4a09      	ldr	r2, [pc, #36]	; (800a790 <vPortSetupTimerInterrupt+0x44>)
 800a76a:	3b01      	subs	r3, #1
 800a76c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a76e:	4b04      	ldr	r3, [pc, #16]	; (800a780 <vPortSetupTimerInterrupt+0x34>)
 800a770:	2207      	movs	r2, #7
 800a772:	601a      	str	r2, [r3, #0]
}
 800a774:	bf00      	nop
 800a776:	46bd      	mov	sp, r7
 800a778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77c:	4770      	bx	lr
 800a77e:	bf00      	nop
 800a780:	e000e010 	.word	0xe000e010
 800a784:	e000e018 	.word	0xe000e018
 800a788:	20000010 	.word	0x20000010
 800a78c:	10624dd3 	.word	0x10624dd3
 800a790:	e000e014 	.word	0xe000e014

0800a794 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a794:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a7a4 <vPortEnableVFP+0x10>
 800a798:	6801      	ldr	r1, [r0, #0]
 800a79a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a79e:	6001      	str	r1, [r0, #0]
 800a7a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a7a2:	bf00      	nop
 800a7a4:	e000ed88 	.word	0xe000ed88

0800a7a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b085      	sub	sp, #20
 800a7ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a7ae:	f3ef 8305 	mrs	r3, IPSR
 800a7b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	2b0f      	cmp	r3, #15
 800a7b8:	d914      	bls.n	800a7e4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a7ba:	4a17      	ldr	r2, [pc, #92]	; (800a818 <vPortValidateInterruptPriority+0x70>)
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	4413      	add	r3, r2
 800a7c0:	781b      	ldrb	r3, [r3, #0]
 800a7c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a7c4:	4b15      	ldr	r3, [pc, #84]	; (800a81c <vPortValidateInterruptPriority+0x74>)
 800a7c6:	781b      	ldrb	r3, [r3, #0]
 800a7c8:	7afa      	ldrb	r2, [r7, #11]
 800a7ca:	429a      	cmp	r2, r3
 800a7cc:	d20a      	bcs.n	800a7e4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a7ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7d2:	f383 8811 	msr	BASEPRI, r3
 800a7d6:	f3bf 8f6f 	isb	sy
 800a7da:	f3bf 8f4f 	dsb	sy
 800a7de:	607b      	str	r3, [r7, #4]
}
 800a7e0:	bf00      	nop
 800a7e2:	e7fe      	b.n	800a7e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a7e4:	4b0e      	ldr	r3, [pc, #56]	; (800a820 <vPortValidateInterruptPriority+0x78>)
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a7ec:	4b0d      	ldr	r3, [pc, #52]	; (800a824 <vPortValidateInterruptPriority+0x7c>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	429a      	cmp	r2, r3
 800a7f2:	d90a      	bls.n	800a80a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a7f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7f8:	f383 8811 	msr	BASEPRI, r3
 800a7fc:	f3bf 8f6f 	isb	sy
 800a800:	f3bf 8f4f 	dsb	sy
 800a804:	603b      	str	r3, [r7, #0]
}
 800a806:	bf00      	nop
 800a808:	e7fe      	b.n	800a808 <vPortValidateInterruptPriority+0x60>
	}
 800a80a:	bf00      	nop
 800a80c:	3714      	adds	r7, #20
 800a80e:	46bd      	mov	sp, r7
 800a810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a814:	4770      	bx	lr
 800a816:	bf00      	nop
 800a818:	e000e3f0 	.word	0xe000e3f0
 800a81c:	200016c4 	.word	0x200016c4
 800a820:	e000ed0c 	.word	0xe000ed0c
 800a824:	200016c8 	.word	0x200016c8

0800a828 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b08a      	sub	sp, #40	; 0x28
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a830:	2300      	movs	r3, #0
 800a832:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a834:	f7fe fd9a 	bl	800936c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a838:	4b5b      	ldr	r3, [pc, #364]	; (800a9a8 <pvPortMalloc+0x180>)
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d101      	bne.n	800a844 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a840:	f000 f920 	bl	800aa84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a844:	4b59      	ldr	r3, [pc, #356]	; (800a9ac <pvPortMalloc+0x184>)
 800a846:	681a      	ldr	r2, [r3, #0]
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	4013      	ands	r3, r2
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	f040 8093 	bne.w	800a978 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d01d      	beq.n	800a894 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a858:	2208      	movs	r2, #8
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	4413      	add	r3, r2
 800a85e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	f003 0307 	and.w	r3, r3, #7
 800a866:	2b00      	cmp	r3, #0
 800a868:	d014      	beq.n	800a894 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	f023 0307 	bic.w	r3, r3, #7
 800a870:	3308      	adds	r3, #8
 800a872:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	f003 0307 	and.w	r3, r3, #7
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d00a      	beq.n	800a894 <pvPortMalloc+0x6c>
	__asm volatile
 800a87e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a882:	f383 8811 	msr	BASEPRI, r3
 800a886:	f3bf 8f6f 	isb	sy
 800a88a:	f3bf 8f4f 	dsb	sy
 800a88e:	617b      	str	r3, [r7, #20]
}
 800a890:	bf00      	nop
 800a892:	e7fe      	b.n	800a892 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d06e      	beq.n	800a978 <pvPortMalloc+0x150>
 800a89a:	4b45      	ldr	r3, [pc, #276]	; (800a9b0 <pvPortMalloc+0x188>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	687a      	ldr	r2, [r7, #4]
 800a8a0:	429a      	cmp	r2, r3
 800a8a2:	d869      	bhi.n	800a978 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a8a4:	4b43      	ldr	r3, [pc, #268]	; (800a9b4 <pvPortMalloc+0x18c>)
 800a8a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a8a8:	4b42      	ldr	r3, [pc, #264]	; (800a9b4 <pvPortMalloc+0x18c>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a8ae:	e004      	b.n	800a8ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a8b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a8b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a8ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8bc:	685b      	ldr	r3, [r3, #4]
 800a8be:	687a      	ldr	r2, [r7, #4]
 800a8c0:	429a      	cmp	r2, r3
 800a8c2:	d903      	bls.n	800a8cc <pvPortMalloc+0xa4>
 800a8c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d1f1      	bne.n	800a8b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a8cc:	4b36      	ldr	r3, [pc, #216]	; (800a9a8 <pvPortMalloc+0x180>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8d2:	429a      	cmp	r2, r3
 800a8d4:	d050      	beq.n	800a978 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a8d6:	6a3b      	ldr	r3, [r7, #32]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	2208      	movs	r2, #8
 800a8dc:	4413      	add	r3, r2
 800a8de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a8e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8e2:	681a      	ldr	r2, [r3, #0]
 800a8e4:	6a3b      	ldr	r3, [r7, #32]
 800a8e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a8e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ea:	685a      	ldr	r2, [r3, #4]
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	1ad2      	subs	r2, r2, r3
 800a8f0:	2308      	movs	r3, #8
 800a8f2:	005b      	lsls	r3, r3, #1
 800a8f4:	429a      	cmp	r2, r3
 800a8f6:	d91f      	bls.n	800a938 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a8f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	4413      	add	r3, r2
 800a8fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a900:	69bb      	ldr	r3, [r7, #24]
 800a902:	f003 0307 	and.w	r3, r3, #7
 800a906:	2b00      	cmp	r3, #0
 800a908:	d00a      	beq.n	800a920 <pvPortMalloc+0xf8>
	__asm volatile
 800a90a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a90e:	f383 8811 	msr	BASEPRI, r3
 800a912:	f3bf 8f6f 	isb	sy
 800a916:	f3bf 8f4f 	dsb	sy
 800a91a:	613b      	str	r3, [r7, #16]
}
 800a91c:	bf00      	nop
 800a91e:	e7fe      	b.n	800a91e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a922:	685a      	ldr	r2, [r3, #4]
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	1ad2      	subs	r2, r2, r3
 800a928:	69bb      	ldr	r3, [r7, #24]
 800a92a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a92c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a92e:	687a      	ldr	r2, [r7, #4]
 800a930:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a932:	69b8      	ldr	r0, [r7, #24]
 800a934:	f000 f908 	bl	800ab48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a938:	4b1d      	ldr	r3, [pc, #116]	; (800a9b0 <pvPortMalloc+0x188>)
 800a93a:	681a      	ldr	r2, [r3, #0]
 800a93c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a93e:	685b      	ldr	r3, [r3, #4]
 800a940:	1ad3      	subs	r3, r2, r3
 800a942:	4a1b      	ldr	r2, [pc, #108]	; (800a9b0 <pvPortMalloc+0x188>)
 800a944:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a946:	4b1a      	ldr	r3, [pc, #104]	; (800a9b0 <pvPortMalloc+0x188>)
 800a948:	681a      	ldr	r2, [r3, #0]
 800a94a:	4b1b      	ldr	r3, [pc, #108]	; (800a9b8 <pvPortMalloc+0x190>)
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	429a      	cmp	r2, r3
 800a950:	d203      	bcs.n	800a95a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a952:	4b17      	ldr	r3, [pc, #92]	; (800a9b0 <pvPortMalloc+0x188>)
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	4a18      	ldr	r2, [pc, #96]	; (800a9b8 <pvPortMalloc+0x190>)
 800a958:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a95a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a95c:	685a      	ldr	r2, [r3, #4]
 800a95e:	4b13      	ldr	r3, [pc, #76]	; (800a9ac <pvPortMalloc+0x184>)
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	431a      	orrs	r2, r3
 800a964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a966:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a96a:	2200      	movs	r2, #0
 800a96c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a96e:	4b13      	ldr	r3, [pc, #76]	; (800a9bc <pvPortMalloc+0x194>)
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	3301      	adds	r3, #1
 800a974:	4a11      	ldr	r2, [pc, #68]	; (800a9bc <pvPortMalloc+0x194>)
 800a976:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a978:	f7fe fd06 	bl	8009388 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a97c:	69fb      	ldr	r3, [r7, #28]
 800a97e:	f003 0307 	and.w	r3, r3, #7
 800a982:	2b00      	cmp	r3, #0
 800a984:	d00a      	beq.n	800a99c <pvPortMalloc+0x174>
	__asm volatile
 800a986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a98a:	f383 8811 	msr	BASEPRI, r3
 800a98e:	f3bf 8f6f 	isb	sy
 800a992:	f3bf 8f4f 	dsb	sy
 800a996:	60fb      	str	r3, [r7, #12]
}
 800a998:	bf00      	nop
 800a99a:	e7fe      	b.n	800a99a <pvPortMalloc+0x172>
	return pvReturn;
 800a99c:	69fb      	ldr	r3, [r7, #28]
}
 800a99e:	4618      	mov	r0, r3
 800a9a0:	3728      	adds	r7, #40	; 0x28
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	bd80      	pop	{r7, pc}
 800a9a6:	bf00      	nop
 800a9a8:	200052d4 	.word	0x200052d4
 800a9ac:	200052e8 	.word	0x200052e8
 800a9b0:	200052d8 	.word	0x200052d8
 800a9b4:	200052cc 	.word	0x200052cc
 800a9b8:	200052dc 	.word	0x200052dc
 800a9bc:	200052e0 	.word	0x200052e0

0800a9c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b086      	sub	sp, #24
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d04d      	beq.n	800aa6e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a9d2:	2308      	movs	r3, #8
 800a9d4:	425b      	negs	r3, r3
 800a9d6:	697a      	ldr	r2, [r7, #20]
 800a9d8:	4413      	add	r3, r2
 800a9da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a9dc:	697b      	ldr	r3, [r7, #20]
 800a9de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a9e0:	693b      	ldr	r3, [r7, #16]
 800a9e2:	685a      	ldr	r2, [r3, #4]
 800a9e4:	4b24      	ldr	r3, [pc, #144]	; (800aa78 <vPortFree+0xb8>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	4013      	ands	r3, r2
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d10a      	bne.n	800aa04 <vPortFree+0x44>
	__asm volatile
 800a9ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9f2:	f383 8811 	msr	BASEPRI, r3
 800a9f6:	f3bf 8f6f 	isb	sy
 800a9fa:	f3bf 8f4f 	dsb	sy
 800a9fe:	60fb      	str	r3, [r7, #12]
}
 800aa00:	bf00      	nop
 800aa02:	e7fe      	b.n	800aa02 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800aa04:	693b      	ldr	r3, [r7, #16]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d00a      	beq.n	800aa22 <vPortFree+0x62>
	__asm volatile
 800aa0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa10:	f383 8811 	msr	BASEPRI, r3
 800aa14:	f3bf 8f6f 	isb	sy
 800aa18:	f3bf 8f4f 	dsb	sy
 800aa1c:	60bb      	str	r3, [r7, #8]
}
 800aa1e:	bf00      	nop
 800aa20:	e7fe      	b.n	800aa20 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800aa22:	693b      	ldr	r3, [r7, #16]
 800aa24:	685a      	ldr	r2, [r3, #4]
 800aa26:	4b14      	ldr	r3, [pc, #80]	; (800aa78 <vPortFree+0xb8>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	4013      	ands	r3, r2
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d01e      	beq.n	800aa6e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800aa30:	693b      	ldr	r3, [r7, #16]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d11a      	bne.n	800aa6e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800aa38:	693b      	ldr	r3, [r7, #16]
 800aa3a:	685a      	ldr	r2, [r3, #4]
 800aa3c:	4b0e      	ldr	r3, [pc, #56]	; (800aa78 <vPortFree+0xb8>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	43db      	mvns	r3, r3
 800aa42:	401a      	ands	r2, r3
 800aa44:	693b      	ldr	r3, [r7, #16]
 800aa46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800aa48:	f7fe fc90 	bl	800936c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800aa4c:	693b      	ldr	r3, [r7, #16]
 800aa4e:	685a      	ldr	r2, [r3, #4]
 800aa50:	4b0a      	ldr	r3, [pc, #40]	; (800aa7c <vPortFree+0xbc>)
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	4413      	add	r3, r2
 800aa56:	4a09      	ldr	r2, [pc, #36]	; (800aa7c <vPortFree+0xbc>)
 800aa58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800aa5a:	6938      	ldr	r0, [r7, #16]
 800aa5c:	f000 f874 	bl	800ab48 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800aa60:	4b07      	ldr	r3, [pc, #28]	; (800aa80 <vPortFree+0xc0>)
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	3301      	adds	r3, #1
 800aa66:	4a06      	ldr	r2, [pc, #24]	; (800aa80 <vPortFree+0xc0>)
 800aa68:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800aa6a:	f7fe fc8d 	bl	8009388 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800aa6e:	bf00      	nop
 800aa70:	3718      	adds	r7, #24
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}
 800aa76:	bf00      	nop
 800aa78:	200052e8 	.word	0x200052e8
 800aa7c:	200052d8 	.word	0x200052d8
 800aa80:	200052e4 	.word	0x200052e4

0800aa84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aa84:	b480      	push	{r7}
 800aa86:	b085      	sub	sp, #20
 800aa88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aa8a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800aa8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aa90:	4b27      	ldr	r3, [pc, #156]	; (800ab30 <prvHeapInit+0xac>)
 800aa92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	f003 0307 	and.w	r3, r3, #7
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d00c      	beq.n	800aab8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	3307      	adds	r3, #7
 800aaa2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	f023 0307 	bic.w	r3, r3, #7
 800aaaa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aaac:	68ba      	ldr	r2, [r7, #8]
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	1ad3      	subs	r3, r2, r3
 800aab2:	4a1f      	ldr	r2, [pc, #124]	; (800ab30 <prvHeapInit+0xac>)
 800aab4:	4413      	add	r3, r2
 800aab6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aabc:	4a1d      	ldr	r2, [pc, #116]	; (800ab34 <prvHeapInit+0xb0>)
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aac2:	4b1c      	ldr	r3, [pc, #112]	; (800ab34 <prvHeapInit+0xb0>)
 800aac4:	2200      	movs	r2, #0
 800aac6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	68ba      	ldr	r2, [r7, #8]
 800aacc:	4413      	add	r3, r2
 800aace:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aad0:	2208      	movs	r2, #8
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	1a9b      	subs	r3, r3, r2
 800aad6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	f023 0307 	bic.w	r3, r3, #7
 800aade:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	4a15      	ldr	r2, [pc, #84]	; (800ab38 <prvHeapInit+0xb4>)
 800aae4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aae6:	4b14      	ldr	r3, [pc, #80]	; (800ab38 <prvHeapInit+0xb4>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	2200      	movs	r2, #0
 800aaec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aaee:	4b12      	ldr	r3, [pc, #72]	; (800ab38 <prvHeapInit+0xb4>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	68fa      	ldr	r2, [r7, #12]
 800aafe:	1ad2      	subs	r2, r2, r3
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ab04:	4b0c      	ldr	r3, [pc, #48]	; (800ab38 <prvHeapInit+0xb4>)
 800ab06:	681a      	ldr	r2, [r3, #0]
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	685b      	ldr	r3, [r3, #4]
 800ab10:	4a0a      	ldr	r2, [pc, #40]	; (800ab3c <prvHeapInit+0xb8>)
 800ab12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	685b      	ldr	r3, [r3, #4]
 800ab18:	4a09      	ldr	r2, [pc, #36]	; (800ab40 <prvHeapInit+0xbc>)
 800ab1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ab1c:	4b09      	ldr	r3, [pc, #36]	; (800ab44 <prvHeapInit+0xc0>)
 800ab1e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ab22:	601a      	str	r2, [r3, #0]
}
 800ab24:	bf00      	nop
 800ab26:	3714      	adds	r7, #20
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2e:	4770      	bx	lr
 800ab30:	200016cc 	.word	0x200016cc
 800ab34:	200052cc 	.word	0x200052cc
 800ab38:	200052d4 	.word	0x200052d4
 800ab3c:	200052dc 	.word	0x200052dc
 800ab40:	200052d8 	.word	0x200052d8
 800ab44:	200052e8 	.word	0x200052e8

0800ab48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ab48:	b480      	push	{r7}
 800ab4a:	b085      	sub	sp, #20
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ab50:	4b28      	ldr	r3, [pc, #160]	; (800abf4 <prvInsertBlockIntoFreeList+0xac>)
 800ab52:	60fb      	str	r3, [r7, #12]
 800ab54:	e002      	b.n	800ab5c <prvInsertBlockIntoFreeList+0x14>
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	60fb      	str	r3, [r7, #12]
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	687a      	ldr	r2, [r7, #4]
 800ab62:	429a      	cmp	r2, r3
 800ab64:	d8f7      	bhi.n	800ab56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	685b      	ldr	r3, [r3, #4]
 800ab6e:	68ba      	ldr	r2, [r7, #8]
 800ab70:	4413      	add	r3, r2
 800ab72:	687a      	ldr	r2, [r7, #4]
 800ab74:	429a      	cmp	r2, r3
 800ab76:	d108      	bne.n	800ab8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	685a      	ldr	r2, [r3, #4]
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	685b      	ldr	r3, [r3, #4]
 800ab80:	441a      	add	r2, r3
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	685b      	ldr	r3, [r3, #4]
 800ab92:	68ba      	ldr	r2, [r7, #8]
 800ab94:	441a      	add	r2, r3
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	429a      	cmp	r2, r3
 800ab9c:	d118      	bne.n	800abd0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	681a      	ldr	r2, [r3, #0]
 800aba2:	4b15      	ldr	r3, [pc, #84]	; (800abf8 <prvInsertBlockIntoFreeList+0xb0>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	429a      	cmp	r2, r3
 800aba8:	d00d      	beq.n	800abc6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	685a      	ldr	r2, [r3, #4]
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	685b      	ldr	r3, [r3, #4]
 800abb4:	441a      	add	r2, r3
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	681a      	ldr	r2, [r3, #0]
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	601a      	str	r2, [r3, #0]
 800abc4:	e008      	b.n	800abd8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800abc6:	4b0c      	ldr	r3, [pc, #48]	; (800abf8 <prvInsertBlockIntoFreeList+0xb0>)
 800abc8:	681a      	ldr	r2, [r3, #0]
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	601a      	str	r2, [r3, #0]
 800abce:	e003      	b.n	800abd8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	681a      	ldr	r2, [r3, #0]
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800abd8:	68fa      	ldr	r2, [r7, #12]
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	429a      	cmp	r2, r3
 800abde:	d002      	beq.n	800abe6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	687a      	ldr	r2, [r7, #4]
 800abe4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800abe6:	bf00      	nop
 800abe8:	3714      	adds	r7, #20
 800abea:	46bd      	mov	sp, r7
 800abec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf0:	4770      	bx	lr
 800abf2:	bf00      	nop
 800abf4:	200052cc 	.word	0x200052cc
 800abf8:	200052d4 	.word	0x200052d4

0800abfc <__errno>:
 800abfc:	4b01      	ldr	r3, [pc, #4]	; (800ac04 <__errno+0x8>)
 800abfe:	6818      	ldr	r0, [r3, #0]
 800ac00:	4770      	bx	lr
 800ac02:	bf00      	nop
 800ac04:	20000020 	.word	0x20000020

0800ac08 <__libc_init_array>:
 800ac08:	b570      	push	{r4, r5, r6, lr}
 800ac0a:	4d0d      	ldr	r5, [pc, #52]	; (800ac40 <__libc_init_array+0x38>)
 800ac0c:	4c0d      	ldr	r4, [pc, #52]	; (800ac44 <__libc_init_array+0x3c>)
 800ac0e:	1b64      	subs	r4, r4, r5
 800ac10:	10a4      	asrs	r4, r4, #2
 800ac12:	2600      	movs	r6, #0
 800ac14:	42a6      	cmp	r6, r4
 800ac16:	d109      	bne.n	800ac2c <__libc_init_array+0x24>
 800ac18:	4d0b      	ldr	r5, [pc, #44]	; (800ac48 <__libc_init_array+0x40>)
 800ac1a:	4c0c      	ldr	r4, [pc, #48]	; (800ac4c <__libc_init_array+0x44>)
 800ac1c:	f003 fc62 	bl	800e4e4 <_init>
 800ac20:	1b64      	subs	r4, r4, r5
 800ac22:	10a4      	asrs	r4, r4, #2
 800ac24:	2600      	movs	r6, #0
 800ac26:	42a6      	cmp	r6, r4
 800ac28:	d105      	bne.n	800ac36 <__libc_init_array+0x2e>
 800ac2a:	bd70      	pop	{r4, r5, r6, pc}
 800ac2c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac30:	4798      	blx	r3
 800ac32:	3601      	adds	r6, #1
 800ac34:	e7ee      	b.n	800ac14 <__libc_init_array+0xc>
 800ac36:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac3a:	4798      	blx	r3
 800ac3c:	3601      	adds	r6, #1
 800ac3e:	e7f2      	b.n	800ac26 <__libc_init_array+0x1e>
 800ac40:	0800f698 	.word	0x0800f698
 800ac44:	0800f698 	.word	0x0800f698
 800ac48:	0800f698 	.word	0x0800f698
 800ac4c:	0800f69c 	.word	0x0800f69c

0800ac50 <memcpy>:
 800ac50:	440a      	add	r2, r1
 800ac52:	4291      	cmp	r1, r2
 800ac54:	f100 33ff 	add.w	r3, r0, #4294967295
 800ac58:	d100      	bne.n	800ac5c <memcpy+0xc>
 800ac5a:	4770      	bx	lr
 800ac5c:	b510      	push	{r4, lr}
 800ac5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac62:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac66:	4291      	cmp	r1, r2
 800ac68:	d1f9      	bne.n	800ac5e <memcpy+0xe>
 800ac6a:	bd10      	pop	{r4, pc}

0800ac6c <memset>:
 800ac6c:	4402      	add	r2, r0
 800ac6e:	4603      	mov	r3, r0
 800ac70:	4293      	cmp	r3, r2
 800ac72:	d100      	bne.n	800ac76 <memset+0xa>
 800ac74:	4770      	bx	lr
 800ac76:	f803 1b01 	strb.w	r1, [r3], #1
 800ac7a:	e7f9      	b.n	800ac70 <memset+0x4>

0800ac7c <__cvt>:
 800ac7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac80:	ec55 4b10 	vmov	r4, r5, d0
 800ac84:	2d00      	cmp	r5, #0
 800ac86:	460e      	mov	r6, r1
 800ac88:	4619      	mov	r1, r3
 800ac8a:	462b      	mov	r3, r5
 800ac8c:	bfbb      	ittet	lt
 800ac8e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ac92:	461d      	movlt	r5, r3
 800ac94:	2300      	movge	r3, #0
 800ac96:	232d      	movlt	r3, #45	; 0x2d
 800ac98:	700b      	strb	r3, [r1, #0]
 800ac9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac9c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800aca0:	4691      	mov	r9, r2
 800aca2:	f023 0820 	bic.w	r8, r3, #32
 800aca6:	bfbc      	itt	lt
 800aca8:	4622      	movlt	r2, r4
 800acaa:	4614      	movlt	r4, r2
 800acac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800acb0:	d005      	beq.n	800acbe <__cvt+0x42>
 800acb2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800acb6:	d100      	bne.n	800acba <__cvt+0x3e>
 800acb8:	3601      	adds	r6, #1
 800acba:	2102      	movs	r1, #2
 800acbc:	e000      	b.n	800acc0 <__cvt+0x44>
 800acbe:	2103      	movs	r1, #3
 800acc0:	ab03      	add	r3, sp, #12
 800acc2:	9301      	str	r3, [sp, #4]
 800acc4:	ab02      	add	r3, sp, #8
 800acc6:	9300      	str	r3, [sp, #0]
 800acc8:	ec45 4b10 	vmov	d0, r4, r5
 800accc:	4653      	mov	r3, sl
 800acce:	4632      	mov	r2, r6
 800acd0:	f000 fe3e 	bl	800b950 <_dtoa_r>
 800acd4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800acd8:	4607      	mov	r7, r0
 800acda:	d102      	bne.n	800ace2 <__cvt+0x66>
 800acdc:	f019 0f01 	tst.w	r9, #1
 800ace0:	d022      	beq.n	800ad28 <__cvt+0xac>
 800ace2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ace6:	eb07 0906 	add.w	r9, r7, r6
 800acea:	d110      	bne.n	800ad0e <__cvt+0x92>
 800acec:	783b      	ldrb	r3, [r7, #0]
 800acee:	2b30      	cmp	r3, #48	; 0x30
 800acf0:	d10a      	bne.n	800ad08 <__cvt+0x8c>
 800acf2:	2200      	movs	r2, #0
 800acf4:	2300      	movs	r3, #0
 800acf6:	4620      	mov	r0, r4
 800acf8:	4629      	mov	r1, r5
 800acfa:	f7f5 fef5 	bl	8000ae8 <__aeabi_dcmpeq>
 800acfe:	b918      	cbnz	r0, 800ad08 <__cvt+0x8c>
 800ad00:	f1c6 0601 	rsb	r6, r6, #1
 800ad04:	f8ca 6000 	str.w	r6, [sl]
 800ad08:	f8da 3000 	ldr.w	r3, [sl]
 800ad0c:	4499      	add	r9, r3
 800ad0e:	2200      	movs	r2, #0
 800ad10:	2300      	movs	r3, #0
 800ad12:	4620      	mov	r0, r4
 800ad14:	4629      	mov	r1, r5
 800ad16:	f7f5 fee7 	bl	8000ae8 <__aeabi_dcmpeq>
 800ad1a:	b108      	cbz	r0, 800ad20 <__cvt+0xa4>
 800ad1c:	f8cd 900c 	str.w	r9, [sp, #12]
 800ad20:	2230      	movs	r2, #48	; 0x30
 800ad22:	9b03      	ldr	r3, [sp, #12]
 800ad24:	454b      	cmp	r3, r9
 800ad26:	d307      	bcc.n	800ad38 <__cvt+0xbc>
 800ad28:	9b03      	ldr	r3, [sp, #12]
 800ad2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad2c:	1bdb      	subs	r3, r3, r7
 800ad2e:	4638      	mov	r0, r7
 800ad30:	6013      	str	r3, [r2, #0]
 800ad32:	b004      	add	sp, #16
 800ad34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad38:	1c59      	adds	r1, r3, #1
 800ad3a:	9103      	str	r1, [sp, #12]
 800ad3c:	701a      	strb	r2, [r3, #0]
 800ad3e:	e7f0      	b.n	800ad22 <__cvt+0xa6>

0800ad40 <__exponent>:
 800ad40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad42:	4603      	mov	r3, r0
 800ad44:	2900      	cmp	r1, #0
 800ad46:	bfb8      	it	lt
 800ad48:	4249      	neglt	r1, r1
 800ad4a:	f803 2b02 	strb.w	r2, [r3], #2
 800ad4e:	bfb4      	ite	lt
 800ad50:	222d      	movlt	r2, #45	; 0x2d
 800ad52:	222b      	movge	r2, #43	; 0x2b
 800ad54:	2909      	cmp	r1, #9
 800ad56:	7042      	strb	r2, [r0, #1]
 800ad58:	dd2a      	ble.n	800adb0 <__exponent+0x70>
 800ad5a:	f10d 0407 	add.w	r4, sp, #7
 800ad5e:	46a4      	mov	ip, r4
 800ad60:	270a      	movs	r7, #10
 800ad62:	46a6      	mov	lr, r4
 800ad64:	460a      	mov	r2, r1
 800ad66:	fb91 f6f7 	sdiv	r6, r1, r7
 800ad6a:	fb07 1516 	mls	r5, r7, r6, r1
 800ad6e:	3530      	adds	r5, #48	; 0x30
 800ad70:	2a63      	cmp	r2, #99	; 0x63
 800ad72:	f104 34ff 	add.w	r4, r4, #4294967295
 800ad76:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ad7a:	4631      	mov	r1, r6
 800ad7c:	dcf1      	bgt.n	800ad62 <__exponent+0x22>
 800ad7e:	3130      	adds	r1, #48	; 0x30
 800ad80:	f1ae 0502 	sub.w	r5, lr, #2
 800ad84:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ad88:	1c44      	adds	r4, r0, #1
 800ad8a:	4629      	mov	r1, r5
 800ad8c:	4561      	cmp	r1, ip
 800ad8e:	d30a      	bcc.n	800ada6 <__exponent+0x66>
 800ad90:	f10d 0209 	add.w	r2, sp, #9
 800ad94:	eba2 020e 	sub.w	r2, r2, lr
 800ad98:	4565      	cmp	r5, ip
 800ad9a:	bf88      	it	hi
 800ad9c:	2200      	movhi	r2, #0
 800ad9e:	4413      	add	r3, r2
 800ada0:	1a18      	subs	r0, r3, r0
 800ada2:	b003      	add	sp, #12
 800ada4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ada6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800adaa:	f804 2f01 	strb.w	r2, [r4, #1]!
 800adae:	e7ed      	b.n	800ad8c <__exponent+0x4c>
 800adb0:	2330      	movs	r3, #48	; 0x30
 800adb2:	3130      	adds	r1, #48	; 0x30
 800adb4:	7083      	strb	r3, [r0, #2]
 800adb6:	70c1      	strb	r1, [r0, #3]
 800adb8:	1d03      	adds	r3, r0, #4
 800adba:	e7f1      	b.n	800ada0 <__exponent+0x60>

0800adbc <_printf_float>:
 800adbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adc0:	ed2d 8b02 	vpush	{d8}
 800adc4:	b08d      	sub	sp, #52	; 0x34
 800adc6:	460c      	mov	r4, r1
 800adc8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800adcc:	4616      	mov	r6, r2
 800adce:	461f      	mov	r7, r3
 800add0:	4605      	mov	r5, r0
 800add2:	f001 fbbd 	bl	800c550 <_localeconv_r>
 800add6:	f8d0 a000 	ldr.w	sl, [r0]
 800adda:	4650      	mov	r0, sl
 800addc:	f7f5 fa02 	bl	80001e4 <strlen>
 800ade0:	2300      	movs	r3, #0
 800ade2:	930a      	str	r3, [sp, #40]	; 0x28
 800ade4:	6823      	ldr	r3, [r4, #0]
 800ade6:	9305      	str	r3, [sp, #20]
 800ade8:	f8d8 3000 	ldr.w	r3, [r8]
 800adec:	f894 b018 	ldrb.w	fp, [r4, #24]
 800adf0:	3307      	adds	r3, #7
 800adf2:	f023 0307 	bic.w	r3, r3, #7
 800adf6:	f103 0208 	add.w	r2, r3, #8
 800adfa:	f8c8 2000 	str.w	r2, [r8]
 800adfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae02:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ae06:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ae0a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ae0e:	9307      	str	r3, [sp, #28]
 800ae10:	f8cd 8018 	str.w	r8, [sp, #24]
 800ae14:	ee08 0a10 	vmov	s16, r0
 800ae18:	4b9f      	ldr	r3, [pc, #636]	; (800b098 <_printf_float+0x2dc>)
 800ae1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae1e:	f04f 32ff 	mov.w	r2, #4294967295
 800ae22:	f7f5 fe93 	bl	8000b4c <__aeabi_dcmpun>
 800ae26:	bb88      	cbnz	r0, 800ae8c <_printf_float+0xd0>
 800ae28:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae2c:	4b9a      	ldr	r3, [pc, #616]	; (800b098 <_printf_float+0x2dc>)
 800ae2e:	f04f 32ff 	mov.w	r2, #4294967295
 800ae32:	f7f5 fe6d 	bl	8000b10 <__aeabi_dcmple>
 800ae36:	bb48      	cbnz	r0, 800ae8c <_printf_float+0xd0>
 800ae38:	2200      	movs	r2, #0
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	4640      	mov	r0, r8
 800ae3e:	4649      	mov	r1, r9
 800ae40:	f7f5 fe5c 	bl	8000afc <__aeabi_dcmplt>
 800ae44:	b110      	cbz	r0, 800ae4c <_printf_float+0x90>
 800ae46:	232d      	movs	r3, #45	; 0x2d
 800ae48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae4c:	4b93      	ldr	r3, [pc, #588]	; (800b09c <_printf_float+0x2e0>)
 800ae4e:	4894      	ldr	r0, [pc, #592]	; (800b0a0 <_printf_float+0x2e4>)
 800ae50:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ae54:	bf94      	ite	ls
 800ae56:	4698      	movls	r8, r3
 800ae58:	4680      	movhi	r8, r0
 800ae5a:	2303      	movs	r3, #3
 800ae5c:	6123      	str	r3, [r4, #16]
 800ae5e:	9b05      	ldr	r3, [sp, #20]
 800ae60:	f023 0204 	bic.w	r2, r3, #4
 800ae64:	6022      	str	r2, [r4, #0]
 800ae66:	f04f 0900 	mov.w	r9, #0
 800ae6a:	9700      	str	r7, [sp, #0]
 800ae6c:	4633      	mov	r3, r6
 800ae6e:	aa0b      	add	r2, sp, #44	; 0x2c
 800ae70:	4621      	mov	r1, r4
 800ae72:	4628      	mov	r0, r5
 800ae74:	f000 f9d8 	bl	800b228 <_printf_common>
 800ae78:	3001      	adds	r0, #1
 800ae7a:	f040 8090 	bne.w	800af9e <_printf_float+0x1e2>
 800ae7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ae82:	b00d      	add	sp, #52	; 0x34
 800ae84:	ecbd 8b02 	vpop	{d8}
 800ae88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae8c:	4642      	mov	r2, r8
 800ae8e:	464b      	mov	r3, r9
 800ae90:	4640      	mov	r0, r8
 800ae92:	4649      	mov	r1, r9
 800ae94:	f7f5 fe5a 	bl	8000b4c <__aeabi_dcmpun>
 800ae98:	b140      	cbz	r0, 800aeac <_printf_float+0xf0>
 800ae9a:	464b      	mov	r3, r9
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	bfbc      	itt	lt
 800aea0:	232d      	movlt	r3, #45	; 0x2d
 800aea2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800aea6:	487f      	ldr	r0, [pc, #508]	; (800b0a4 <_printf_float+0x2e8>)
 800aea8:	4b7f      	ldr	r3, [pc, #508]	; (800b0a8 <_printf_float+0x2ec>)
 800aeaa:	e7d1      	b.n	800ae50 <_printf_float+0x94>
 800aeac:	6863      	ldr	r3, [r4, #4]
 800aeae:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800aeb2:	9206      	str	r2, [sp, #24]
 800aeb4:	1c5a      	adds	r2, r3, #1
 800aeb6:	d13f      	bne.n	800af38 <_printf_float+0x17c>
 800aeb8:	2306      	movs	r3, #6
 800aeba:	6063      	str	r3, [r4, #4]
 800aebc:	9b05      	ldr	r3, [sp, #20]
 800aebe:	6861      	ldr	r1, [r4, #4]
 800aec0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800aec4:	2300      	movs	r3, #0
 800aec6:	9303      	str	r3, [sp, #12]
 800aec8:	ab0a      	add	r3, sp, #40	; 0x28
 800aeca:	e9cd b301 	strd	fp, r3, [sp, #4]
 800aece:	ab09      	add	r3, sp, #36	; 0x24
 800aed0:	ec49 8b10 	vmov	d0, r8, r9
 800aed4:	9300      	str	r3, [sp, #0]
 800aed6:	6022      	str	r2, [r4, #0]
 800aed8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800aedc:	4628      	mov	r0, r5
 800aede:	f7ff fecd 	bl	800ac7c <__cvt>
 800aee2:	9b06      	ldr	r3, [sp, #24]
 800aee4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aee6:	2b47      	cmp	r3, #71	; 0x47
 800aee8:	4680      	mov	r8, r0
 800aeea:	d108      	bne.n	800aefe <_printf_float+0x142>
 800aeec:	1cc8      	adds	r0, r1, #3
 800aeee:	db02      	blt.n	800aef6 <_printf_float+0x13a>
 800aef0:	6863      	ldr	r3, [r4, #4]
 800aef2:	4299      	cmp	r1, r3
 800aef4:	dd41      	ble.n	800af7a <_printf_float+0x1be>
 800aef6:	f1ab 0b02 	sub.w	fp, fp, #2
 800aefa:	fa5f fb8b 	uxtb.w	fp, fp
 800aefe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800af02:	d820      	bhi.n	800af46 <_printf_float+0x18a>
 800af04:	3901      	subs	r1, #1
 800af06:	465a      	mov	r2, fp
 800af08:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800af0c:	9109      	str	r1, [sp, #36]	; 0x24
 800af0e:	f7ff ff17 	bl	800ad40 <__exponent>
 800af12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af14:	1813      	adds	r3, r2, r0
 800af16:	2a01      	cmp	r2, #1
 800af18:	4681      	mov	r9, r0
 800af1a:	6123      	str	r3, [r4, #16]
 800af1c:	dc02      	bgt.n	800af24 <_printf_float+0x168>
 800af1e:	6822      	ldr	r2, [r4, #0]
 800af20:	07d2      	lsls	r2, r2, #31
 800af22:	d501      	bpl.n	800af28 <_printf_float+0x16c>
 800af24:	3301      	adds	r3, #1
 800af26:	6123      	str	r3, [r4, #16]
 800af28:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d09c      	beq.n	800ae6a <_printf_float+0xae>
 800af30:	232d      	movs	r3, #45	; 0x2d
 800af32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800af36:	e798      	b.n	800ae6a <_printf_float+0xae>
 800af38:	9a06      	ldr	r2, [sp, #24]
 800af3a:	2a47      	cmp	r2, #71	; 0x47
 800af3c:	d1be      	bne.n	800aebc <_printf_float+0x100>
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d1bc      	bne.n	800aebc <_printf_float+0x100>
 800af42:	2301      	movs	r3, #1
 800af44:	e7b9      	b.n	800aeba <_printf_float+0xfe>
 800af46:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800af4a:	d118      	bne.n	800af7e <_printf_float+0x1c2>
 800af4c:	2900      	cmp	r1, #0
 800af4e:	6863      	ldr	r3, [r4, #4]
 800af50:	dd0b      	ble.n	800af6a <_printf_float+0x1ae>
 800af52:	6121      	str	r1, [r4, #16]
 800af54:	b913      	cbnz	r3, 800af5c <_printf_float+0x1a0>
 800af56:	6822      	ldr	r2, [r4, #0]
 800af58:	07d0      	lsls	r0, r2, #31
 800af5a:	d502      	bpl.n	800af62 <_printf_float+0x1a6>
 800af5c:	3301      	adds	r3, #1
 800af5e:	440b      	add	r3, r1
 800af60:	6123      	str	r3, [r4, #16]
 800af62:	65a1      	str	r1, [r4, #88]	; 0x58
 800af64:	f04f 0900 	mov.w	r9, #0
 800af68:	e7de      	b.n	800af28 <_printf_float+0x16c>
 800af6a:	b913      	cbnz	r3, 800af72 <_printf_float+0x1b6>
 800af6c:	6822      	ldr	r2, [r4, #0]
 800af6e:	07d2      	lsls	r2, r2, #31
 800af70:	d501      	bpl.n	800af76 <_printf_float+0x1ba>
 800af72:	3302      	adds	r3, #2
 800af74:	e7f4      	b.n	800af60 <_printf_float+0x1a4>
 800af76:	2301      	movs	r3, #1
 800af78:	e7f2      	b.n	800af60 <_printf_float+0x1a4>
 800af7a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800af7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af80:	4299      	cmp	r1, r3
 800af82:	db05      	blt.n	800af90 <_printf_float+0x1d4>
 800af84:	6823      	ldr	r3, [r4, #0]
 800af86:	6121      	str	r1, [r4, #16]
 800af88:	07d8      	lsls	r0, r3, #31
 800af8a:	d5ea      	bpl.n	800af62 <_printf_float+0x1a6>
 800af8c:	1c4b      	adds	r3, r1, #1
 800af8e:	e7e7      	b.n	800af60 <_printf_float+0x1a4>
 800af90:	2900      	cmp	r1, #0
 800af92:	bfd4      	ite	le
 800af94:	f1c1 0202 	rsble	r2, r1, #2
 800af98:	2201      	movgt	r2, #1
 800af9a:	4413      	add	r3, r2
 800af9c:	e7e0      	b.n	800af60 <_printf_float+0x1a4>
 800af9e:	6823      	ldr	r3, [r4, #0]
 800afa0:	055a      	lsls	r2, r3, #21
 800afa2:	d407      	bmi.n	800afb4 <_printf_float+0x1f8>
 800afa4:	6923      	ldr	r3, [r4, #16]
 800afa6:	4642      	mov	r2, r8
 800afa8:	4631      	mov	r1, r6
 800afaa:	4628      	mov	r0, r5
 800afac:	47b8      	blx	r7
 800afae:	3001      	adds	r0, #1
 800afb0:	d12c      	bne.n	800b00c <_printf_float+0x250>
 800afb2:	e764      	b.n	800ae7e <_printf_float+0xc2>
 800afb4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800afb8:	f240 80e0 	bls.w	800b17c <_printf_float+0x3c0>
 800afbc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800afc0:	2200      	movs	r2, #0
 800afc2:	2300      	movs	r3, #0
 800afc4:	f7f5 fd90 	bl	8000ae8 <__aeabi_dcmpeq>
 800afc8:	2800      	cmp	r0, #0
 800afca:	d034      	beq.n	800b036 <_printf_float+0x27a>
 800afcc:	4a37      	ldr	r2, [pc, #220]	; (800b0ac <_printf_float+0x2f0>)
 800afce:	2301      	movs	r3, #1
 800afd0:	4631      	mov	r1, r6
 800afd2:	4628      	mov	r0, r5
 800afd4:	47b8      	blx	r7
 800afd6:	3001      	adds	r0, #1
 800afd8:	f43f af51 	beq.w	800ae7e <_printf_float+0xc2>
 800afdc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800afe0:	429a      	cmp	r2, r3
 800afe2:	db02      	blt.n	800afea <_printf_float+0x22e>
 800afe4:	6823      	ldr	r3, [r4, #0]
 800afe6:	07d8      	lsls	r0, r3, #31
 800afe8:	d510      	bpl.n	800b00c <_printf_float+0x250>
 800afea:	ee18 3a10 	vmov	r3, s16
 800afee:	4652      	mov	r2, sl
 800aff0:	4631      	mov	r1, r6
 800aff2:	4628      	mov	r0, r5
 800aff4:	47b8      	blx	r7
 800aff6:	3001      	adds	r0, #1
 800aff8:	f43f af41 	beq.w	800ae7e <_printf_float+0xc2>
 800affc:	f04f 0800 	mov.w	r8, #0
 800b000:	f104 091a 	add.w	r9, r4, #26
 800b004:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b006:	3b01      	subs	r3, #1
 800b008:	4543      	cmp	r3, r8
 800b00a:	dc09      	bgt.n	800b020 <_printf_float+0x264>
 800b00c:	6823      	ldr	r3, [r4, #0]
 800b00e:	079b      	lsls	r3, r3, #30
 800b010:	f100 8105 	bmi.w	800b21e <_printf_float+0x462>
 800b014:	68e0      	ldr	r0, [r4, #12]
 800b016:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b018:	4298      	cmp	r0, r3
 800b01a:	bfb8      	it	lt
 800b01c:	4618      	movlt	r0, r3
 800b01e:	e730      	b.n	800ae82 <_printf_float+0xc6>
 800b020:	2301      	movs	r3, #1
 800b022:	464a      	mov	r2, r9
 800b024:	4631      	mov	r1, r6
 800b026:	4628      	mov	r0, r5
 800b028:	47b8      	blx	r7
 800b02a:	3001      	adds	r0, #1
 800b02c:	f43f af27 	beq.w	800ae7e <_printf_float+0xc2>
 800b030:	f108 0801 	add.w	r8, r8, #1
 800b034:	e7e6      	b.n	800b004 <_printf_float+0x248>
 800b036:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b038:	2b00      	cmp	r3, #0
 800b03a:	dc39      	bgt.n	800b0b0 <_printf_float+0x2f4>
 800b03c:	4a1b      	ldr	r2, [pc, #108]	; (800b0ac <_printf_float+0x2f0>)
 800b03e:	2301      	movs	r3, #1
 800b040:	4631      	mov	r1, r6
 800b042:	4628      	mov	r0, r5
 800b044:	47b8      	blx	r7
 800b046:	3001      	adds	r0, #1
 800b048:	f43f af19 	beq.w	800ae7e <_printf_float+0xc2>
 800b04c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b050:	4313      	orrs	r3, r2
 800b052:	d102      	bne.n	800b05a <_printf_float+0x29e>
 800b054:	6823      	ldr	r3, [r4, #0]
 800b056:	07d9      	lsls	r1, r3, #31
 800b058:	d5d8      	bpl.n	800b00c <_printf_float+0x250>
 800b05a:	ee18 3a10 	vmov	r3, s16
 800b05e:	4652      	mov	r2, sl
 800b060:	4631      	mov	r1, r6
 800b062:	4628      	mov	r0, r5
 800b064:	47b8      	blx	r7
 800b066:	3001      	adds	r0, #1
 800b068:	f43f af09 	beq.w	800ae7e <_printf_float+0xc2>
 800b06c:	f04f 0900 	mov.w	r9, #0
 800b070:	f104 0a1a 	add.w	sl, r4, #26
 800b074:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b076:	425b      	negs	r3, r3
 800b078:	454b      	cmp	r3, r9
 800b07a:	dc01      	bgt.n	800b080 <_printf_float+0x2c4>
 800b07c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b07e:	e792      	b.n	800afa6 <_printf_float+0x1ea>
 800b080:	2301      	movs	r3, #1
 800b082:	4652      	mov	r2, sl
 800b084:	4631      	mov	r1, r6
 800b086:	4628      	mov	r0, r5
 800b088:	47b8      	blx	r7
 800b08a:	3001      	adds	r0, #1
 800b08c:	f43f aef7 	beq.w	800ae7e <_printf_float+0xc2>
 800b090:	f109 0901 	add.w	r9, r9, #1
 800b094:	e7ee      	b.n	800b074 <_printf_float+0x2b8>
 800b096:	bf00      	nop
 800b098:	7fefffff 	.word	0x7fefffff
 800b09c:	0800f240 	.word	0x0800f240
 800b0a0:	0800f244 	.word	0x0800f244
 800b0a4:	0800f24c 	.word	0x0800f24c
 800b0a8:	0800f248 	.word	0x0800f248
 800b0ac:	0800f509 	.word	0x0800f509
 800b0b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b0b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b0b4:	429a      	cmp	r2, r3
 800b0b6:	bfa8      	it	ge
 800b0b8:	461a      	movge	r2, r3
 800b0ba:	2a00      	cmp	r2, #0
 800b0bc:	4691      	mov	r9, r2
 800b0be:	dc37      	bgt.n	800b130 <_printf_float+0x374>
 800b0c0:	f04f 0b00 	mov.w	fp, #0
 800b0c4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b0c8:	f104 021a 	add.w	r2, r4, #26
 800b0cc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b0ce:	9305      	str	r3, [sp, #20]
 800b0d0:	eba3 0309 	sub.w	r3, r3, r9
 800b0d4:	455b      	cmp	r3, fp
 800b0d6:	dc33      	bgt.n	800b140 <_printf_float+0x384>
 800b0d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b0dc:	429a      	cmp	r2, r3
 800b0de:	db3b      	blt.n	800b158 <_printf_float+0x39c>
 800b0e0:	6823      	ldr	r3, [r4, #0]
 800b0e2:	07da      	lsls	r2, r3, #31
 800b0e4:	d438      	bmi.n	800b158 <_printf_float+0x39c>
 800b0e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0e8:	9a05      	ldr	r2, [sp, #20]
 800b0ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b0ec:	1a9a      	subs	r2, r3, r2
 800b0ee:	eba3 0901 	sub.w	r9, r3, r1
 800b0f2:	4591      	cmp	r9, r2
 800b0f4:	bfa8      	it	ge
 800b0f6:	4691      	movge	r9, r2
 800b0f8:	f1b9 0f00 	cmp.w	r9, #0
 800b0fc:	dc35      	bgt.n	800b16a <_printf_float+0x3ae>
 800b0fe:	f04f 0800 	mov.w	r8, #0
 800b102:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b106:	f104 0a1a 	add.w	sl, r4, #26
 800b10a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b10e:	1a9b      	subs	r3, r3, r2
 800b110:	eba3 0309 	sub.w	r3, r3, r9
 800b114:	4543      	cmp	r3, r8
 800b116:	f77f af79 	ble.w	800b00c <_printf_float+0x250>
 800b11a:	2301      	movs	r3, #1
 800b11c:	4652      	mov	r2, sl
 800b11e:	4631      	mov	r1, r6
 800b120:	4628      	mov	r0, r5
 800b122:	47b8      	blx	r7
 800b124:	3001      	adds	r0, #1
 800b126:	f43f aeaa 	beq.w	800ae7e <_printf_float+0xc2>
 800b12a:	f108 0801 	add.w	r8, r8, #1
 800b12e:	e7ec      	b.n	800b10a <_printf_float+0x34e>
 800b130:	4613      	mov	r3, r2
 800b132:	4631      	mov	r1, r6
 800b134:	4642      	mov	r2, r8
 800b136:	4628      	mov	r0, r5
 800b138:	47b8      	blx	r7
 800b13a:	3001      	adds	r0, #1
 800b13c:	d1c0      	bne.n	800b0c0 <_printf_float+0x304>
 800b13e:	e69e      	b.n	800ae7e <_printf_float+0xc2>
 800b140:	2301      	movs	r3, #1
 800b142:	4631      	mov	r1, r6
 800b144:	4628      	mov	r0, r5
 800b146:	9205      	str	r2, [sp, #20]
 800b148:	47b8      	blx	r7
 800b14a:	3001      	adds	r0, #1
 800b14c:	f43f ae97 	beq.w	800ae7e <_printf_float+0xc2>
 800b150:	9a05      	ldr	r2, [sp, #20]
 800b152:	f10b 0b01 	add.w	fp, fp, #1
 800b156:	e7b9      	b.n	800b0cc <_printf_float+0x310>
 800b158:	ee18 3a10 	vmov	r3, s16
 800b15c:	4652      	mov	r2, sl
 800b15e:	4631      	mov	r1, r6
 800b160:	4628      	mov	r0, r5
 800b162:	47b8      	blx	r7
 800b164:	3001      	adds	r0, #1
 800b166:	d1be      	bne.n	800b0e6 <_printf_float+0x32a>
 800b168:	e689      	b.n	800ae7e <_printf_float+0xc2>
 800b16a:	9a05      	ldr	r2, [sp, #20]
 800b16c:	464b      	mov	r3, r9
 800b16e:	4442      	add	r2, r8
 800b170:	4631      	mov	r1, r6
 800b172:	4628      	mov	r0, r5
 800b174:	47b8      	blx	r7
 800b176:	3001      	adds	r0, #1
 800b178:	d1c1      	bne.n	800b0fe <_printf_float+0x342>
 800b17a:	e680      	b.n	800ae7e <_printf_float+0xc2>
 800b17c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b17e:	2a01      	cmp	r2, #1
 800b180:	dc01      	bgt.n	800b186 <_printf_float+0x3ca>
 800b182:	07db      	lsls	r3, r3, #31
 800b184:	d538      	bpl.n	800b1f8 <_printf_float+0x43c>
 800b186:	2301      	movs	r3, #1
 800b188:	4642      	mov	r2, r8
 800b18a:	4631      	mov	r1, r6
 800b18c:	4628      	mov	r0, r5
 800b18e:	47b8      	blx	r7
 800b190:	3001      	adds	r0, #1
 800b192:	f43f ae74 	beq.w	800ae7e <_printf_float+0xc2>
 800b196:	ee18 3a10 	vmov	r3, s16
 800b19a:	4652      	mov	r2, sl
 800b19c:	4631      	mov	r1, r6
 800b19e:	4628      	mov	r0, r5
 800b1a0:	47b8      	blx	r7
 800b1a2:	3001      	adds	r0, #1
 800b1a4:	f43f ae6b 	beq.w	800ae7e <_printf_float+0xc2>
 800b1a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b1ac:	2200      	movs	r2, #0
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	f7f5 fc9a 	bl	8000ae8 <__aeabi_dcmpeq>
 800b1b4:	b9d8      	cbnz	r0, 800b1ee <_printf_float+0x432>
 800b1b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1b8:	f108 0201 	add.w	r2, r8, #1
 800b1bc:	3b01      	subs	r3, #1
 800b1be:	4631      	mov	r1, r6
 800b1c0:	4628      	mov	r0, r5
 800b1c2:	47b8      	blx	r7
 800b1c4:	3001      	adds	r0, #1
 800b1c6:	d10e      	bne.n	800b1e6 <_printf_float+0x42a>
 800b1c8:	e659      	b.n	800ae7e <_printf_float+0xc2>
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	4652      	mov	r2, sl
 800b1ce:	4631      	mov	r1, r6
 800b1d0:	4628      	mov	r0, r5
 800b1d2:	47b8      	blx	r7
 800b1d4:	3001      	adds	r0, #1
 800b1d6:	f43f ae52 	beq.w	800ae7e <_printf_float+0xc2>
 800b1da:	f108 0801 	add.w	r8, r8, #1
 800b1de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1e0:	3b01      	subs	r3, #1
 800b1e2:	4543      	cmp	r3, r8
 800b1e4:	dcf1      	bgt.n	800b1ca <_printf_float+0x40e>
 800b1e6:	464b      	mov	r3, r9
 800b1e8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b1ec:	e6dc      	b.n	800afa8 <_printf_float+0x1ec>
 800b1ee:	f04f 0800 	mov.w	r8, #0
 800b1f2:	f104 0a1a 	add.w	sl, r4, #26
 800b1f6:	e7f2      	b.n	800b1de <_printf_float+0x422>
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	4642      	mov	r2, r8
 800b1fc:	e7df      	b.n	800b1be <_printf_float+0x402>
 800b1fe:	2301      	movs	r3, #1
 800b200:	464a      	mov	r2, r9
 800b202:	4631      	mov	r1, r6
 800b204:	4628      	mov	r0, r5
 800b206:	47b8      	blx	r7
 800b208:	3001      	adds	r0, #1
 800b20a:	f43f ae38 	beq.w	800ae7e <_printf_float+0xc2>
 800b20e:	f108 0801 	add.w	r8, r8, #1
 800b212:	68e3      	ldr	r3, [r4, #12]
 800b214:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b216:	1a5b      	subs	r3, r3, r1
 800b218:	4543      	cmp	r3, r8
 800b21a:	dcf0      	bgt.n	800b1fe <_printf_float+0x442>
 800b21c:	e6fa      	b.n	800b014 <_printf_float+0x258>
 800b21e:	f04f 0800 	mov.w	r8, #0
 800b222:	f104 0919 	add.w	r9, r4, #25
 800b226:	e7f4      	b.n	800b212 <_printf_float+0x456>

0800b228 <_printf_common>:
 800b228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b22c:	4616      	mov	r6, r2
 800b22e:	4699      	mov	r9, r3
 800b230:	688a      	ldr	r2, [r1, #8]
 800b232:	690b      	ldr	r3, [r1, #16]
 800b234:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b238:	4293      	cmp	r3, r2
 800b23a:	bfb8      	it	lt
 800b23c:	4613      	movlt	r3, r2
 800b23e:	6033      	str	r3, [r6, #0]
 800b240:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b244:	4607      	mov	r7, r0
 800b246:	460c      	mov	r4, r1
 800b248:	b10a      	cbz	r2, 800b24e <_printf_common+0x26>
 800b24a:	3301      	adds	r3, #1
 800b24c:	6033      	str	r3, [r6, #0]
 800b24e:	6823      	ldr	r3, [r4, #0]
 800b250:	0699      	lsls	r1, r3, #26
 800b252:	bf42      	ittt	mi
 800b254:	6833      	ldrmi	r3, [r6, #0]
 800b256:	3302      	addmi	r3, #2
 800b258:	6033      	strmi	r3, [r6, #0]
 800b25a:	6825      	ldr	r5, [r4, #0]
 800b25c:	f015 0506 	ands.w	r5, r5, #6
 800b260:	d106      	bne.n	800b270 <_printf_common+0x48>
 800b262:	f104 0a19 	add.w	sl, r4, #25
 800b266:	68e3      	ldr	r3, [r4, #12]
 800b268:	6832      	ldr	r2, [r6, #0]
 800b26a:	1a9b      	subs	r3, r3, r2
 800b26c:	42ab      	cmp	r3, r5
 800b26e:	dc26      	bgt.n	800b2be <_printf_common+0x96>
 800b270:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b274:	1e13      	subs	r3, r2, #0
 800b276:	6822      	ldr	r2, [r4, #0]
 800b278:	bf18      	it	ne
 800b27a:	2301      	movne	r3, #1
 800b27c:	0692      	lsls	r2, r2, #26
 800b27e:	d42b      	bmi.n	800b2d8 <_printf_common+0xb0>
 800b280:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b284:	4649      	mov	r1, r9
 800b286:	4638      	mov	r0, r7
 800b288:	47c0      	blx	r8
 800b28a:	3001      	adds	r0, #1
 800b28c:	d01e      	beq.n	800b2cc <_printf_common+0xa4>
 800b28e:	6823      	ldr	r3, [r4, #0]
 800b290:	68e5      	ldr	r5, [r4, #12]
 800b292:	6832      	ldr	r2, [r6, #0]
 800b294:	f003 0306 	and.w	r3, r3, #6
 800b298:	2b04      	cmp	r3, #4
 800b29a:	bf08      	it	eq
 800b29c:	1aad      	subeq	r5, r5, r2
 800b29e:	68a3      	ldr	r3, [r4, #8]
 800b2a0:	6922      	ldr	r2, [r4, #16]
 800b2a2:	bf0c      	ite	eq
 800b2a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2a8:	2500      	movne	r5, #0
 800b2aa:	4293      	cmp	r3, r2
 800b2ac:	bfc4      	itt	gt
 800b2ae:	1a9b      	subgt	r3, r3, r2
 800b2b0:	18ed      	addgt	r5, r5, r3
 800b2b2:	2600      	movs	r6, #0
 800b2b4:	341a      	adds	r4, #26
 800b2b6:	42b5      	cmp	r5, r6
 800b2b8:	d11a      	bne.n	800b2f0 <_printf_common+0xc8>
 800b2ba:	2000      	movs	r0, #0
 800b2bc:	e008      	b.n	800b2d0 <_printf_common+0xa8>
 800b2be:	2301      	movs	r3, #1
 800b2c0:	4652      	mov	r2, sl
 800b2c2:	4649      	mov	r1, r9
 800b2c4:	4638      	mov	r0, r7
 800b2c6:	47c0      	blx	r8
 800b2c8:	3001      	adds	r0, #1
 800b2ca:	d103      	bne.n	800b2d4 <_printf_common+0xac>
 800b2cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b2d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2d4:	3501      	adds	r5, #1
 800b2d6:	e7c6      	b.n	800b266 <_printf_common+0x3e>
 800b2d8:	18e1      	adds	r1, r4, r3
 800b2da:	1c5a      	adds	r2, r3, #1
 800b2dc:	2030      	movs	r0, #48	; 0x30
 800b2de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b2e2:	4422      	add	r2, r4
 800b2e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b2e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b2ec:	3302      	adds	r3, #2
 800b2ee:	e7c7      	b.n	800b280 <_printf_common+0x58>
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	4622      	mov	r2, r4
 800b2f4:	4649      	mov	r1, r9
 800b2f6:	4638      	mov	r0, r7
 800b2f8:	47c0      	blx	r8
 800b2fa:	3001      	adds	r0, #1
 800b2fc:	d0e6      	beq.n	800b2cc <_printf_common+0xa4>
 800b2fe:	3601      	adds	r6, #1
 800b300:	e7d9      	b.n	800b2b6 <_printf_common+0x8e>
	...

0800b304 <_printf_i>:
 800b304:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b308:	7e0f      	ldrb	r7, [r1, #24]
 800b30a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b30c:	2f78      	cmp	r7, #120	; 0x78
 800b30e:	4691      	mov	r9, r2
 800b310:	4680      	mov	r8, r0
 800b312:	460c      	mov	r4, r1
 800b314:	469a      	mov	sl, r3
 800b316:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b31a:	d807      	bhi.n	800b32c <_printf_i+0x28>
 800b31c:	2f62      	cmp	r7, #98	; 0x62
 800b31e:	d80a      	bhi.n	800b336 <_printf_i+0x32>
 800b320:	2f00      	cmp	r7, #0
 800b322:	f000 80d8 	beq.w	800b4d6 <_printf_i+0x1d2>
 800b326:	2f58      	cmp	r7, #88	; 0x58
 800b328:	f000 80a3 	beq.w	800b472 <_printf_i+0x16e>
 800b32c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b330:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b334:	e03a      	b.n	800b3ac <_printf_i+0xa8>
 800b336:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b33a:	2b15      	cmp	r3, #21
 800b33c:	d8f6      	bhi.n	800b32c <_printf_i+0x28>
 800b33e:	a101      	add	r1, pc, #4	; (adr r1, 800b344 <_printf_i+0x40>)
 800b340:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b344:	0800b39d 	.word	0x0800b39d
 800b348:	0800b3b1 	.word	0x0800b3b1
 800b34c:	0800b32d 	.word	0x0800b32d
 800b350:	0800b32d 	.word	0x0800b32d
 800b354:	0800b32d 	.word	0x0800b32d
 800b358:	0800b32d 	.word	0x0800b32d
 800b35c:	0800b3b1 	.word	0x0800b3b1
 800b360:	0800b32d 	.word	0x0800b32d
 800b364:	0800b32d 	.word	0x0800b32d
 800b368:	0800b32d 	.word	0x0800b32d
 800b36c:	0800b32d 	.word	0x0800b32d
 800b370:	0800b4bd 	.word	0x0800b4bd
 800b374:	0800b3e1 	.word	0x0800b3e1
 800b378:	0800b49f 	.word	0x0800b49f
 800b37c:	0800b32d 	.word	0x0800b32d
 800b380:	0800b32d 	.word	0x0800b32d
 800b384:	0800b4df 	.word	0x0800b4df
 800b388:	0800b32d 	.word	0x0800b32d
 800b38c:	0800b3e1 	.word	0x0800b3e1
 800b390:	0800b32d 	.word	0x0800b32d
 800b394:	0800b32d 	.word	0x0800b32d
 800b398:	0800b4a7 	.word	0x0800b4a7
 800b39c:	682b      	ldr	r3, [r5, #0]
 800b39e:	1d1a      	adds	r2, r3, #4
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	602a      	str	r2, [r5, #0]
 800b3a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b3a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b3ac:	2301      	movs	r3, #1
 800b3ae:	e0a3      	b.n	800b4f8 <_printf_i+0x1f4>
 800b3b0:	6820      	ldr	r0, [r4, #0]
 800b3b2:	6829      	ldr	r1, [r5, #0]
 800b3b4:	0606      	lsls	r6, r0, #24
 800b3b6:	f101 0304 	add.w	r3, r1, #4
 800b3ba:	d50a      	bpl.n	800b3d2 <_printf_i+0xce>
 800b3bc:	680e      	ldr	r6, [r1, #0]
 800b3be:	602b      	str	r3, [r5, #0]
 800b3c0:	2e00      	cmp	r6, #0
 800b3c2:	da03      	bge.n	800b3cc <_printf_i+0xc8>
 800b3c4:	232d      	movs	r3, #45	; 0x2d
 800b3c6:	4276      	negs	r6, r6
 800b3c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3cc:	485e      	ldr	r0, [pc, #376]	; (800b548 <_printf_i+0x244>)
 800b3ce:	230a      	movs	r3, #10
 800b3d0:	e019      	b.n	800b406 <_printf_i+0x102>
 800b3d2:	680e      	ldr	r6, [r1, #0]
 800b3d4:	602b      	str	r3, [r5, #0]
 800b3d6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b3da:	bf18      	it	ne
 800b3dc:	b236      	sxthne	r6, r6
 800b3de:	e7ef      	b.n	800b3c0 <_printf_i+0xbc>
 800b3e0:	682b      	ldr	r3, [r5, #0]
 800b3e2:	6820      	ldr	r0, [r4, #0]
 800b3e4:	1d19      	adds	r1, r3, #4
 800b3e6:	6029      	str	r1, [r5, #0]
 800b3e8:	0601      	lsls	r1, r0, #24
 800b3ea:	d501      	bpl.n	800b3f0 <_printf_i+0xec>
 800b3ec:	681e      	ldr	r6, [r3, #0]
 800b3ee:	e002      	b.n	800b3f6 <_printf_i+0xf2>
 800b3f0:	0646      	lsls	r6, r0, #25
 800b3f2:	d5fb      	bpl.n	800b3ec <_printf_i+0xe8>
 800b3f4:	881e      	ldrh	r6, [r3, #0]
 800b3f6:	4854      	ldr	r0, [pc, #336]	; (800b548 <_printf_i+0x244>)
 800b3f8:	2f6f      	cmp	r7, #111	; 0x6f
 800b3fa:	bf0c      	ite	eq
 800b3fc:	2308      	moveq	r3, #8
 800b3fe:	230a      	movne	r3, #10
 800b400:	2100      	movs	r1, #0
 800b402:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b406:	6865      	ldr	r5, [r4, #4]
 800b408:	60a5      	str	r5, [r4, #8]
 800b40a:	2d00      	cmp	r5, #0
 800b40c:	bfa2      	ittt	ge
 800b40e:	6821      	ldrge	r1, [r4, #0]
 800b410:	f021 0104 	bicge.w	r1, r1, #4
 800b414:	6021      	strge	r1, [r4, #0]
 800b416:	b90e      	cbnz	r6, 800b41c <_printf_i+0x118>
 800b418:	2d00      	cmp	r5, #0
 800b41a:	d04d      	beq.n	800b4b8 <_printf_i+0x1b4>
 800b41c:	4615      	mov	r5, r2
 800b41e:	fbb6 f1f3 	udiv	r1, r6, r3
 800b422:	fb03 6711 	mls	r7, r3, r1, r6
 800b426:	5dc7      	ldrb	r7, [r0, r7]
 800b428:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b42c:	4637      	mov	r7, r6
 800b42e:	42bb      	cmp	r3, r7
 800b430:	460e      	mov	r6, r1
 800b432:	d9f4      	bls.n	800b41e <_printf_i+0x11a>
 800b434:	2b08      	cmp	r3, #8
 800b436:	d10b      	bne.n	800b450 <_printf_i+0x14c>
 800b438:	6823      	ldr	r3, [r4, #0]
 800b43a:	07de      	lsls	r6, r3, #31
 800b43c:	d508      	bpl.n	800b450 <_printf_i+0x14c>
 800b43e:	6923      	ldr	r3, [r4, #16]
 800b440:	6861      	ldr	r1, [r4, #4]
 800b442:	4299      	cmp	r1, r3
 800b444:	bfde      	ittt	le
 800b446:	2330      	movle	r3, #48	; 0x30
 800b448:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b44c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b450:	1b52      	subs	r2, r2, r5
 800b452:	6122      	str	r2, [r4, #16]
 800b454:	f8cd a000 	str.w	sl, [sp]
 800b458:	464b      	mov	r3, r9
 800b45a:	aa03      	add	r2, sp, #12
 800b45c:	4621      	mov	r1, r4
 800b45e:	4640      	mov	r0, r8
 800b460:	f7ff fee2 	bl	800b228 <_printf_common>
 800b464:	3001      	adds	r0, #1
 800b466:	d14c      	bne.n	800b502 <_printf_i+0x1fe>
 800b468:	f04f 30ff 	mov.w	r0, #4294967295
 800b46c:	b004      	add	sp, #16
 800b46e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b472:	4835      	ldr	r0, [pc, #212]	; (800b548 <_printf_i+0x244>)
 800b474:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b478:	6829      	ldr	r1, [r5, #0]
 800b47a:	6823      	ldr	r3, [r4, #0]
 800b47c:	f851 6b04 	ldr.w	r6, [r1], #4
 800b480:	6029      	str	r1, [r5, #0]
 800b482:	061d      	lsls	r5, r3, #24
 800b484:	d514      	bpl.n	800b4b0 <_printf_i+0x1ac>
 800b486:	07df      	lsls	r7, r3, #31
 800b488:	bf44      	itt	mi
 800b48a:	f043 0320 	orrmi.w	r3, r3, #32
 800b48e:	6023      	strmi	r3, [r4, #0]
 800b490:	b91e      	cbnz	r6, 800b49a <_printf_i+0x196>
 800b492:	6823      	ldr	r3, [r4, #0]
 800b494:	f023 0320 	bic.w	r3, r3, #32
 800b498:	6023      	str	r3, [r4, #0]
 800b49a:	2310      	movs	r3, #16
 800b49c:	e7b0      	b.n	800b400 <_printf_i+0xfc>
 800b49e:	6823      	ldr	r3, [r4, #0]
 800b4a0:	f043 0320 	orr.w	r3, r3, #32
 800b4a4:	6023      	str	r3, [r4, #0]
 800b4a6:	2378      	movs	r3, #120	; 0x78
 800b4a8:	4828      	ldr	r0, [pc, #160]	; (800b54c <_printf_i+0x248>)
 800b4aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b4ae:	e7e3      	b.n	800b478 <_printf_i+0x174>
 800b4b0:	0659      	lsls	r1, r3, #25
 800b4b2:	bf48      	it	mi
 800b4b4:	b2b6      	uxthmi	r6, r6
 800b4b6:	e7e6      	b.n	800b486 <_printf_i+0x182>
 800b4b8:	4615      	mov	r5, r2
 800b4ba:	e7bb      	b.n	800b434 <_printf_i+0x130>
 800b4bc:	682b      	ldr	r3, [r5, #0]
 800b4be:	6826      	ldr	r6, [r4, #0]
 800b4c0:	6961      	ldr	r1, [r4, #20]
 800b4c2:	1d18      	adds	r0, r3, #4
 800b4c4:	6028      	str	r0, [r5, #0]
 800b4c6:	0635      	lsls	r5, r6, #24
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	d501      	bpl.n	800b4d0 <_printf_i+0x1cc>
 800b4cc:	6019      	str	r1, [r3, #0]
 800b4ce:	e002      	b.n	800b4d6 <_printf_i+0x1d2>
 800b4d0:	0670      	lsls	r0, r6, #25
 800b4d2:	d5fb      	bpl.n	800b4cc <_printf_i+0x1c8>
 800b4d4:	8019      	strh	r1, [r3, #0]
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	6123      	str	r3, [r4, #16]
 800b4da:	4615      	mov	r5, r2
 800b4dc:	e7ba      	b.n	800b454 <_printf_i+0x150>
 800b4de:	682b      	ldr	r3, [r5, #0]
 800b4e0:	1d1a      	adds	r2, r3, #4
 800b4e2:	602a      	str	r2, [r5, #0]
 800b4e4:	681d      	ldr	r5, [r3, #0]
 800b4e6:	6862      	ldr	r2, [r4, #4]
 800b4e8:	2100      	movs	r1, #0
 800b4ea:	4628      	mov	r0, r5
 800b4ec:	f7f4 fe88 	bl	8000200 <memchr>
 800b4f0:	b108      	cbz	r0, 800b4f6 <_printf_i+0x1f2>
 800b4f2:	1b40      	subs	r0, r0, r5
 800b4f4:	6060      	str	r0, [r4, #4]
 800b4f6:	6863      	ldr	r3, [r4, #4]
 800b4f8:	6123      	str	r3, [r4, #16]
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b500:	e7a8      	b.n	800b454 <_printf_i+0x150>
 800b502:	6923      	ldr	r3, [r4, #16]
 800b504:	462a      	mov	r2, r5
 800b506:	4649      	mov	r1, r9
 800b508:	4640      	mov	r0, r8
 800b50a:	47d0      	blx	sl
 800b50c:	3001      	adds	r0, #1
 800b50e:	d0ab      	beq.n	800b468 <_printf_i+0x164>
 800b510:	6823      	ldr	r3, [r4, #0]
 800b512:	079b      	lsls	r3, r3, #30
 800b514:	d413      	bmi.n	800b53e <_printf_i+0x23a>
 800b516:	68e0      	ldr	r0, [r4, #12]
 800b518:	9b03      	ldr	r3, [sp, #12]
 800b51a:	4298      	cmp	r0, r3
 800b51c:	bfb8      	it	lt
 800b51e:	4618      	movlt	r0, r3
 800b520:	e7a4      	b.n	800b46c <_printf_i+0x168>
 800b522:	2301      	movs	r3, #1
 800b524:	4632      	mov	r2, r6
 800b526:	4649      	mov	r1, r9
 800b528:	4640      	mov	r0, r8
 800b52a:	47d0      	blx	sl
 800b52c:	3001      	adds	r0, #1
 800b52e:	d09b      	beq.n	800b468 <_printf_i+0x164>
 800b530:	3501      	adds	r5, #1
 800b532:	68e3      	ldr	r3, [r4, #12]
 800b534:	9903      	ldr	r1, [sp, #12]
 800b536:	1a5b      	subs	r3, r3, r1
 800b538:	42ab      	cmp	r3, r5
 800b53a:	dcf2      	bgt.n	800b522 <_printf_i+0x21e>
 800b53c:	e7eb      	b.n	800b516 <_printf_i+0x212>
 800b53e:	2500      	movs	r5, #0
 800b540:	f104 0619 	add.w	r6, r4, #25
 800b544:	e7f5      	b.n	800b532 <_printf_i+0x22e>
 800b546:	bf00      	nop
 800b548:	0800f250 	.word	0x0800f250
 800b54c:	0800f261 	.word	0x0800f261

0800b550 <sniprintf>:
 800b550:	b40c      	push	{r2, r3}
 800b552:	b530      	push	{r4, r5, lr}
 800b554:	4b17      	ldr	r3, [pc, #92]	; (800b5b4 <sniprintf+0x64>)
 800b556:	1e0c      	subs	r4, r1, #0
 800b558:	681d      	ldr	r5, [r3, #0]
 800b55a:	b09d      	sub	sp, #116	; 0x74
 800b55c:	da08      	bge.n	800b570 <sniprintf+0x20>
 800b55e:	238b      	movs	r3, #139	; 0x8b
 800b560:	602b      	str	r3, [r5, #0]
 800b562:	f04f 30ff 	mov.w	r0, #4294967295
 800b566:	b01d      	add	sp, #116	; 0x74
 800b568:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b56c:	b002      	add	sp, #8
 800b56e:	4770      	bx	lr
 800b570:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b574:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b578:	bf14      	ite	ne
 800b57a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b57e:	4623      	moveq	r3, r4
 800b580:	9304      	str	r3, [sp, #16]
 800b582:	9307      	str	r3, [sp, #28]
 800b584:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b588:	9002      	str	r0, [sp, #8]
 800b58a:	9006      	str	r0, [sp, #24]
 800b58c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b590:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b592:	ab21      	add	r3, sp, #132	; 0x84
 800b594:	a902      	add	r1, sp, #8
 800b596:	4628      	mov	r0, r5
 800b598:	9301      	str	r3, [sp, #4]
 800b59a:	f001 fccd 	bl	800cf38 <_svfiprintf_r>
 800b59e:	1c43      	adds	r3, r0, #1
 800b5a0:	bfbc      	itt	lt
 800b5a2:	238b      	movlt	r3, #139	; 0x8b
 800b5a4:	602b      	strlt	r3, [r5, #0]
 800b5a6:	2c00      	cmp	r4, #0
 800b5a8:	d0dd      	beq.n	800b566 <sniprintf+0x16>
 800b5aa:	9b02      	ldr	r3, [sp, #8]
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	701a      	strb	r2, [r3, #0]
 800b5b0:	e7d9      	b.n	800b566 <sniprintf+0x16>
 800b5b2:	bf00      	nop
 800b5b4:	20000020 	.word	0x20000020

0800b5b8 <siprintf>:
 800b5b8:	b40e      	push	{r1, r2, r3}
 800b5ba:	b500      	push	{lr}
 800b5bc:	b09c      	sub	sp, #112	; 0x70
 800b5be:	ab1d      	add	r3, sp, #116	; 0x74
 800b5c0:	9002      	str	r0, [sp, #8]
 800b5c2:	9006      	str	r0, [sp, #24]
 800b5c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b5c8:	4809      	ldr	r0, [pc, #36]	; (800b5f0 <siprintf+0x38>)
 800b5ca:	9107      	str	r1, [sp, #28]
 800b5cc:	9104      	str	r1, [sp, #16]
 800b5ce:	4909      	ldr	r1, [pc, #36]	; (800b5f4 <siprintf+0x3c>)
 800b5d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b5d4:	9105      	str	r1, [sp, #20]
 800b5d6:	6800      	ldr	r0, [r0, #0]
 800b5d8:	9301      	str	r3, [sp, #4]
 800b5da:	a902      	add	r1, sp, #8
 800b5dc:	f001 fcac 	bl	800cf38 <_svfiprintf_r>
 800b5e0:	9b02      	ldr	r3, [sp, #8]
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	701a      	strb	r2, [r3, #0]
 800b5e6:	b01c      	add	sp, #112	; 0x70
 800b5e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b5ec:	b003      	add	sp, #12
 800b5ee:	4770      	bx	lr
 800b5f0:	20000020 	.word	0x20000020
 800b5f4:	ffff0208 	.word	0xffff0208

0800b5f8 <siscanf>:
 800b5f8:	b40e      	push	{r1, r2, r3}
 800b5fa:	b510      	push	{r4, lr}
 800b5fc:	b09f      	sub	sp, #124	; 0x7c
 800b5fe:	ac21      	add	r4, sp, #132	; 0x84
 800b600:	f44f 7101 	mov.w	r1, #516	; 0x204
 800b604:	f854 2b04 	ldr.w	r2, [r4], #4
 800b608:	9201      	str	r2, [sp, #4]
 800b60a:	f8ad 101c 	strh.w	r1, [sp, #28]
 800b60e:	9004      	str	r0, [sp, #16]
 800b610:	9008      	str	r0, [sp, #32]
 800b612:	f7f4 fde7 	bl	80001e4 <strlen>
 800b616:	4b0c      	ldr	r3, [pc, #48]	; (800b648 <siscanf+0x50>)
 800b618:	9005      	str	r0, [sp, #20]
 800b61a:	9009      	str	r0, [sp, #36]	; 0x24
 800b61c:	930d      	str	r3, [sp, #52]	; 0x34
 800b61e:	480b      	ldr	r0, [pc, #44]	; (800b64c <siscanf+0x54>)
 800b620:	9a01      	ldr	r2, [sp, #4]
 800b622:	6800      	ldr	r0, [r0, #0]
 800b624:	9403      	str	r4, [sp, #12]
 800b626:	2300      	movs	r3, #0
 800b628:	9311      	str	r3, [sp, #68]	; 0x44
 800b62a:	9316      	str	r3, [sp, #88]	; 0x58
 800b62c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b630:	f8ad 301e 	strh.w	r3, [sp, #30]
 800b634:	a904      	add	r1, sp, #16
 800b636:	4623      	mov	r3, r4
 800b638:	f001 fdd8 	bl	800d1ec <__ssvfiscanf_r>
 800b63c:	b01f      	add	sp, #124	; 0x7c
 800b63e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b642:	b003      	add	sp, #12
 800b644:	4770      	bx	lr
 800b646:	bf00      	nop
 800b648:	0800b673 	.word	0x0800b673
 800b64c:	20000020 	.word	0x20000020

0800b650 <__sread>:
 800b650:	b510      	push	{r4, lr}
 800b652:	460c      	mov	r4, r1
 800b654:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b658:	f002 f9ec 	bl	800da34 <_read_r>
 800b65c:	2800      	cmp	r0, #0
 800b65e:	bfab      	itete	ge
 800b660:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b662:	89a3      	ldrhlt	r3, [r4, #12]
 800b664:	181b      	addge	r3, r3, r0
 800b666:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b66a:	bfac      	ite	ge
 800b66c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b66e:	81a3      	strhlt	r3, [r4, #12]
 800b670:	bd10      	pop	{r4, pc}

0800b672 <__seofread>:
 800b672:	2000      	movs	r0, #0
 800b674:	4770      	bx	lr

0800b676 <__swrite>:
 800b676:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b67a:	461f      	mov	r7, r3
 800b67c:	898b      	ldrh	r3, [r1, #12]
 800b67e:	05db      	lsls	r3, r3, #23
 800b680:	4605      	mov	r5, r0
 800b682:	460c      	mov	r4, r1
 800b684:	4616      	mov	r6, r2
 800b686:	d505      	bpl.n	800b694 <__swrite+0x1e>
 800b688:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b68c:	2302      	movs	r3, #2
 800b68e:	2200      	movs	r2, #0
 800b690:	f000 ff62 	bl	800c558 <_lseek_r>
 800b694:	89a3      	ldrh	r3, [r4, #12]
 800b696:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b69a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b69e:	81a3      	strh	r3, [r4, #12]
 800b6a0:	4632      	mov	r2, r6
 800b6a2:	463b      	mov	r3, r7
 800b6a4:	4628      	mov	r0, r5
 800b6a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b6aa:	f000 b885 	b.w	800b7b8 <_write_r>

0800b6ae <__sseek>:
 800b6ae:	b510      	push	{r4, lr}
 800b6b0:	460c      	mov	r4, r1
 800b6b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6b6:	f000 ff4f 	bl	800c558 <_lseek_r>
 800b6ba:	1c43      	adds	r3, r0, #1
 800b6bc:	89a3      	ldrh	r3, [r4, #12]
 800b6be:	bf15      	itete	ne
 800b6c0:	6560      	strne	r0, [r4, #84]	; 0x54
 800b6c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b6c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b6ca:	81a3      	strheq	r3, [r4, #12]
 800b6cc:	bf18      	it	ne
 800b6ce:	81a3      	strhne	r3, [r4, #12]
 800b6d0:	bd10      	pop	{r4, pc}

0800b6d2 <__sclose>:
 800b6d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6d6:	f000 b89f 	b.w	800b818 <_close_r>

0800b6da <strncpy>:
 800b6da:	b510      	push	{r4, lr}
 800b6dc:	3901      	subs	r1, #1
 800b6de:	4603      	mov	r3, r0
 800b6e0:	b132      	cbz	r2, 800b6f0 <strncpy+0x16>
 800b6e2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b6e6:	f803 4b01 	strb.w	r4, [r3], #1
 800b6ea:	3a01      	subs	r2, #1
 800b6ec:	2c00      	cmp	r4, #0
 800b6ee:	d1f7      	bne.n	800b6e0 <strncpy+0x6>
 800b6f0:	441a      	add	r2, r3
 800b6f2:	2100      	movs	r1, #0
 800b6f4:	4293      	cmp	r3, r2
 800b6f6:	d100      	bne.n	800b6fa <strncpy+0x20>
 800b6f8:	bd10      	pop	{r4, pc}
 800b6fa:	f803 1b01 	strb.w	r1, [r3], #1
 800b6fe:	e7f9      	b.n	800b6f4 <strncpy+0x1a>

0800b700 <strtok>:
 800b700:	4b16      	ldr	r3, [pc, #88]	; (800b75c <strtok+0x5c>)
 800b702:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b704:	681e      	ldr	r6, [r3, #0]
 800b706:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800b708:	4605      	mov	r5, r0
 800b70a:	b9fc      	cbnz	r4, 800b74c <strtok+0x4c>
 800b70c:	2050      	movs	r0, #80	; 0x50
 800b70e:	9101      	str	r1, [sp, #4]
 800b710:	f000 ff34 	bl	800c57c <malloc>
 800b714:	9901      	ldr	r1, [sp, #4]
 800b716:	65b0      	str	r0, [r6, #88]	; 0x58
 800b718:	4602      	mov	r2, r0
 800b71a:	b920      	cbnz	r0, 800b726 <strtok+0x26>
 800b71c:	4b10      	ldr	r3, [pc, #64]	; (800b760 <strtok+0x60>)
 800b71e:	4811      	ldr	r0, [pc, #68]	; (800b764 <strtok+0x64>)
 800b720:	2157      	movs	r1, #87	; 0x57
 800b722:	f000 f85b 	bl	800b7dc <__assert_func>
 800b726:	e9c0 4400 	strd	r4, r4, [r0]
 800b72a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800b72e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800b732:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800b736:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800b73a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800b73e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800b742:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800b746:	6184      	str	r4, [r0, #24]
 800b748:	7704      	strb	r4, [r0, #28]
 800b74a:	6244      	str	r4, [r0, #36]	; 0x24
 800b74c:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800b74e:	2301      	movs	r3, #1
 800b750:	4628      	mov	r0, r5
 800b752:	b002      	add	sp, #8
 800b754:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b758:	f000 b806 	b.w	800b768 <__strtok_r>
 800b75c:	20000020 	.word	0x20000020
 800b760:	0800f272 	.word	0x0800f272
 800b764:	0800f289 	.word	0x0800f289

0800b768 <__strtok_r>:
 800b768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b76a:	b908      	cbnz	r0, 800b770 <__strtok_r+0x8>
 800b76c:	6810      	ldr	r0, [r2, #0]
 800b76e:	b188      	cbz	r0, 800b794 <__strtok_r+0x2c>
 800b770:	4604      	mov	r4, r0
 800b772:	4620      	mov	r0, r4
 800b774:	f814 5b01 	ldrb.w	r5, [r4], #1
 800b778:	460f      	mov	r7, r1
 800b77a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800b77e:	b91e      	cbnz	r6, 800b788 <__strtok_r+0x20>
 800b780:	b965      	cbnz	r5, 800b79c <__strtok_r+0x34>
 800b782:	6015      	str	r5, [r2, #0]
 800b784:	4628      	mov	r0, r5
 800b786:	e005      	b.n	800b794 <__strtok_r+0x2c>
 800b788:	42b5      	cmp	r5, r6
 800b78a:	d1f6      	bne.n	800b77a <__strtok_r+0x12>
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d1f0      	bne.n	800b772 <__strtok_r+0xa>
 800b790:	6014      	str	r4, [r2, #0]
 800b792:	7003      	strb	r3, [r0, #0]
 800b794:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b796:	461c      	mov	r4, r3
 800b798:	e00c      	b.n	800b7b4 <__strtok_r+0x4c>
 800b79a:	b915      	cbnz	r5, 800b7a2 <__strtok_r+0x3a>
 800b79c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b7a0:	460e      	mov	r6, r1
 800b7a2:	f816 5b01 	ldrb.w	r5, [r6], #1
 800b7a6:	42ab      	cmp	r3, r5
 800b7a8:	d1f7      	bne.n	800b79a <__strtok_r+0x32>
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d0f3      	beq.n	800b796 <__strtok_r+0x2e>
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	f804 3c01 	strb.w	r3, [r4, #-1]
 800b7b4:	6014      	str	r4, [r2, #0]
 800b7b6:	e7ed      	b.n	800b794 <__strtok_r+0x2c>

0800b7b8 <_write_r>:
 800b7b8:	b538      	push	{r3, r4, r5, lr}
 800b7ba:	4d07      	ldr	r5, [pc, #28]	; (800b7d8 <_write_r+0x20>)
 800b7bc:	4604      	mov	r4, r0
 800b7be:	4608      	mov	r0, r1
 800b7c0:	4611      	mov	r1, r2
 800b7c2:	2200      	movs	r2, #0
 800b7c4:	602a      	str	r2, [r5, #0]
 800b7c6:	461a      	mov	r2, r3
 800b7c8:	f7f7 f9fb 	bl	8002bc2 <_write>
 800b7cc:	1c43      	adds	r3, r0, #1
 800b7ce:	d102      	bne.n	800b7d6 <_write_r+0x1e>
 800b7d0:	682b      	ldr	r3, [r5, #0]
 800b7d2:	b103      	cbz	r3, 800b7d6 <_write_r+0x1e>
 800b7d4:	6023      	str	r3, [r4, #0]
 800b7d6:	bd38      	pop	{r3, r4, r5, pc}
 800b7d8:	200052f4 	.word	0x200052f4

0800b7dc <__assert_func>:
 800b7dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b7de:	4614      	mov	r4, r2
 800b7e0:	461a      	mov	r2, r3
 800b7e2:	4b09      	ldr	r3, [pc, #36]	; (800b808 <__assert_func+0x2c>)
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	4605      	mov	r5, r0
 800b7e8:	68d8      	ldr	r0, [r3, #12]
 800b7ea:	b14c      	cbz	r4, 800b800 <__assert_func+0x24>
 800b7ec:	4b07      	ldr	r3, [pc, #28]	; (800b80c <__assert_func+0x30>)
 800b7ee:	9100      	str	r1, [sp, #0]
 800b7f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b7f4:	4906      	ldr	r1, [pc, #24]	; (800b810 <__assert_func+0x34>)
 800b7f6:	462b      	mov	r3, r5
 800b7f8:	f000 fe98 	bl	800c52c <fiprintf>
 800b7fc:	f002 fb66 	bl	800decc <abort>
 800b800:	4b04      	ldr	r3, [pc, #16]	; (800b814 <__assert_func+0x38>)
 800b802:	461c      	mov	r4, r3
 800b804:	e7f3      	b.n	800b7ee <__assert_func+0x12>
 800b806:	bf00      	nop
 800b808:	20000020 	.word	0x20000020
 800b80c:	0800f2e6 	.word	0x0800f2e6
 800b810:	0800f2f3 	.word	0x0800f2f3
 800b814:	0800f321 	.word	0x0800f321

0800b818 <_close_r>:
 800b818:	b538      	push	{r3, r4, r5, lr}
 800b81a:	4d06      	ldr	r5, [pc, #24]	; (800b834 <_close_r+0x1c>)
 800b81c:	2300      	movs	r3, #0
 800b81e:	4604      	mov	r4, r0
 800b820:	4608      	mov	r0, r1
 800b822:	602b      	str	r3, [r5, #0]
 800b824:	f7f7 f9e9 	bl	8002bfa <_close>
 800b828:	1c43      	adds	r3, r0, #1
 800b82a:	d102      	bne.n	800b832 <_close_r+0x1a>
 800b82c:	682b      	ldr	r3, [r5, #0]
 800b82e:	b103      	cbz	r3, 800b832 <_close_r+0x1a>
 800b830:	6023      	str	r3, [r4, #0]
 800b832:	bd38      	pop	{r3, r4, r5, pc}
 800b834:	200052f4 	.word	0x200052f4

0800b838 <quorem>:
 800b838:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b83c:	6903      	ldr	r3, [r0, #16]
 800b83e:	690c      	ldr	r4, [r1, #16]
 800b840:	42a3      	cmp	r3, r4
 800b842:	4607      	mov	r7, r0
 800b844:	f2c0 8081 	blt.w	800b94a <quorem+0x112>
 800b848:	3c01      	subs	r4, #1
 800b84a:	f101 0814 	add.w	r8, r1, #20
 800b84e:	f100 0514 	add.w	r5, r0, #20
 800b852:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b856:	9301      	str	r3, [sp, #4]
 800b858:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b85c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b860:	3301      	adds	r3, #1
 800b862:	429a      	cmp	r2, r3
 800b864:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b868:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b86c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b870:	d331      	bcc.n	800b8d6 <quorem+0x9e>
 800b872:	f04f 0e00 	mov.w	lr, #0
 800b876:	4640      	mov	r0, r8
 800b878:	46ac      	mov	ip, r5
 800b87a:	46f2      	mov	sl, lr
 800b87c:	f850 2b04 	ldr.w	r2, [r0], #4
 800b880:	b293      	uxth	r3, r2
 800b882:	fb06 e303 	mla	r3, r6, r3, lr
 800b886:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b88a:	b29b      	uxth	r3, r3
 800b88c:	ebaa 0303 	sub.w	r3, sl, r3
 800b890:	f8dc a000 	ldr.w	sl, [ip]
 800b894:	0c12      	lsrs	r2, r2, #16
 800b896:	fa13 f38a 	uxtah	r3, r3, sl
 800b89a:	fb06 e202 	mla	r2, r6, r2, lr
 800b89e:	9300      	str	r3, [sp, #0]
 800b8a0:	9b00      	ldr	r3, [sp, #0]
 800b8a2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b8a6:	b292      	uxth	r2, r2
 800b8a8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b8ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b8b0:	f8bd 3000 	ldrh.w	r3, [sp]
 800b8b4:	4581      	cmp	r9, r0
 800b8b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8ba:	f84c 3b04 	str.w	r3, [ip], #4
 800b8be:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b8c2:	d2db      	bcs.n	800b87c <quorem+0x44>
 800b8c4:	f855 300b 	ldr.w	r3, [r5, fp]
 800b8c8:	b92b      	cbnz	r3, 800b8d6 <quorem+0x9e>
 800b8ca:	9b01      	ldr	r3, [sp, #4]
 800b8cc:	3b04      	subs	r3, #4
 800b8ce:	429d      	cmp	r5, r3
 800b8d0:	461a      	mov	r2, r3
 800b8d2:	d32e      	bcc.n	800b932 <quorem+0xfa>
 800b8d4:	613c      	str	r4, [r7, #16]
 800b8d6:	4638      	mov	r0, r7
 800b8d8:	f001 f8da 	bl	800ca90 <__mcmp>
 800b8dc:	2800      	cmp	r0, #0
 800b8de:	db24      	blt.n	800b92a <quorem+0xf2>
 800b8e0:	3601      	adds	r6, #1
 800b8e2:	4628      	mov	r0, r5
 800b8e4:	f04f 0c00 	mov.w	ip, #0
 800b8e8:	f858 2b04 	ldr.w	r2, [r8], #4
 800b8ec:	f8d0 e000 	ldr.w	lr, [r0]
 800b8f0:	b293      	uxth	r3, r2
 800b8f2:	ebac 0303 	sub.w	r3, ip, r3
 800b8f6:	0c12      	lsrs	r2, r2, #16
 800b8f8:	fa13 f38e 	uxtah	r3, r3, lr
 800b8fc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b900:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b904:	b29b      	uxth	r3, r3
 800b906:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b90a:	45c1      	cmp	r9, r8
 800b90c:	f840 3b04 	str.w	r3, [r0], #4
 800b910:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b914:	d2e8      	bcs.n	800b8e8 <quorem+0xb0>
 800b916:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b91a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b91e:	b922      	cbnz	r2, 800b92a <quorem+0xf2>
 800b920:	3b04      	subs	r3, #4
 800b922:	429d      	cmp	r5, r3
 800b924:	461a      	mov	r2, r3
 800b926:	d30a      	bcc.n	800b93e <quorem+0x106>
 800b928:	613c      	str	r4, [r7, #16]
 800b92a:	4630      	mov	r0, r6
 800b92c:	b003      	add	sp, #12
 800b92e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b932:	6812      	ldr	r2, [r2, #0]
 800b934:	3b04      	subs	r3, #4
 800b936:	2a00      	cmp	r2, #0
 800b938:	d1cc      	bne.n	800b8d4 <quorem+0x9c>
 800b93a:	3c01      	subs	r4, #1
 800b93c:	e7c7      	b.n	800b8ce <quorem+0x96>
 800b93e:	6812      	ldr	r2, [r2, #0]
 800b940:	3b04      	subs	r3, #4
 800b942:	2a00      	cmp	r2, #0
 800b944:	d1f0      	bne.n	800b928 <quorem+0xf0>
 800b946:	3c01      	subs	r4, #1
 800b948:	e7eb      	b.n	800b922 <quorem+0xea>
 800b94a:	2000      	movs	r0, #0
 800b94c:	e7ee      	b.n	800b92c <quorem+0xf4>
	...

0800b950 <_dtoa_r>:
 800b950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b954:	ed2d 8b04 	vpush	{d8-d9}
 800b958:	ec57 6b10 	vmov	r6, r7, d0
 800b95c:	b093      	sub	sp, #76	; 0x4c
 800b95e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b960:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b964:	9106      	str	r1, [sp, #24]
 800b966:	ee10 aa10 	vmov	sl, s0
 800b96a:	4604      	mov	r4, r0
 800b96c:	9209      	str	r2, [sp, #36]	; 0x24
 800b96e:	930c      	str	r3, [sp, #48]	; 0x30
 800b970:	46bb      	mov	fp, r7
 800b972:	b975      	cbnz	r5, 800b992 <_dtoa_r+0x42>
 800b974:	2010      	movs	r0, #16
 800b976:	f000 fe01 	bl	800c57c <malloc>
 800b97a:	4602      	mov	r2, r0
 800b97c:	6260      	str	r0, [r4, #36]	; 0x24
 800b97e:	b920      	cbnz	r0, 800b98a <_dtoa_r+0x3a>
 800b980:	4ba7      	ldr	r3, [pc, #668]	; (800bc20 <_dtoa_r+0x2d0>)
 800b982:	21ea      	movs	r1, #234	; 0xea
 800b984:	48a7      	ldr	r0, [pc, #668]	; (800bc24 <_dtoa_r+0x2d4>)
 800b986:	f7ff ff29 	bl	800b7dc <__assert_func>
 800b98a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b98e:	6005      	str	r5, [r0, #0]
 800b990:	60c5      	str	r5, [r0, #12]
 800b992:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b994:	6819      	ldr	r1, [r3, #0]
 800b996:	b151      	cbz	r1, 800b9ae <_dtoa_r+0x5e>
 800b998:	685a      	ldr	r2, [r3, #4]
 800b99a:	604a      	str	r2, [r1, #4]
 800b99c:	2301      	movs	r3, #1
 800b99e:	4093      	lsls	r3, r2
 800b9a0:	608b      	str	r3, [r1, #8]
 800b9a2:	4620      	mov	r0, r4
 800b9a4:	f000 fe32 	bl	800c60c <_Bfree>
 800b9a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	601a      	str	r2, [r3, #0]
 800b9ae:	1e3b      	subs	r3, r7, #0
 800b9b0:	bfaa      	itet	ge
 800b9b2:	2300      	movge	r3, #0
 800b9b4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b9b8:	f8c8 3000 	strge.w	r3, [r8]
 800b9bc:	4b9a      	ldr	r3, [pc, #616]	; (800bc28 <_dtoa_r+0x2d8>)
 800b9be:	bfbc      	itt	lt
 800b9c0:	2201      	movlt	r2, #1
 800b9c2:	f8c8 2000 	strlt.w	r2, [r8]
 800b9c6:	ea33 030b 	bics.w	r3, r3, fp
 800b9ca:	d11b      	bne.n	800ba04 <_dtoa_r+0xb4>
 800b9cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b9ce:	f242 730f 	movw	r3, #9999	; 0x270f
 800b9d2:	6013      	str	r3, [r2, #0]
 800b9d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b9d8:	4333      	orrs	r3, r6
 800b9da:	f000 8592 	beq.w	800c502 <_dtoa_r+0xbb2>
 800b9de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b9e0:	b963      	cbnz	r3, 800b9fc <_dtoa_r+0xac>
 800b9e2:	4b92      	ldr	r3, [pc, #584]	; (800bc2c <_dtoa_r+0x2dc>)
 800b9e4:	e022      	b.n	800ba2c <_dtoa_r+0xdc>
 800b9e6:	4b92      	ldr	r3, [pc, #584]	; (800bc30 <_dtoa_r+0x2e0>)
 800b9e8:	9301      	str	r3, [sp, #4]
 800b9ea:	3308      	adds	r3, #8
 800b9ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b9ee:	6013      	str	r3, [r2, #0]
 800b9f0:	9801      	ldr	r0, [sp, #4]
 800b9f2:	b013      	add	sp, #76	; 0x4c
 800b9f4:	ecbd 8b04 	vpop	{d8-d9}
 800b9f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9fc:	4b8b      	ldr	r3, [pc, #556]	; (800bc2c <_dtoa_r+0x2dc>)
 800b9fe:	9301      	str	r3, [sp, #4]
 800ba00:	3303      	adds	r3, #3
 800ba02:	e7f3      	b.n	800b9ec <_dtoa_r+0x9c>
 800ba04:	2200      	movs	r2, #0
 800ba06:	2300      	movs	r3, #0
 800ba08:	4650      	mov	r0, sl
 800ba0a:	4659      	mov	r1, fp
 800ba0c:	f7f5 f86c 	bl	8000ae8 <__aeabi_dcmpeq>
 800ba10:	ec4b ab19 	vmov	d9, sl, fp
 800ba14:	4680      	mov	r8, r0
 800ba16:	b158      	cbz	r0, 800ba30 <_dtoa_r+0xe0>
 800ba18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ba1a:	2301      	movs	r3, #1
 800ba1c:	6013      	str	r3, [r2, #0]
 800ba1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	f000 856b 	beq.w	800c4fc <_dtoa_r+0xbac>
 800ba26:	4883      	ldr	r0, [pc, #524]	; (800bc34 <_dtoa_r+0x2e4>)
 800ba28:	6018      	str	r0, [r3, #0]
 800ba2a:	1e43      	subs	r3, r0, #1
 800ba2c:	9301      	str	r3, [sp, #4]
 800ba2e:	e7df      	b.n	800b9f0 <_dtoa_r+0xa0>
 800ba30:	ec4b ab10 	vmov	d0, sl, fp
 800ba34:	aa10      	add	r2, sp, #64	; 0x40
 800ba36:	a911      	add	r1, sp, #68	; 0x44
 800ba38:	4620      	mov	r0, r4
 800ba3a:	f001 f8cf 	bl	800cbdc <__d2b>
 800ba3e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800ba42:	ee08 0a10 	vmov	s16, r0
 800ba46:	2d00      	cmp	r5, #0
 800ba48:	f000 8084 	beq.w	800bb54 <_dtoa_r+0x204>
 800ba4c:	ee19 3a90 	vmov	r3, s19
 800ba50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba54:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ba58:	4656      	mov	r6, sl
 800ba5a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ba5e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ba62:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800ba66:	4b74      	ldr	r3, [pc, #464]	; (800bc38 <_dtoa_r+0x2e8>)
 800ba68:	2200      	movs	r2, #0
 800ba6a:	4630      	mov	r0, r6
 800ba6c:	4639      	mov	r1, r7
 800ba6e:	f7f4 fc1b 	bl	80002a8 <__aeabi_dsub>
 800ba72:	a365      	add	r3, pc, #404	; (adr r3, 800bc08 <_dtoa_r+0x2b8>)
 800ba74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba78:	f7f4 fdce 	bl	8000618 <__aeabi_dmul>
 800ba7c:	a364      	add	r3, pc, #400	; (adr r3, 800bc10 <_dtoa_r+0x2c0>)
 800ba7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba82:	f7f4 fc13 	bl	80002ac <__adddf3>
 800ba86:	4606      	mov	r6, r0
 800ba88:	4628      	mov	r0, r5
 800ba8a:	460f      	mov	r7, r1
 800ba8c:	f7f4 fd5a 	bl	8000544 <__aeabi_i2d>
 800ba90:	a361      	add	r3, pc, #388	; (adr r3, 800bc18 <_dtoa_r+0x2c8>)
 800ba92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba96:	f7f4 fdbf 	bl	8000618 <__aeabi_dmul>
 800ba9a:	4602      	mov	r2, r0
 800ba9c:	460b      	mov	r3, r1
 800ba9e:	4630      	mov	r0, r6
 800baa0:	4639      	mov	r1, r7
 800baa2:	f7f4 fc03 	bl	80002ac <__adddf3>
 800baa6:	4606      	mov	r6, r0
 800baa8:	460f      	mov	r7, r1
 800baaa:	f7f5 f865 	bl	8000b78 <__aeabi_d2iz>
 800baae:	2200      	movs	r2, #0
 800bab0:	9000      	str	r0, [sp, #0]
 800bab2:	2300      	movs	r3, #0
 800bab4:	4630      	mov	r0, r6
 800bab6:	4639      	mov	r1, r7
 800bab8:	f7f5 f820 	bl	8000afc <__aeabi_dcmplt>
 800babc:	b150      	cbz	r0, 800bad4 <_dtoa_r+0x184>
 800babe:	9800      	ldr	r0, [sp, #0]
 800bac0:	f7f4 fd40 	bl	8000544 <__aeabi_i2d>
 800bac4:	4632      	mov	r2, r6
 800bac6:	463b      	mov	r3, r7
 800bac8:	f7f5 f80e 	bl	8000ae8 <__aeabi_dcmpeq>
 800bacc:	b910      	cbnz	r0, 800bad4 <_dtoa_r+0x184>
 800bace:	9b00      	ldr	r3, [sp, #0]
 800bad0:	3b01      	subs	r3, #1
 800bad2:	9300      	str	r3, [sp, #0]
 800bad4:	9b00      	ldr	r3, [sp, #0]
 800bad6:	2b16      	cmp	r3, #22
 800bad8:	d85a      	bhi.n	800bb90 <_dtoa_r+0x240>
 800bada:	9a00      	ldr	r2, [sp, #0]
 800badc:	4b57      	ldr	r3, [pc, #348]	; (800bc3c <_dtoa_r+0x2ec>)
 800bade:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae6:	ec51 0b19 	vmov	r0, r1, d9
 800baea:	f7f5 f807 	bl	8000afc <__aeabi_dcmplt>
 800baee:	2800      	cmp	r0, #0
 800baf0:	d050      	beq.n	800bb94 <_dtoa_r+0x244>
 800baf2:	9b00      	ldr	r3, [sp, #0]
 800baf4:	3b01      	subs	r3, #1
 800baf6:	9300      	str	r3, [sp, #0]
 800baf8:	2300      	movs	r3, #0
 800bafa:	930b      	str	r3, [sp, #44]	; 0x2c
 800bafc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bafe:	1b5d      	subs	r5, r3, r5
 800bb00:	1e6b      	subs	r3, r5, #1
 800bb02:	9305      	str	r3, [sp, #20]
 800bb04:	bf45      	ittet	mi
 800bb06:	f1c5 0301 	rsbmi	r3, r5, #1
 800bb0a:	9304      	strmi	r3, [sp, #16]
 800bb0c:	2300      	movpl	r3, #0
 800bb0e:	2300      	movmi	r3, #0
 800bb10:	bf4c      	ite	mi
 800bb12:	9305      	strmi	r3, [sp, #20]
 800bb14:	9304      	strpl	r3, [sp, #16]
 800bb16:	9b00      	ldr	r3, [sp, #0]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	db3d      	blt.n	800bb98 <_dtoa_r+0x248>
 800bb1c:	9b05      	ldr	r3, [sp, #20]
 800bb1e:	9a00      	ldr	r2, [sp, #0]
 800bb20:	920a      	str	r2, [sp, #40]	; 0x28
 800bb22:	4413      	add	r3, r2
 800bb24:	9305      	str	r3, [sp, #20]
 800bb26:	2300      	movs	r3, #0
 800bb28:	9307      	str	r3, [sp, #28]
 800bb2a:	9b06      	ldr	r3, [sp, #24]
 800bb2c:	2b09      	cmp	r3, #9
 800bb2e:	f200 8089 	bhi.w	800bc44 <_dtoa_r+0x2f4>
 800bb32:	2b05      	cmp	r3, #5
 800bb34:	bfc4      	itt	gt
 800bb36:	3b04      	subgt	r3, #4
 800bb38:	9306      	strgt	r3, [sp, #24]
 800bb3a:	9b06      	ldr	r3, [sp, #24]
 800bb3c:	f1a3 0302 	sub.w	r3, r3, #2
 800bb40:	bfcc      	ite	gt
 800bb42:	2500      	movgt	r5, #0
 800bb44:	2501      	movle	r5, #1
 800bb46:	2b03      	cmp	r3, #3
 800bb48:	f200 8087 	bhi.w	800bc5a <_dtoa_r+0x30a>
 800bb4c:	e8df f003 	tbb	[pc, r3]
 800bb50:	59383a2d 	.word	0x59383a2d
 800bb54:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bb58:	441d      	add	r5, r3
 800bb5a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bb5e:	2b20      	cmp	r3, #32
 800bb60:	bfc1      	itttt	gt
 800bb62:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bb66:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800bb6a:	fa0b f303 	lslgt.w	r3, fp, r3
 800bb6e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800bb72:	bfda      	itte	le
 800bb74:	f1c3 0320 	rsble	r3, r3, #32
 800bb78:	fa06 f003 	lslle.w	r0, r6, r3
 800bb7c:	4318      	orrgt	r0, r3
 800bb7e:	f7f4 fcd1 	bl	8000524 <__aeabi_ui2d>
 800bb82:	2301      	movs	r3, #1
 800bb84:	4606      	mov	r6, r0
 800bb86:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800bb8a:	3d01      	subs	r5, #1
 800bb8c:	930e      	str	r3, [sp, #56]	; 0x38
 800bb8e:	e76a      	b.n	800ba66 <_dtoa_r+0x116>
 800bb90:	2301      	movs	r3, #1
 800bb92:	e7b2      	b.n	800bafa <_dtoa_r+0x1aa>
 800bb94:	900b      	str	r0, [sp, #44]	; 0x2c
 800bb96:	e7b1      	b.n	800bafc <_dtoa_r+0x1ac>
 800bb98:	9b04      	ldr	r3, [sp, #16]
 800bb9a:	9a00      	ldr	r2, [sp, #0]
 800bb9c:	1a9b      	subs	r3, r3, r2
 800bb9e:	9304      	str	r3, [sp, #16]
 800bba0:	4253      	negs	r3, r2
 800bba2:	9307      	str	r3, [sp, #28]
 800bba4:	2300      	movs	r3, #0
 800bba6:	930a      	str	r3, [sp, #40]	; 0x28
 800bba8:	e7bf      	b.n	800bb2a <_dtoa_r+0x1da>
 800bbaa:	2300      	movs	r3, #0
 800bbac:	9308      	str	r3, [sp, #32]
 800bbae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	dc55      	bgt.n	800bc60 <_dtoa_r+0x310>
 800bbb4:	2301      	movs	r3, #1
 800bbb6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bbba:	461a      	mov	r2, r3
 800bbbc:	9209      	str	r2, [sp, #36]	; 0x24
 800bbbe:	e00c      	b.n	800bbda <_dtoa_r+0x28a>
 800bbc0:	2301      	movs	r3, #1
 800bbc2:	e7f3      	b.n	800bbac <_dtoa_r+0x25c>
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bbc8:	9308      	str	r3, [sp, #32]
 800bbca:	9b00      	ldr	r3, [sp, #0]
 800bbcc:	4413      	add	r3, r2
 800bbce:	9302      	str	r3, [sp, #8]
 800bbd0:	3301      	adds	r3, #1
 800bbd2:	2b01      	cmp	r3, #1
 800bbd4:	9303      	str	r3, [sp, #12]
 800bbd6:	bfb8      	it	lt
 800bbd8:	2301      	movlt	r3, #1
 800bbda:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bbdc:	2200      	movs	r2, #0
 800bbde:	6042      	str	r2, [r0, #4]
 800bbe0:	2204      	movs	r2, #4
 800bbe2:	f102 0614 	add.w	r6, r2, #20
 800bbe6:	429e      	cmp	r6, r3
 800bbe8:	6841      	ldr	r1, [r0, #4]
 800bbea:	d93d      	bls.n	800bc68 <_dtoa_r+0x318>
 800bbec:	4620      	mov	r0, r4
 800bbee:	f000 fccd 	bl	800c58c <_Balloc>
 800bbf2:	9001      	str	r0, [sp, #4]
 800bbf4:	2800      	cmp	r0, #0
 800bbf6:	d13b      	bne.n	800bc70 <_dtoa_r+0x320>
 800bbf8:	4b11      	ldr	r3, [pc, #68]	; (800bc40 <_dtoa_r+0x2f0>)
 800bbfa:	4602      	mov	r2, r0
 800bbfc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bc00:	e6c0      	b.n	800b984 <_dtoa_r+0x34>
 800bc02:	2301      	movs	r3, #1
 800bc04:	e7df      	b.n	800bbc6 <_dtoa_r+0x276>
 800bc06:	bf00      	nop
 800bc08:	636f4361 	.word	0x636f4361
 800bc0c:	3fd287a7 	.word	0x3fd287a7
 800bc10:	8b60c8b3 	.word	0x8b60c8b3
 800bc14:	3fc68a28 	.word	0x3fc68a28
 800bc18:	509f79fb 	.word	0x509f79fb
 800bc1c:	3fd34413 	.word	0x3fd34413
 800bc20:	0800f272 	.word	0x0800f272
 800bc24:	0800f32f 	.word	0x0800f32f
 800bc28:	7ff00000 	.word	0x7ff00000
 800bc2c:	0800f32b 	.word	0x0800f32b
 800bc30:	0800f322 	.word	0x0800f322
 800bc34:	0800f50a 	.word	0x0800f50a
 800bc38:	3ff80000 	.word	0x3ff80000
 800bc3c:	0800f420 	.word	0x0800f420
 800bc40:	0800f38a 	.word	0x0800f38a
 800bc44:	2501      	movs	r5, #1
 800bc46:	2300      	movs	r3, #0
 800bc48:	9306      	str	r3, [sp, #24]
 800bc4a:	9508      	str	r5, [sp, #32]
 800bc4c:	f04f 33ff 	mov.w	r3, #4294967295
 800bc50:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bc54:	2200      	movs	r2, #0
 800bc56:	2312      	movs	r3, #18
 800bc58:	e7b0      	b.n	800bbbc <_dtoa_r+0x26c>
 800bc5a:	2301      	movs	r3, #1
 800bc5c:	9308      	str	r3, [sp, #32]
 800bc5e:	e7f5      	b.n	800bc4c <_dtoa_r+0x2fc>
 800bc60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc62:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bc66:	e7b8      	b.n	800bbda <_dtoa_r+0x28a>
 800bc68:	3101      	adds	r1, #1
 800bc6a:	6041      	str	r1, [r0, #4]
 800bc6c:	0052      	lsls	r2, r2, #1
 800bc6e:	e7b8      	b.n	800bbe2 <_dtoa_r+0x292>
 800bc70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bc72:	9a01      	ldr	r2, [sp, #4]
 800bc74:	601a      	str	r2, [r3, #0]
 800bc76:	9b03      	ldr	r3, [sp, #12]
 800bc78:	2b0e      	cmp	r3, #14
 800bc7a:	f200 809d 	bhi.w	800bdb8 <_dtoa_r+0x468>
 800bc7e:	2d00      	cmp	r5, #0
 800bc80:	f000 809a 	beq.w	800bdb8 <_dtoa_r+0x468>
 800bc84:	9b00      	ldr	r3, [sp, #0]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	dd32      	ble.n	800bcf0 <_dtoa_r+0x3a0>
 800bc8a:	4ab7      	ldr	r2, [pc, #732]	; (800bf68 <_dtoa_r+0x618>)
 800bc8c:	f003 030f 	and.w	r3, r3, #15
 800bc90:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bc94:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bc98:	9b00      	ldr	r3, [sp, #0]
 800bc9a:	05d8      	lsls	r0, r3, #23
 800bc9c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800bca0:	d516      	bpl.n	800bcd0 <_dtoa_r+0x380>
 800bca2:	4bb2      	ldr	r3, [pc, #712]	; (800bf6c <_dtoa_r+0x61c>)
 800bca4:	ec51 0b19 	vmov	r0, r1, d9
 800bca8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bcac:	f7f4 fdde 	bl	800086c <__aeabi_ddiv>
 800bcb0:	f007 070f 	and.w	r7, r7, #15
 800bcb4:	4682      	mov	sl, r0
 800bcb6:	468b      	mov	fp, r1
 800bcb8:	2503      	movs	r5, #3
 800bcba:	4eac      	ldr	r6, [pc, #688]	; (800bf6c <_dtoa_r+0x61c>)
 800bcbc:	b957      	cbnz	r7, 800bcd4 <_dtoa_r+0x384>
 800bcbe:	4642      	mov	r2, r8
 800bcc0:	464b      	mov	r3, r9
 800bcc2:	4650      	mov	r0, sl
 800bcc4:	4659      	mov	r1, fp
 800bcc6:	f7f4 fdd1 	bl	800086c <__aeabi_ddiv>
 800bcca:	4682      	mov	sl, r0
 800bccc:	468b      	mov	fp, r1
 800bcce:	e028      	b.n	800bd22 <_dtoa_r+0x3d2>
 800bcd0:	2502      	movs	r5, #2
 800bcd2:	e7f2      	b.n	800bcba <_dtoa_r+0x36a>
 800bcd4:	07f9      	lsls	r1, r7, #31
 800bcd6:	d508      	bpl.n	800bcea <_dtoa_r+0x39a>
 800bcd8:	4640      	mov	r0, r8
 800bcda:	4649      	mov	r1, r9
 800bcdc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bce0:	f7f4 fc9a 	bl	8000618 <__aeabi_dmul>
 800bce4:	3501      	adds	r5, #1
 800bce6:	4680      	mov	r8, r0
 800bce8:	4689      	mov	r9, r1
 800bcea:	107f      	asrs	r7, r7, #1
 800bcec:	3608      	adds	r6, #8
 800bcee:	e7e5      	b.n	800bcbc <_dtoa_r+0x36c>
 800bcf0:	f000 809b 	beq.w	800be2a <_dtoa_r+0x4da>
 800bcf4:	9b00      	ldr	r3, [sp, #0]
 800bcf6:	4f9d      	ldr	r7, [pc, #628]	; (800bf6c <_dtoa_r+0x61c>)
 800bcf8:	425e      	negs	r6, r3
 800bcfa:	4b9b      	ldr	r3, [pc, #620]	; (800bf68 <_dtoa_r+0x618>)
 800bcfc:	f006 020f 	and.w	r2, r6, #15
 800bd00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd08:	ec51 0b19 	vmov	r0, r1, d9
 800bd0c:	f7f4 fc84 	bl	8000618 <__aeabi_dmul>
 800bd10:	1136      	asrs	r6, r6, #4
 800bd12:	4682      	mov	sl, r0
 800bd14:	468b      	mov	fp, r1
 800bd16:	2300      	movs	r3, #0
 800bd18:	2502      	movs	r5, #2
 800bd1a:	2e00      	cmp	r6, #0
 800bd1c:	d17a      	bne.n	800be14 <_dtoa_r+0x4c4>
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d1d3      	bne.n	800bcca <_dtoa_r+0x37a>
 800bd22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	f000 8082 	beq.w	800be2e <_dtoa_r+0x4de>
 800bd2a:	4b91      	ldr	r3, [pc, #580]	; (800bf70 <_dtoa_r+0x620>)
 800bd2c:	2200      	movs	r2, #0
 800bd2e:	4650      	mov	r0, sl
 800bd30:	4659      	mov	r1, fp
 800bd32:	f7f4 fee3 	bl	8000afc <__aeabi_dcmplt>
 800bd36:	2800      	cmp	r0, #0
 800bd38:	d079      	beq.n	800be2e <_dtoa_r+0x4de>
 800bd3a:	9b03      	ldr	r3, [sp, #12]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d076      	beq.n	800be2e <_dtoa_r+0x4de>
 800bd40:	9b02      	ldr	r3, [sp, #8]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	dd36      	ble.n	800bdb4 <_dtoa_r+0x464>
 800bd46:	9b00      	ldr	r3, [sp, #0]
 800bd48:	4650      	mov	r0, sl
 800bd4a:	4659      	mov	r1, fp
 800bd4c:	1e5f      	subs	r7, r3, #1
 800bd4e:	2200      	movs	r2, #0
 800bd50:	4b88      	ldr	r3, [pc, #544]	; (800bf74 <_dtoa_r+0x624>)
 800bd52:	f7f4 fc61 	bl	8000618 <__aeabi_dmul>
 800bd56:	9e02      	ldr	r6, [sp, #8]
 800bd58:	4682      	mov	sl, r0
 800bd5a:	468b      	mov	fp, r1
 800bd5c:	3501      	adds	r5, #1
 800bd5e:	4628      	mov	r0, r5
 800bd60:	f7f4 fbf0 	bl	8000544 <__aeabi_i2d>
 800bd64:	4652      	mov	r2, sl
 800bd66:	465b      	mov	r3, fp
 800bd68:	f7f4 fc56 	bl	8000618 <__aeabi_dmul>
 800bd6c:	4b82      	ldr	r3, [pc, #520]	; (800bf78 <_dtoa_r+0x628>)
 800bd6e:	2200      	movs	r2, #0
 800bd70:	f7f4 fa9c 	bl	80002ac <__adddf3>
 800bd74:	46d0      	mov	r8, sl
 800bd76:	46d9      	mov	r9, fp
 800bd78:	4682      	mov	sl, r0
 800bd7a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800bd7e:	2e00      	cmp	r6, #0
 800bd80:	d158      	bne.n	800be34 <_dtoa_r+0x4e4>
 800bd82:	4b7e      	ldr	r3, [pc, #504]	; (800bf7c <_dtoa_r+0x62c>)
 800bd84:	2200      	movs	r2, #0
 800bd86:	4640      	mov	r0, r8
 800bd88:	4649      	mov	r1, r9
 800bd8a:	f7f4 fa8d 	bl	80002a8 <__aeabi_dsub>
 800bd8e:	4652      	mov	r2, sl
 800bd90:	465b      	mov	r3, fp
 800bd92:	4680      	mov	r8, r0
 800bd94:	4689      	mov	r9, r1
 800bd96:	f7f4 fecf 	bl	8000b38 <__aeabi_dcmpgt>
 800bd9a:	2800      	cmp	r0, #0
 800bd9c:	f040 8295 	bne.w	800c2ca <_dtoa_r+0x97a>
 800bda0:	4652      	mov	r2, sl
 800bda2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bda6:	4640      	mov	r0, r8
 800bda8:	4649      	mov	r1, r9
 800bdaa:	f7f4 fea7 	bl	8000afc <__aeabi_dcmplt>
 800bdae:	2800      	cmp	r0, #0
 800bdb0:	f040 8289 	bne.w	800c2c6 <_dtoa_r+0x976>
 800bdb4:	ec5b ab19 	vmov	sl, fp, d9
 800bdb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	f2c0 8148 	blt.w	800c050 <_dtoa_r+0x700>
 800bdc0:	9a00      	ldr	r2, [sp, #0]
 800bdc2:	2a0e      	cmp	r2, #14
 800bdc4:	f300 8144 	bgt.w	800c050 <_dtoa_r+0x700>
 800bdc8:	4b67      	ldr	r3, [pc, #412]	; (800bf68 <_dtoa_r+0x618>)
 800bdca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bdce:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bdd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	f280 80d5 	bge.w	800bf84 <_dtoa_r+0x634>
 800bdda:	9b03      	ldr	r3, [sp, #12]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	f300 80d1 	bgt.w	800bf84 <_dtoa_r+0x634>
 800bde2:	f040 826f 	bne.w	800c2c4 <_dtoa_r+0x974>
 800bde6:	4b65      	ldr	r3, [pc, #404]	; (800bf7c <_dtoa_r+0x62c>)
 800bde8:	2200      	movs	r2, #0
 800bdea:	4640      	mov	r0, r8
 800bdec:	4649      	mov	r1, r9
 800bdee:	f7f4 fc13 	bl	8000618 <__aeabi_dmul>
 800bdf2:	4652      	mov	r2, sl
 800bdf4:	465b      	mov	r3, fp
 800bdf6:	f7f4 fe95 	bl	8000b24 <__aeabi_dcmpge>
 800bdfa:	9e03      	ldr	r6, [sp, #12]
 800bdfc:	4637      	mov	r7, r6
 800bdfe:	2800      	cmp	r0, #0
 800be00:	f040 8245 	bne.w	800c28e <_dtoa_r+0x93e>
 800be04:	9d01      	ldr	r5, [sp, #4]
 800be06:	2331      	movs	r3, #49	; 0x31
 800be08:	f805 3b01 	strb.w	r3, [r5], #1
 800be0c:	9b00      	ldr	r3, [sp, #0]
 800be0e:	3301      	adds	r3, #1
 800be10:	9300      	str	r3, [sp, #0]
 800be12:	e240      	b.n	800c296 <_dtoa_r+0x946>
 800be14:	07f2      	lsls	r2, r6, #31
 800be16:	d505      	bpl.n	800be24 <_dtoa_r+0x4d4>
 800be18:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be1c:	f7f4 fbfc 	bl	8000618 <__aeabi_dmul>
 800be20:	3501      	adds	r5, #1
 800be22:	2301      	movs	r3, #1
 800be24:	1076      	asrs	r6, r6, #1
 800be26:	3708      	adds	r7, #8
 800be28:	e777      	b.n	800bd1a <_dtoa_r+0x3ca>
 800be2a:	2502      	movs	r5, #2
 800be2c:	e779      	b.n	800bd22 <_dtoa_r+0x3d2>
 800be2e:	9f00      	ldr	r7, [sp, #0]
 800be30:	9e03      	ldr	r6, [sp, #12]
 800be32:	e794      	b.n	800bd5e <_dtoa_r+0x40e>
 800be34:	9901      	ldr	r1, [sp, #4]
 800be36:	4b4c      	ldr	r3, [pc, #304]	; (800bf68 <_dtoa_r+0x618>)
 800be38:	4431      	add	r1, r6
 800be3a:	910d      	str	r1, [sp, #52]	; 0x34
 800be3c:	9908      	ldr	r1, [sp, #32]
 800be3e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800be42:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800be46:	2900      	cmp	r1, #0
 800be48:	d043      	beq.n	800bed2 <_dtoa_r+0x582>
 800be4a:	494d      	ldr	r1, [pc, #308]	; (800bf80 <_dtoa_r+0x630>)
 800be4c:	2000      	movs	r0, #0
 800be4e:	f7f4 fd0d 	bl	800086c <__aeabi_ddiv>
 800be52:	4652      	mov	r2, sl
 800be54:	465b      	mov	r3, fp
 800be56:	f7f4 fa27 	bl	80002a8 <__aeabi_dsub>
 800be5a:	9d01      	ldr	r5, [sp, #4]
 800be5c:	4682      	mov	sl, r0
 800be5e:	468b      	mov	fp, r1
 800be60:	4649      	mov	r1, r9
 800be62:	4640      	mov	r0, r8
 800be64:	f7f4 fe88 	bl	8000b78 <__aeabi_d2iz>
 800be68:	4606      	mov	r6, r0
 800be6a:	f7f4 fb6b 	bl	8000544 <__aeabi_i2d>
 800be6e:	4602      	mov	r2, r0
 800be70:	460b      	mov	r3, r1
 800be72:	4640      	mov	r0, r8
 800be74:	4649      	mov	r1, r9
 800be76:	f7f4 fa17 	bl	80002a8 <__aeabi_dsub>
 800be7a:	3630      	adds	r6, #48	; 0x30
 800be7c:	f805 6b01 	strb.w	r6, [r5], #1
 800be80:	4652      	mov	r2, sl
 800be82:	465b      	mov	r3, fp
 800be84:	4680      	mov	r8, r0
 800be86:	4689      	mov	r9, r1
 800be88:	f7f4 fe38 	bl	8000afc <__aeabi_dcmplt>
 800be8c:	2800      	cmp	r0, #0
 800be8e:	d163      	bne.n	800bf58 <_dtoa_r+0x608>
 800be90:	4642      	mov	r2, r8
 800be92:	464b      	mov	r3, r9
 800be94:	4936      	ldr	r1, [pc, #216]	; (800bf70 <_dtoa_r+0x620>)
 800be96:	2000      	movs	r0, #0
 800be98:	f7f4 fa06 	bl	80002a8 <__aeabi_dsub>
 800be9c:	4652      	mov	r2, sl
 800be9e:	465b      	mov	r3, fp
 800bea0:	f7f4 fe2c 	bl	8000afc <__aeabi_dcmplt>
 800bea4:	2800      	cmp	r0, #0
 800bea6:	f040 80b5 	bne.w	800c014 <_dtoa_r+0x6c4>
 800beaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800beac:	429d      	cmp	r5, r3
 800beae:	d081      	beq.n	800bdb4 <_dtoa_r+0x464>
 800beb0:	4b30      	ldr	r3, [pc, #192]	; (800bf74 <_dtoa_r+0x624>)
 800beb2:	2200      	movs	r2, #0
 800beb4:	4650      	mov	r0, sl
 800beb6:	4659      	mov	r1, fp
 800beb8:	f7f4 fbae 	bl	8000618 <__aeabi_dmul>
 800bebc:	4b2d      	ldr	r3, [pc, #180]	; (800bf74 <_dtoa_r+0x624>)
 800bebe:	4682      	mov	sl, r0
 800bec0:	468b      	mov	fp, r1
 800bec2:	4640      	mov	r0, r8
 800bec4:	4649      	mov	r1, r9
 800bec6:	2200      	movs	r2, #0
 800bec8:	f7f4 fba6 	bl	8000618 <__aeabi_dmul>
 800becc:	4680      	mov	r8, r0
 800bece:	4689      	mov	r9, r1
 800bed0:	e7c6      	b.n	800be60 <_dtoa_r+0x510>
 800bed2:	4650      	mov	r0, sl
 800bed4:	4659      	mov	r1, fp
 800bed6:	f7f4 fb9f 	bl	8000618 <__aeabi_dmul>
 800beda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bedc:	9d01      	ldr	r5, [sp, #4]
 800bede:	930f      	str	r3, [sp, #60]	; 0x3c
 800bee0:	4682      	mov	sl, r0
 800bee2:	468b      	mov	fp, r1
 800bee4:	4649      	mov	r1, r9
 800bee6:	4640      	mov	r0, r8
 800bee8:	f7f4 fe46 	bl	8000b78 <__aeabi_d2iz>
 800beec:	4606      	mov	r6, r0
 800beee:	f7f4 fb29 	bl	8000544 <__aeabi_i2d>
 800bef2:	3630      	adds	r6, #48	; 0x30
 800bef4:	4602      	mov	r2, r0
 800bef6:	460b      	mov	r3, r1
 800bef8:	4640      	mov	r0, r8
 800befa:	4649      	mov	r1, r9
 800befc:	f7f4 f9d4 	bl	80002a8 <__aeabi_dsub>
 800bf00:	f805 6b01 	strb.w	r6, [r5], #1
 800bf04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bf06:	429d      	cmp	r5, r3
 800bf08:	4680      	mov	r8, r0
 800bf0a:	4689      	mov	r9, r1
 800bf0c:	f04f 0200 	mov.w	r2, #0
 800bf10:	d124      	bne.n	800bf5c <_dtoa_r+0x60c>
 800bf12:	4b1b      	ldr	r3, [pc, #108]	; (800bf80 <_dtoa_r+0x630>)
 800bf14:	4650      	mov	r0, sl
 800bf16:	4659      	mov	r1, fp
 800bf18:	f7f4 f9c8 	bl	80002ac <__adddf3>
 800bf1c:	4602      	mov	r2, r0
 800bf1e:	460b      	mov	r3, r1
 800bf20:	4640      	mov	r0, r8
 800bf22:	4649      	mov	r1, r9
 800bf24:	f7f4 fe08 	bl	8000b38 <__aeabi_dcmpgt>
 800bf28:	2800      	cmp	r0, #0
 800bf2a:	d173      	bne.n	800c014 <_dtoa_r+0x6c4>
 800bf2c:	4652      	mov	r2, sl
 800bf2e:	465b      	mov	r3, fp
 800bf30:	4913      	ldr	r1, [pc, #76]	; (800bf80 <_dtoa_r+0x630>)
 800bf32:	2000      	movs	r0, #0
 800bf34:	f7f4 f9b8 	bl	80002a8 <__aeabi_dsub>
 800bf38:	4602      	mov	r2, r0
 800bf3a:	460b      	mov	r3, r1
 800bf3c:	4640      	mov	r0, r8
 800bf3e:	4649      	mov	r1, r9
 800bf40:	f7f4 fddc 	bl	8000afc <__aeabi_dcmplt>
 800bf44:	2800      	cmp	r0, #0
 800bf46:	f43f af35 	beq.w	800bdb4 <_dtoa_r+0x464>
 800bf4a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800bf4c:	1e6b      	subs	r3, r5, #1
 800bf4e:	930f      	str	r3, [sp, #60]	; 0x3c
 800bf50:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bf54:	2b30      	cmp	r3, #48	; 0x30
 800bf56:	d0f8      	beq.n	800bf4a <_dtoa_r+0x5fa>
 800bf58:	9700      	str	r7, [sp, #0]
 800bf5a:	e049      	b.n	800bff0 <_dtoa_r+0x6a0>
 800bf5c:	4b05      	ldr	r3, [pc, #20]	; (800bf74 <_dtoa_r+0x624>)
 800bf5e:	f7f4 fb5b 	bl	8000618 <__aeabi_dmul>
 800bf62:	4680      	mov	r8, r0
 800bf64:	4689      	mov	r9, r1
 800bf66:	e7bd      	b.n	800bee4 <_dtoa_r+0x594>
 800bf68:	0800f420 	.word	0x0800f420
 800bf6c:	0800f3f8 	.word	0x0800f3f8
 800bf70:	3ff00000 	.word	0x3ff00000
 800bf74:	40240000 	.word	0x40240000
 800bf78:	401c0000 	.word	0x401c0000
 800bf7c:	40140000 	.word	0x40140000
 800bf80:	3fe00000 	.word	0x3fe00000
 800bf84:	9d01      	ldr	r5, [sp, #4]
 800bf86:	4656      	mov	r6, sl
 800bf88:	465f      	mov	r7, fp
 800bf8a:	4642      	mov	r2, r8
 800bf8c:	464b      	mov	r3, r9
 800bf8e:	4630      	mov	r0, r6
 800bf90:	4639      	mov	r1, r7
 800bf92:	f7f4 fc6b 	bl	800086c <__aeabi_ddiv>
 800bf96:	f7f4 fdef 	bl	8000b78 <__aeabi_d2iz>
 800bf9a:	4682      	mov	sl, r0
 800bf9c:	f7f4 fad2 	bl	8000544 <__aeabi_i2d>
 800bfa0:	4642      	mov	r2, r8
 800bfa2:	464b      	mov	r3, r9
 800bfa4:	f7f4 fb38 	bl	8000618 <__aeabi_dmul>
 800bfa8:	4602      	mov	r2, r0
 800bfaa:	460b      	mov	r3, r1
 800bfac:	4630      	mov	r0, r6
 800bfae:	4639      	mov	r1, r7
 800bfb0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800bfb4:	f7f4 f978 	bl	80002a8 <__aeabi_dsub>
 800bfb8:	f805 6b01 	strb.w	r6, [r5], #1
 800bfbc:	9e01      	ldr	r6, [sp, #4]
 800bfbe:	9f03      	ldr	r7, [sp, #12]
 800bfc0:	1bae      	subs	r6, r5, r6
 800bfc2:	42b7      	cmp	r7, r6
 800bfc4:	4602      	mov	r2, r0
 800bfc6:	460b      	mov	r3, r1
 800bfc8:	d135      	bne.n	800c036 <_dtoa_r+0x6e6>
 800bfca:	f7f4 f96f 	bl	80002ac <__adddf3>
 800bfce:	4642      	mov	r2, r8
 800bfd0:	464b      	mov	r3, r9
 800bfd2:	4606      	mov	r6, r0
 800bfd4:	460f      	mov	r7, r1
 800bfd6:	f7f4 fdaf 	bl	8000b38 <__aeabi_dcmpgt>
 800bfda:	b9d0      	cbnz	r0, 800c012 <_dtoa_r+0x6c2>
 800bfdc:	4642      	mov	r2, r8
 800bfde:	464b      	mov	r3, r9
 800bfe0:	4630      	mov	r0, r6
 800bfe2:	4639      	mov	r1, r7
 800bfe4:	f7f4 fd80 	bl	8000ae8 <__aeabi_dcmpeq>
 800bfe8:	b110      	cbz	r0, 800bff0 <_dtoa_r+0x6a0>
 800bfea:	f01a 0f01 	tst.w	sl, #1
 800bfee:	d110      	bne.n	800c012 <_dtoa_r+0x6c2>
 800bff0:	4620      	mov	r0, r4
 800bff2:	ee18 1a10 	vmov	r1, s16
 800bff6:	f000 fb09 	bl	800c60c <_Bfree>
 800bffa:	2300      	movs	r3, #0
 800bffc:	9800      	ldr	r0, [sp, #0]
 800bffe:	702b      	strb	r3, [r5, #0]
 800c000:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c002:	3001      	adds	r0, #1
 800c004:	6018      	str	r0, [r3, #0]
 800c006:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c008:	2b00      	cmp	r3, #0
 800c00a:	f43f acf1 	beq.w	800b9f0 <_dtoa_r+0xa0>
 800c00e:	601d      	str	r5, [r3, #0]
 800c010:	e4ee      	b.n	800b9f0 <_dtoa_r+0xa0>
 800c012:	9f00      	ldr	r7, [sp, #0]
 800c014:	462b      	mov	r3, r5
 800c016:	461d      	mov	r5, r3
 800c018:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c01c:	2a39      	cmp	r2, #57	; 0x39
 800c01e:	d106      	bne.n	800c02e <_dtoa_r+0x6de>
 800c020:	9a01      	ldr	r2, [sp, #4]
 800c022:	429a      	cmp	r2, r3
 800c024:	d1f7      	bne.n	800c016 <_dtoa_r+0x6c6>
 800c026:	9901      	ldr	r1, [sp, #4]
 800c028:	2230      	movs	r2, #48	; 0x30
 800c02a:	3701      	adds	r7, #1
 800c02c:	700a      	strb	r2, [r1, #0]
 800c02e:	781a      	ldrb	r2, [r3, #0]
 800c030:	3201      	adds	r2, #1
 800c032:	701a      	strb	r2, [r3, #0]
 800c034:	e790      	b.n	800bf58 <_dtoa_r+0x608>
 800c036:	4ba6      	ldr	r3, [pc, #664]	; (800c2d0 <_dtoa_r+0x980>)
 800c038:	2200      	movs	r2, #0
 800c03a:	f7f4 faed 	bl	8000618 <__aeabi_dmul>
 800c03e:	2200      	movs	r2, #0
 800c040:	2300      	movs	r3, #0
 800c042:	4606      	mov	r6, r0
 800c044:	460f      	mov	r7, r1
 800c046:	f7f4 fd4f 	bl	8000ae8 <__aeabi_dcmpeq>
 800c04a:	2800      	cmp	r0, #0
 800c04c:	d09d      	beq.n	800bf8a <_dtoa_r+0x63a>
 800c04e:	e7cf      	b.n	800bff0 <_dtoa_r+0x6a0>
 800c050:	9a08      	ldr	r2, [sp, #32]
 800c052:	2a00      	cmp	r2, #0
 800c054:	f000 80d7 	beq.w	800c206 <_dtoa_r+0x8b6>
 800c058:	9a06      	ldr	r2, [sp, #24]
 800c05a:	2a01      	cmp	r2, #1
 800c05c:	f300 80ba 	bgt.w	800c1d4 <_dtoa_r+0x884>
 800c060:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c062:	2a00      	cmp	r2, #0
 800c064:	f000 80b2 	beq.w	800c1cc <_dtoa_r+0x87c>
 800c068:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c06c:	9e07      	ldr	r6, [sp, #28]
 800c06e:	9d04      	ldr	r5, [sp, #16]
 800c070:	9a04      	ldr	r2, [sp, #16]
 800c072:	441a      	add	r2, r3
 800c074:	9204      	str	r2, [sp, #16]
 800c076:	9a05      	ldr	r2, [sp, #20]
 800c078:	2101      	movs	r1, #1
 800c07a:	441a      	add	r2, r3
 800c07c:	4620      	mov	r0, r4
 800c07e:	9205      	str	r2, [sp, #20]
 800c080:	f000 fb7c 	bl	800c77c <__i2b>
 800c084:	4607      	mov	r7, r0
 800c086:	2d00      	cmp	r5, #0
 800c088:	dd0c      	ble.n	800c0a4 <_dtoa_r+0x754>
 800c08a:	9b05      	ldr	r3, [sp, #20]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	dd09      	ble.n	800c0a4 <_dtoa_r+0x754>
 800c090:	42ab      	cmp	r3, r5
 800c092:	9a04      	ldr	r2, [sp, #16]
 800c094:	bfa8      	it	ge
 800c096:	462b      	movge	r3, r5
 800c098:	1ad2      	subs	r2, r2, r3
 800c09a:	9204      	str	r2, [sp, #16]
 800c09c:	9a05      	ldr	r2, [sp, #20]
 800c09e:	1aed      	subs	r5, r5, r3
 800c0a0:	1ad3      	subs	r3, r2, r3
 800c0a2:	9305      	str	r3, [sp, #20]
 800c0a4:	9b07      	ldr	r3, [sp, #28]
 800c0a6:	b31b      	cbz	r3, 800c0f0 <_dtoa_r+0x7a0>
 800c0a8:	9b08      	ldr	r3, [sp, #32]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	f000 80af 	beq.w	800c20e <_dtoa_r+0x8be>
 800c0b0:	2e00      	cmp	r6, #0
 800c0b2:	dd13      	ble.n	800c0dc <_dtoa_r+0x78c>
 800c0b4:	4639      	mov	r1, r7
 800c0b6:	4632      	mov	r2, r6
 800c0b8:	4620      	mov	r0, r4
 800c0ba:	f000 fc1f 	bl	800c8fc <__pow5mult>
 800c0be:	ee18 2a10 	vmov	r2, s16
 800c0c2:	4601      	mov	r1, r0
 800c0c4:	4607      	mov	r7, r0
 800c0c6:	4620      	mov	r0, r4
 800c0c8:	f000 fb6e 	bl	800c7a8 <__multiply>
 800c0cc:	ee18 1a10 	vmov	r1, s16
 800c0d0:	4680      	mov	r8, r0
 800c0d2:	4620      	mov	r0, r4
 800c0d4:	f000 fa9a 	bl	800c60c <_Bfree>
 800c0d8:	ee08 8a10 	vmov	s16, r8
 800c0dc:	9b07      	ldr	r3, [sp, #28]
 800c0de:	1b9a      	subs	r2, r3, r6
 800c0e0:	d006      	beq.n	800c0f0 <_dtoa_r+0x7a0>
 800c0e2:	ee18 1a10 	vmov	r1, s16
 800c0e6:	4620      	mov	r0, r4
 800c0e8:	f000 fc08 	bl	800c8fc <__pow5mult>
 800c0ec:	ee08 0a10 	vmov	s16, r0
 800c0f0:	2101      	movs	r1, #1
 800c0f2:	4620      	mov	r0, r4
 800c0f4:	f000 fb42 	bl	800c77c <__i2b>
 800c0f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	4606      	mov	r6, r0
 800c0fe:	f340 8088 	ble.w	800c212 <_dtoa_r+0x8c2>
 800c102:	461a      	mov	r2, r3
 800c104:	4601      	mov	r1, r0
 800c106:	4620      	mov	r0, r4
 800c108:	f000 fbf8 	bl	800c8fc <__pow5mult>
 800c10c:	9b06      	ldr	r3, [sp, #24]
 800c10e:	2b01      	cmp	r3, #1
 800c110:	4606      	mov	r6, r0
 800c112:	f340 8081 	ble.w	800c218 <_dtoa_r+0x8c8>
 800c116:	f04f 0800 	mov.w	r8, #0
 800c11a:	6933      	ldr	r3, [r6, #16]
 800c11c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c120:	6918      	ldr	r0, [r3, #16]
 800c122:	f000 fadb 	bl	800c6dc <__hi0bits>
 800c126:	f1c0 0020 	rsb	r0, r0, #32
 800c12a:	9b05      	ldr	r3, [sp, #20]
 800c12c:	4418      	add	r0, r3
 800c12e:	f010 001f 	ands.w	r0, r0, #31
 800c132:	f000 8092 	beq.w	800c25a <_dtoa_r+0x90a>
 800c136:	f1c0 0320 	rsb	r3, r0, #32
 800c13a:	2b04      	cmp	r3, #4
 800c13c:	f340 808a 	ble.w	800c254 <_dtoa_r+0x904>
 800c140:	f1c0 001c 	rsb	r0, r0, #28
 800c144:	9b04      	ldr	r3, [sp, #16]
 800c146:	4403      	add	r3, r0
 800c148:	9304      	str	r3, [sp, #16]
 800c14a:	9b05      	ldr	r3, [sp, #20]
 800c14c:	4403      	add	r3, r0
 800c14e:	4405      	add	r5, r0
 800c150:	9305      	str	r3, [sp, #20]
 800c152:	9b04      	ldr	r3, [sp, #16]
 800c154:	2b00      	cmp	r3, #0
 800c156:	dd07      	ble.n	800c168 <_dtoa_r+0x818>
 800c158:	ee18 1a10 	vmov	r1, s16
 800c15c:	461a      	mov	r2, r3
 800c15e:	4620      	mov	r0, r4
 800c160:	f000 fc26 	bl	800c9b0 <__lshift>
 800c164:	ee08 0a10 	vmov	s16, r0
 800c168:	9b05      	ldr	r3, [sp, #20]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	dd05      	ble.n	800c17a <_dtoa_r+0x82a>
 800c16e:	4631      	mov	r1, r6
 800c170:	461a      	mov	r2, r3
 800c172:	4620      	mov	r0, r4
 800c174:	f000 fc1c 	bl	800c9b0 <__lshift>
 800c178:	4606      	mov	r6, r0
 800c17a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d06e      	beq.n	800c25e <_dtoa_r+0x90e>
 800c180:	ee18 0a10 	vmov	r0, s16
 800c184:	4631      	mov	r1, r6
 800c186:	f000 fc83 	bl	800ca90 <__mcmp>
 800c18a:	2800      	cmp	r0, #0
 800c18c:	da67      	bge.n	800c25e <_dtoa_r+0x90e>
 800c18e:	9b00      	ldr	r3, [sp, #0]
 800c190:	3b01      	subs	r3, #1
 800c192:	ee18 1a10 	vmov	r1, s16
 800c196:	9300      	str	r3, [sp, #0]
 800c198:	220a      	movs	r2, #10
 800c19a:	2300      	movs	r3, #0
 800c19c:	4620      	mov	r0, r4
 800c19e:	f000 fa57 	bl	800c650 <__multadd>
 800c1a2:	9b08      	ldr	r3, [sp, #32]
 800c1a4:	ee08 0a10 	vmov	s16, r0
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	f000 81b1 	beq.w	800c510 <_dtoa_r+0xbc0>
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	4639      	mov	r1, r7
 800c1b2:	220a      	movs	r2, #10
 800c1b4:	4620      	mov	r0, r4
 800c1b6:	f000 fa4b 	bl	800c650 <__multadd>
 800c1ba:	9b02      	ldr	r3, [sp, #8]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	4607      	mov	r7, r0
 800c1c0:	f300 808e 	bgt.w	800c2e0 <_dtoa_r+0x990>
 800c1c4:	9b06      	ldr	r3, [sp, #24]
 800c1c6:	2b02      	cmp	r3, #2
 800c1c8:	dc51      	bgt.n	800c26e <_dtoa_r+0x91e>
 800c1ca:	e089      	b.n	800c2e0 <_dtoa_r+0x990>
 800c1cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c1ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c1d2:	e74b      	b.n	800c06c <_dtoa_r+0x71c>
 800c1d4:	9b03      	ldr	r3, [sp, #12]
 800c1d6:	1e5e      	subs	r6, r3, #1
 800c1d8:	9b07      	ldr	r3, [sp, #28]
 800c1da:	42b3      	cmp	r3, r6
 800c1dc:	bfbf      	itttt	lt
 800c1de:	9b07      	ldrlt	r3, [sp, #28]
 800c1e0:	9607      	strlt	r6, [sp, #28]
 800c1e2:	1af2      	sublt	r2, r6, r3
 800c1e4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c1e6:	bfb6      	itet	lt
 800c1e8:	189b      	addlt	r3, r3, r2
 800c1ea:	1b9e      	subge	r6, r3, r6
 800c1ec:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c1ee:	9b03      	ldr	r3, [sp, #12]
 800c1f0:	bfb8      	it	lt
 800c1f2:	2600      	movlt	r6, #0
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	bfb7      	itett	lt
 800c1f8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800c1fc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800c200:	1a9d      	sublt	r5, r3, r2
 800c202:	2300      	movlt	r3, #0
 800c204:	e734      	b.n	800c070 <_dtoa_r+0x720>
 800c206:	9e07      	ldr	r6, [sp, #28]
 800c208:	9d04      	ldr	r5, [sp, #16]
 800c20a:	9f08      	ldr	r7, [sp, #32]
 800c20c:	e73b      	b.n	800c086 <_dtoa_r+0x736>
 800c20e:	9a07      	ldr	r2, [sp, #28]
 800c210:	e767      	b.n	800c0e2 <_dtoa_r+0x792>
 800c212:	9b06      	ldr	r3, [sp, #24]
 800c214:	2b01      	cmp	r3, #1
 800c216:	dc18      	bgt.n	800c24a <_dtoa_r+0x8fa>
 800c218:	f1ba 0f00 	cmp.w	sl, #0
 800c21c:	d115      	bne.n	800c24a <_dtoa_r+0x8fa>
 800c21e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c222:	b993      	cbnz	r3, 800c24a <_dtoa_r+0x8fa>
 800c224:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c228:	0d1b      	lsrs	r3, r3, #20
 800c22a:	051b      	lsls	r3, r3, #20
 800c22c:	b183      	cbz	r3, 800c250 <_dtoa_r+0x900>
 800c22e:	9b04      	ldr	r3, [sp, #16]
 800c230:	3301      	adds	r3, #1
 800c232:	9304      	str	r3, [sp, #16]
 800c234:	9b05      	ldr	r3, [sp, #20]
 800c236:	3301      	adds	r3, #1
 800c238:	9305      	str	r3, [sp, #20]
 800c23a:	f04f 0801 	mov.w	r8, #1
 800c23e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c240:	2b00      	cmp	r3, #0
 800c242:	f47f af6a 	bne.w	800c11a <_dtoa_r+0x7ca>
 800c246:	2001      	movs	r0, #1
 800c248:	e76f      	b.n	800c12a <_dtoa_r+0x7da>
 800c24a:	f04f 0800 	mov.w	r8, #0
 800c24e:	e7f6      	b.n	800c23e <_dtoa_r+0x8ee>
 800c250:	4698      	mov	r8, r3
 800c252:	e7f4      	b.n	800c23e <_dtoa_r+0x8ee>
 800c254:	f43f af7d 	beq.w	800c152 <_dtoa_r+0x802>
 800c258:	4618      	mov	r0, r3
 800c25a:	301c      	adds	r0, #28
 800c25c:	e772      	b.n	800c144 <_dtoa_r+0x7f4>
 800c25e:	9b03      	ldr	r3, [sp, #12]
 800c260:	2b00      	cmp	r3, #0
 800c262:	dc37      	bgt.n	800c2d4 <_dtoa_r+0x984>
 800c264:	9b06      	ldr	r3, [sp, #24]
 800c266:	2b02      	cmp	r3, #2
 800c268:	dd34      	ble.n	800c2d4 <_dtoa_r+0x984>
 800c26a:	9b03      	ldr	r3, [sp, #12]
 800c26c:	9302      	str	r3, [sp, #8]
 800c26e:	9b02      	ldr	r3, [sp, #8]
 800c270:	b96b      	cbnz	r3, 800c28e <_dtoa_r+0x93e>
 800c272:	4631      	mov	r1, r6
 800c274:	2205      	movs	r2, #5
 800c276:	4620      	mov	r0, r4
 800c278:	f000 f9ea 	bl	800c650 <__multadd>
 800c27c:	4601      	mov	r1, r0
 800c27e:	4606      	mov	r6, r0
 800c280:	ee18 0a10 	vmov	r0, s16
 800c284:	f000 fc04 	bl	800ca90 <__mcmp>
 800c288:	2800      	cmp	r0, #0
 800c28a:	f73f adbb 	bgt.w	800be04 <_dtoa_r+0x4b4>
 800c28e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c290:	9d01      	ldr	r5, [sp, #4]
 800c292:	43db      	mvns	r3, r3
 800c294:	9300      	str	r3, [sp, #0]
 800c296:	f04f 0800 	mov.w	r8, #0
 800c29a:	4631      	mov	r1, r6
 800c29c:	4620      	mov	r0, r4
 800c29e:	f000 f9b5 	bl	800c60c <_Bfree>
 800c2a2:	2f00      	cmp	r7, #0
 800c2a4:	f43f aea4 	beq.w	800bff0 <_dtoa_r+0x6a0>
 800c2a8:	f1b8 0f00 	cmp.w	r8, #0
 800c2ac:	d005      	beq.n	800c2ba <_dtoa_r+0x96a>
 800c2ae:	45b8      	cmp	r8, r7
 800c2b0:	d003      	beq.n	800c2ba <_dtoa_r+0x96a>
 800c2b2:	4641      	mov	r1, r8
 800c2b4:	4620      	mov	r0, r4
 800c2b6:	f000 f9a9 	bl	800c60c <_Bfree>
 800c2ba:	4639      	mov	r1, r7
 800c2bc:	4620      	mov	r0, r4
 800c2be:	f000 f9a5 	bl	800c60c <_Bfree>
 800c2c2:	e695      	b.n	800bff0 <_dtoa_r+0x6a0>
 800c2c4:	2600      	movs	r6, #0
 800c2c6:	4637      	mov	r7, r6
 800c2c8:	e7e1      	b.n	800c28e <_dtoa_r+0x93e>
 800c2ca:	9700      	str	r7, [sp, #0]
 800c2cc:	4637      	mov	r7, r6
 800c2ce:	e599      	b.n	800be04 <_dtoa_r+0x4b4>
 800c2d0:	40240000 	.word	0x40240000
 800c2d4:	9b08      	ldr	r3, [sp, #32]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	f000 80ca 	beq.w	800c470 <_dtoa_r+0xb20>
 800c2dc:	9b03      	ldr	r3, [sp, #12]
 800c2de:	9302      	str	r3, [sp, #8]
 800c2e0:	2d00      	cmp	r5, #0
 800c2e2:	dd05      	ble.n	800c2f0 <_dtoa_r+0x9a0>
 800c2e4:	4639      	mov	r1, r7
 800c2e6:	462a      	mov	r2, r5
 800c2e8:	4620      	mov	r0, r4
 800c2ea:	f000 fb61 	bl	800c9b0 <__lshift>
 800c2ee:	4607      	mov	r7, r0
 800c2f0:	f1b8 0f00 	cmp.w	r8, #0
 800c2f4:	d05b      	beq.n	800c3ae <_dtoa_r+0xa5e>
 800c2f6:	6879      	ldr	r1, [r7, #4]
 800c2f8:	4620      	mov	r0, r4
 800c2fa:	f000 f947 	bl	800c58c <_Balloc>
 800c2fe:	4605      	mov	r5, r0
 800c300:	b928      	cbnz	r0, 800c30e <_dtoa_r+0x9be>
 800c302:	4b87      	ldr	r3, [pc, #540]	; (800c520 <_dtoa_r+0xbd0>)
 800c304:	4602      	mov	r2, r0
 800c306:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c30a:	f7ff bb3b 	b.w	800b984 <_dtoa_r+0x34>
 800c30e:	693a      	ldr	r2, [r7, #16]
 800c310:	3202      	adds	r2, #2
 800c312:	0092      	lsls	r2, r2, #2
 800c314:	f107 010c 	add.w	r1, r7, #12
 800c318:	300c      	adds	r0, #12
 800c31a:	f7fe fc99 	bl	800ac50 <memcpy>
 800c31e:	2201      	movs	r2, #1
 800c320:	4629      	mov	r1, r5
 800c322:	4620      	mov	r0, r4
 800c324:	f000 fb44 	bl	800c9b0 <__lshift>
 800c328:	9b01      	ldr	r3, [sp, #4]
 800c32a:	f103 0901 	add.w	r9, r3, #1
 800c32e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c332:	4413      	add	r3, r2
 800c334:	9305      	str	r3, [sp, #20]
 800c336:	f00a 0301 	and.w	r3, sl, #1
 800c33a:	46b8      	mov	r8, r7
 800c33c:	9304      	str	r3, [sp, #16]
 800c33e:	4607      	mov	r7, r0
 800c340:	4631      	mov	r1, r6
 800c342:	ee18 0a10 	vmov	r0, s16
 800c346:	f7ff fa77 	bl	800b838 <quorem>
 800c34a:	4641      	mov	r1, r8
 800c34c:	9002      	str	r0, [sp, #8]
 800c34e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c352:	ee18 0a10 	vmov	r0, s16
 800c356:	f000 fb9b 	bl	800ca90 <__mcmp>
 800c35a:	463a      	mov	r2, r7
 800c35c:	9003      	str	r0, [sp, #12]
 800c35e:	4631      	mov	r1, r6
 800c360:	4620      	mov	r0, r4
 800c362:	f000 fbb1 	bl	800cac8 <__mdiff>
 800c366:	68c2      	ldr	r2, [r0, #12]
 800c368:	f109 3bff 	add.w	fp, r9, #4294967295
 800c36c:	4605      	mov	r5, r0
 800c36e:	bb02      	cbnz	r2, 800c3b2 <_dtoa_r+0xa62>
 800c370:	4601      	mov	r1, r0
 800c372:	ee18 0a10 	vmov	r0, s16
 800c376:	f000 fb8b 	bl	800ca90 <__mcmp>
 800c37a:	4602      	mov	r2, r0
 800c37c:	4629      	mov	r1, r5
 800c37e:	4620      	mov	r0, r4
 800c380:	9207      	str	r2, [sp, #28]
 800c382:	f000 f943 	bl	800c60c <_Bfree>
 800c386:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c38a:	ea43 0102 	orr.w	r1, r3, r2
 800c38e:	9b04      	ldr	r3, [sp, #16]
 800c390:	430b      	orrs	r3, r1
 800c392:	464d      	mov	r5, r9
 800c394:	d10f      	bne.n	800c3b6 <_dtoa_r+0xa66>
 800c396:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c39a:	d02a      	beq.n	800c3f2 <_dtoa_r+0xaa2>
 800c39c:	9b03      	ldr	r3, [sp, #12]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	dd02      	ble.n	800c3a8 <_dtoa_r+0xa58>
 800c3a2:	9b02      	ldr	r3, [sp, #8]
 800c3a4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c3a8:	f88b a000 	strb.w	sl, [fp]
 800c3ac:	e775      	b.n	800c29a <_dtoa_r+0x94a>
 800c3ae:	4638      	mov	r0, r7
 800c3b0:	e7ba      	b.n	800c328 <_dtoa_r+0x9d8>
 800c3b2:	2201      	movs	r2, #1
 800c3b4:	e7e2      	b.n	800c37c <_dtoa_r+0xa2c>
 800c3b6:	9b03      	ldr	r3, [sp, #12]
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	db04      	blt.n	800c3c6 <_dtoa_r+0xa76>
 800c3bc:	9906      	ldr	r1, [sp, #24]
 800c3be:	430b      	orrs	r3, r1
 800c3c0:	9904      	ldr	r1, [sp, #16]
 800c3c2:	430b      	orrs	r3, r1
 800c3c4:	d122      	bne.n	800c40c <_dtoa_r+0xabc>
 800c3c6:	2a00      	cmp	r2, #0
 800c3c8:	ddee      	ble.n	800c3a8 <_dtoa_r+0xa58>
 800c3ca:	ee18 1a10 	vmov	r1, s16
 800c3ce:	2201      	movs	r2, #1
 800c3d0:	4620      	mov	r0, r4
 800c3d2:	f000 faed 	bl	800c9b0 <__lshift>
 800c3d6:	4631      	mov	r1, r6
 800c3d8:	ee08 0a10 	vmov	s16, r0
 800c3dc:	f000 fb58 	bl	800ca90 <__mcmp>
 800c3e0:	2800      	cmp	r0, #0
 800c3e2:	dc03      	bgt.n	800c3ec <_dtoa_r+0xa9c>
 800c3e4:	d1e0      	bne.n	800c3a8 <_dtoa_r+0xa58>
 800c3e6:	f01a 0f01 	tst.w	sl, #1
 800c3ea:	d0dd      	beq.n	800c3a8 <_dtoa_r+0xa58>
 800c3ec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c3f0:	d1d7      	bne.n	800c3a2 <_dtoa_r+0xa52>
 800c3f2:	2339      	movs	r3, #57	; 0x39
 800c3f4:	f88b 3000 	strb.w	r3, [fp]
 800c3f8:	462b      	mov	r3, r5
 800c3fa:	461d      	mov	r5, r3
 800c3fc:	3b01      	subs	r3, #1
 800c3fe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c402:	2a39      	cmp	r2, #57	; 0x39
 800c404:	d071      	beq.n	800c4ea <_dtoa_r+0xb9a>
 800c406:	3201      	adds	r2, #1
 800c408:	701a      	strb	r2, [r3, #0]
 800c40a:	e746      	b.n	800c29a <_dtoa_r+0x94a>
 800c40c:	2a00      	cmp	r2, #0
 800c40e:	dd07      	ble.n	800c420 <_dtoa_r+0xad0>
 800c410:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c414:	d0ed      	beq.n	800c3f2 <_dtoa_r+0xaa2>
 800c416:	f10a 0301 	add.w	r3, sl, #1
 800c41a:	f88b 3000 	strb.w	r3, [fp]
 800c41e:	e73c      	b.n	800c29a <_dtoa_r+0x94a>
 800c420:	9b05      	ldr	r3, [sp, #20]
 800c422:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c426:	4599      	cmp	r9, r3
 800c428:	d047      	beq.n	800c4ba <_dtoa_r+0xb6a>
 800c42a:	ee18 1a10 	vmov	r1, s16
 800c42e:	2300      	movs	r3, #0
 800c430:	220a      	movs	r2, #10
 800c432:	4620      	mov	r0, r4
 800c434:	f000 f90c 	bl	800c650 <__multadd>
 800c438:	45b8      	cmp	r8, r7
 800c43a:	ee08 0a10 	vmov	s16, r0
 800c43e:	f04f 0300 	mov.w	r3, #0
 800c442:	f04f 020a 	mov.w	r2, #10
 800c446:	4641      	mov	r1, r8
 800c448:	4620      	mov	r0, r4
 800c44a:	d106      	bne.n	800c45a <_dtoa_r+0xb0a>
 800c44c:	f000 f900 	bl	800c650 <__multadd>
 800c450:	4680      	mov	r8, r0
 800c452:	4607      	mov	r7, r0
 800c454:	f109 0901 	add.w	r9, r9, #1
 800c458:	e772      	b.n	800c340 <_dtoa_r+0x9f0>
 800c45a:	f000 f8f9 	bl	800c650 <__multadd>
 800c45e:	4639      	mov	r1, r7
 800c460:	4680      	mov	r8, r0
 800c462:	2300      	movs	r3, #0
 800c464:	220a      	movs	r2, #10
 800c466:	4620      	mov	r0, r4
 800c468:	f000 f8f2 	bl	800c650 <__multadd>
 800c46c:	4607      	mov	r7, r0
 800c46e:	e7f1      	b.n	800c454 <_dtoa_r+0xb04>
 800c470:	9b03      	ldr	r3, [sp, #12]
 800c472:	9302      	str	r3, [sp, #8]
 800c474:	9d01      	ldr	r5, [sp, #4]
 800c476:	ee18 0a10 	vmov	r0, s16
 800c47a:	4631      	mov	r1, r6
 800c47c:	f7ff f9dc 	bl	800b838 <quorem>
 800c480:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c484:	9b01      	ldr	r3, [sp, #4]
 800c486:	f805 ab01 	strb.w	sl, [r5], #1
 800c48a:	1aea      	subs	r2, r5, r3
 800c48c:	9b02      	ldr	r3, [sp, #8]
 800c48e:	4293      	cmp	r3, r2
 800c490:	dd09      	ble.n	800c4a6 <_dtoa_r+0xb56>
 800c492:	ee18 1a10 	vmov	r1, s16
 800c496:	2300      	movs	r3, #0
 800c498:	220a      	movs	r2, #10
 800c49a:	4620      	mov	r0, r4
 800c49c:	f000 f8d8 	bl	800c650 <__multadd>
 800c4a0:	ee08 0a10 	vmov	s16, r0
 800c4a4:	e7e7      	b.n	800c476 <_dtoa_r+0xb26>
 800c4a6:	9b02      	ldr	r3, [sp, #8]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	bfc8      	it	gt
 800c4ac:	461d      	movgt	r5, r3
 800c4ae:	9b01      	ldr	r3, [sp, #4]
 800c4b0:	bfd8      	it	le
 800c4b2:	2501      	movle	r5, #1
 800c4b4:	441d      	add	r5, r3
 800c4b6:	f04f 0800 	mov.w	r8, #0
 800c4ba:	ee18 1a10 	vmov	r1, s16
 800c4be:	2201      	movs	r2, #1
 800c4c0:	4620      	mov	r0, r4
 800c4c2:	f000 fa75 	bl	800c9b0 <__lshift>
 800c4c6:	4631      	mov	r1, r6
 800c4c8:	ee08 0a10 	vmov	s16, r0
 800c4cc:	f000 fae0 	bl	800ca90 <__mcmp>
 800c4d0:	2800      	cmp	r0, #0
 800c4d2:	dc91      	bgt.n	800c3f8 <_dtoa_r+0xaa8>
 800c4d4:	d102      	bne.n	800c4dc <_dtoa_r+0xb8c>
 800c4d6:	f01a 0f01 	tst.w	sl, #1
 800c4da:	d18d      	bne.n	800c3f8 <_dtoa_r+0xaa8>
 800c4dc:	462b      	mov	r3, r5
 800c4de:	461d      	mov	r5, r3
 800c4e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c4e4:	2a30      	cmp	r2, #48	; 0x30
 800c4e6:	d0fa      	beq.n	800c4de <_dtoa_r+0xb8e>
 800c4e8:	e6d7      	b.n	800c29a <_dtoa_r+0x94a>
 800c4ea:	9a01      	ldr	r2, [sp, #4]
 800c4ec:	429a      	cmp	r2, r3
 800c4ee:	d184      	bne.n	800c3fa <_dtoa_r+0xaaa>
 800c4f0:	9b00      	ldr	r3, [sp, #0]
 800c4f2:	3301      	adds	r3, #1
 800c4f4:	9300      	str	r3, [sp, #0]
 800c4f6:	2331      	movs	r3, #49	; 0x31
 800c4f8:	7013      	strb	r3, [r2, #0]
 800c4fa:	e6ce      	b.n	800c29a <_dtoa_r+0x94a>
 800c4fc:	4b09      	ldr	r3, [pc, #36]	; (800c524 <_dtoa_r+0xbd4>)
 800c4fe:	f7ff ba95 	b.w	800ba2c <_dtoa_r+0xdc>
 800c502:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c504:	2b00      	cmp	r3, #0
 800c506:	f47f aa6e 	bne.w	800b9e6 <_dtoa_r+0x96>
 800c50a:	4b07      	ldr	r3, [pc, #28]	; (800c528 <_dtoa_r+0xbd8>)
 800c50c:	f7ff ba8e 	b.w	800ba2c <_dtoa_r+0xdc>
 800c510:	9b02      	ldr	r3, [sp, #8]
 800c512:	2b00      	cmp	r3, #0
 800c514:	dcae      	bgt.n	800c474 <_dtoa_r+0xb24>
 800c516:	9b06      	ldr	r3, [sp, #24]
 800c518:	2b02      	cmp	r3, #2
 800c51a:	f73f aea8 	bgt.w	800c26e <_dtoa_r+0x91e>
 800c51e:	e7a9      	b.n	800c474 <_dtoa_r+0xb24>
 800c520:	0800f38a 	.word	0x0800f38a
 800c524:	0800f509 	.word	0x0800f509
 800c528:	0800f322 	.word	0x0800f322

0800c52c <fiprintf>:
 800c52c:	b40e      	push	{r1, r2, r3}
 800c52e:	b503      	push	{r0, r1, lr}
 800c530:	4601      	mov	r1, r0
 800c532:	ab03      	add	r3, sp, #12
 800c534:	4805      	ldr	r0, [pc, #20]	; (800c54c <fiprintf+0x20>)
 800c536:	f853 2b04 	ldr.w	r2, [r3], #4
 800c53a:	6800      	ldr	r0, [r0, #0]
 800c53c:	9301      	str	r3, [sp, #4]
 800c53e:	f000 fff7 	bl	800d530 <_vfiprintf_r>
 800c542:	b002      	add	sp, #8
 800c544:	f85d eb04 	ldr.w	lr, [sp], #4
 800c548:	b003      	add	sp, #12
 800c54a:	4770      	bx	lr
 800c54c:	20000020 	.word	0x20000020

0800c550 <_localeconv_r>:
 800c550:	4800      	ldr	r0, [pc, #0]	; (800c554 <_localeconv_r+0x4>)
 800c552:	4770      	bx	lr
 800c554:	20000174 	.word	0x20000174

0800c558 <_lseek_r>:
 800c558:	b538      	push	{r3, r4, r5, lr}
 800c55a:	4d07      	ldr	r5, [pc, #28]	; (800c578 <_lseek_r+0x20>)
 800c55c:	4604      	mov	r4, r0
 800c55e:	4608      	mov	r0, r1
 800c560:	4611      	mov	r1, r2
 800c562:	2200      	movs	r2, #0
 800c564:	602a      	str	r2, [r5, #0]
 800c566:	461a      	mov	r2, r3
 800c568:	f7f6 fb6e 	bl	8002c48 <_lseek>
 800c56c:	1c43      	adds	r3, r0, #1
 800c56e:	d102      	bne.n	800c576 <_lseek_r+0x1e>
 800c570:	682b      	ldr	r3, [r5, #0]
 800c572:	b103      	cbz	r3, 800c576 <_lseek_r+0x1e>
 800c574:	6023      	str	r3, [r4, #0]
 800c576:	bd38      	pop	{r3, r4, r5, pc}
 800c578:	200052f4 	.word	0x200052f4

0800c57c <malloc>:
 800c57c:	4b02      	ldr	r3, [pc, #8]	; (800c588 <malloc+0xc>)
 800c57e:	4601      	mov	r1, r0
 800c580:	6818      	ldr	r0, [r3, #0]
 800c582:	f000 bc09 	b.w	800cd98 <_malloc_r>
 800c586:	bf00      	nop
 800c588:	20000020 	.word	0x20000020

0800c58c <_Balloc>:
 800c58c:	b570      	push	{r4, r5, r6, lr}
 800c58e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c590:	4604      	mov	r4, r0
 800c592:	460d      	mov	r5, r1
 800c594:	b976      	cbnz	r6, 800c5b4 <_Balloc+0x28>
 800c596:	2010      	movs	r0, #16
 800c598:	f7ff fff0 	bl	800c57c <malloc>
 800c59c:	4602      	mov	r2, r0
 800c59e:	6260      	str	r0, [r4, #36]	; 0x24
 800c5a0:	b920      	cbnz	r0, 800c5ac <_Balloc+0x20>
 800c5a2:	4b18      	ldr	r3, [pc, #96]	; (800c604 <_Balloc+0x78>)
 800c5a4:	4818      	ldr	r0, [pc, #96]	; (800c608 <_Balloc+0x7c>)
 800c5a6:	2166      	movs	r1, #102	; 0x66
 800c5a8:	f7ff f918 	bl	800b7dc <__assert_func>
 800c5ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c5b0:	6006      	str	r6, [r0, #0]
 800c5b2:	60c6      	str	r6, [r0, #12]
 800c5b4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c5b6:	68f3      	ldr	r3, [r6, #12]
 800c5b8:	b183      	cbz	r3, 800c5dc <_Balloc+0x50>
 800c5ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c5bc:	68db      	ldr	r3, [r3, #12]
 800c5be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c5c2:	b9b8      	cbnz	r0, 800c5f4 <_Balloc+0x68>
 800c5c4:	2101      	movs	r1, #1
 800c5c6:	fa01 f605 	lsl.w	r6, r1, r5
 800c5ca:	1d72      	adds	r2, r6, #5
 800c5cc:	0092      	lsls	r2, r2, #2
 800c5ce:	4620      	mov	r0, r4
 800c5d0:	f000 fb60 	bl	800cc94 <_calloc_r>
 800c5d4:	b160      	cbz	r0, 800c5f0 <_Balloc+0x64>
 800c5d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c5da:	e00e      	b.n	800c5fa <_Balloc+0x6e>
 800c5dc:	2221      	movs	r2, #33	; 0x21
 800c5de:	2104      	movs	r1, #4
 800c5e0:	4620      	mov	r0, r4
 800c5e2:	f000 fb57 	bl	800cc94 <_calloc_r>
 800c5e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c5e8:	60f0      	str	r0, [r6, #12]
 800c5ea:	68db      	ldr	r3, [r3, #12]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d1e4      	bne.n	800c5ba <_Balloc+0x2e>
 800c5f0:	2000      	movs	r0, #0
 800c5f2:	bd70      	pop	{r4, r5, r6, pc}
 800c5f4:	6802      	ldr	r2, [r0, #0]
 800c5f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c600:	e7f7      	b.n	800c5f2 <_Balloc+0x66>
 800c602:	bf00      	nop
 800c604:	0800f272 	.word	0x0800f272
 800c608:	0800f39b 	.word	0x0800f39b

0800c60c <_Bfree>:
 800c60c:	b570      	push	{r4, r5, r6, lr}
 800c60e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c610:	4605      	mov	r5, r0
 800c612:	460c      	mov	r4, r1
 800c614:	b976      	cbnz	r6, 800c634 <_Bfree+0x28>
 800c616:	2010      	movs	r0, #16
 800c618:	f7ff ffb0 	bl	800c57c <malloc>
 800c61c:	4602      	mov	r2, r0
 800c61e:	6268      	str	r0, [r5, #36]	; 0x24
 800c620:	b920      	cbnz	r0, 800c62c <_Bfree+0x20>
 800c622:	4b09      	ldr	r3, [pc, #36]	; (800c648 <_Bfree+0x3c>)
 800c624:	4809      	ldr	r0, [pc, #36]	; (800c64c <_Bfree+0x40>)
 800c626:	218a      	movs	r1, #138	; 0x8a
 800c628:	f7ff f8d8 	bl	800b7dc <__assert_func>
 800c62c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c630:	6006      	str	r6, [r0, #0]
 800c632:	60c6      	str	r6, [r0, #12]
 800c634:	b13c      	cbz	r4, 800c646 <_Bfree+0x3a>
 800c636:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c638:	6862      	ldr	r2, [r4, #4]
 800c63a:	68db      	ldr	r3, [r3, #12]
 800c63c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c640:	6021      	str	r1, [r4, #0]
 800c642:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c646:	bd70      	pop	{r4, r5, r6, pc}
 800c648:	0800f272 	.word	0x0800f272
 800c64c:	0800f39b 	.word	0x0800f39b

0800c650 <__multadd>:
 800c650:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c654:	690d      	ldr	r5, [r1, #16]
 800c656:	4607      	mov	r7, r0
 800c658:	460c      	mov	r4, r1
 800c65a:	461e      	mov	r6, r3
 800c65c:	f101 0c14 	add.w	ip, r1, #20
 800c660:	2000      	movs	r0, #0
 800c662:	f8dc 3000 	ldr.w	r3, [ip]
 800c666:	b299      	uxth	r1, r3
 800c668:	fb02 6101 	mla	r1, r2, r1, r6
 800c66c:	0c1e      	lsrs	r6, r3, #16
 800c66e:	0c0b      	lsrs	r3, r1, #16
 800c670:	fb02 3306 	mla	r3, r2, r6, r3
 800c674:	b289      	uxth	r1, r1
 800c676:	3001      	adds	r0, #1
 800c678:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c67c:	4285      	cmp	r5, r0
 800c67e:	f84c 1b04 	str.w	r1, [ip], #4
 800c682:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c686:	dcec      	bgt.n	800c662 <__multadd+0x12>
 800c688:	b30e      	cbz	r6, 800c6ce <__multadd+0x7e>
 800c68a:	68a3      	ldr	r3, [r4, #8]
 800c68c:	42ab      	cmp	r3, r5
 800c68e:	dc19      	bgt.n	800c6c4 <__multadd+0x74>
 800c690:	6861      	ldr	r1, [r4, #4]
 800c692:	4638      	mov	r0, r7
 800c694:	3101      	adds	r1, #1
 800c696:	f7ff ff79 	bl	800c58c <_Balloc>
 800c69a:	4680      	mov	r8, r0
 800c69c:	b928      	cbnz	r0, 800c6aa <__multadd+0x5a>
 800c69e:	4602      	mov	r2, r0
 800c6a0:	4b0c      	ldr	r3, [pc, #48]	; (800c6d4 <__multadd+0x84>)
 800c6a2:	480d      	ldr	r0, [pc, #52]	; (800c6d8 <__multadd+0x88>)
 800c6a4:	21b5      	movs	r1, #181	; 0xb5
 800c6a6:	f7ff f899 	bl	800b7dc <__assert_func>
 800c6aa:	6922      	ldr	r2, [r4, #16]
 800c6ac:	3202      	adds	r2, #2
 800c6ae:	f104 010c 	add.w	r1, r4, #12
 800c6b2:	0092      	lsls	r2, r2, #2
 800c6b4:	300c      	adds	r0, #12
 800c6b6:	f7fe facb 	bl	800ac50 <memcpy>
 800c6ba:	4621      	mov	r1, r4
 800c6bc:	4638      	mov	r0, r7
 800c6be:	f7ff ffa5 	bl	800c60c <_Bfree>
 800c6c2:	4644      	mov	r4, r8
 800c6c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c6c8:	3501      	adds	r5, #1
 800c6ca:	615e      	str	r6, [r3, #20]
 800c6cc:	6125      	str	r5, [r4, #16]
 800c6ce:	4620      	mov	r0, r4
 800c6d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6d4:	0800f38a 	.word	0x0800f38a
 800c6d8:	0800f39b 	.word	0x0800f39b

0800c6dc <__hi0bits>:
 800c6dc:	0c03      	lsrs	r3, r0, #16
 800c6de:	041b      	lsls	r3, r3, #16
 800c6e0:	b9d3      	cbnz	r3, 800c718 <__hi0bits+0x3c>
 800c6e2:	0400      	lsls	r0, r0, #16
 800c6e4:	2310      	movs	r3, #16
 800c6e6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c6ea:	bf04      	itt	eq
 800c6ec:	0200      	lsleq	r0, r0, #8
 800c6ee:	3308      	addeq	r3, #8
 800c6f0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c6f4:	bf04      	itt	eq
 800c6f6:	0100      	lsleq	r0, r0, #4
 800c6f8:	3304      	addeq	r3, #4
 800c6fa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c6fe:	bf04      	itt	eq
 800c700:	0080      	lsleq	r0, r0, #2
 800c702:	3302      	addeq	r3, #2
 800c704:	2800      	cmp	r0, #0
 800c706:	db05      	blt.n	800c714 <__hi0bits+0x38>
 800c708:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c70c:	f103 0301 	add.w	r3, r3, #1
 800c710:	bf08      	it	eq
 800c712:	2320      	moveq	r3, #32
 800c714:	4618      	mov	r0, r3
 800c716:	4770      	bx	lr
 800c718:	2300      	movs	r3, #0
 800c71a:	e7e4      	b.n	800c6e6 <__hi0bits+0xa>

0800c71c <__lo0bits>:
 800c71c:	6803      	ldr	r3, [r0, #0]
 800c71e:	f013 0207 	ands.w	r2, r3, #7
 800c722:	4601      	mov	r1, r0
 800c724:	d00b      	beq.n	800c73e <__lo0bits+0x22>
 800c726:	07da      	lsls	r2, r3, #31
 800c728:	d423      	bmi.n	800c772 <__lo0bits+0x56>
 800c72a:	0798      	lsls	r0, r3, #30
 800c72c:	bf49      	itett	mi
 800c72e:	085b      	lsrmi	r3, r3, #1
 800c730:	089b      	lsrpl	r3, r3, #2
 800c732:	2001      	movmi	r0, #1
 800c734:	600b      	strmi	r3, [r1, #0]
 800c736:	bf5c      	itt	pl
 800c738:	600b      	strpl	r3, [r1, #0]
 800c73a:	2002      	movpl	r0, #2
 800c73c:	4770      	bx	lr
 800c73e:	b298      	uxth	r0, r3
 800c740:	b9a8      	cbnz	r0, 800c76e <__lo0bits+0x52>
 800c742:	0c1b      	lsrs	r3, r3, #16
 800c744:	2010      	movs	r0, #16
 800c746:	b2da      	uxtb	r2, r3
 800c748:	b90a      	cbnz	r2, 800c74e <__lo0bits+0x32>
 800c74a:	3008      	adds	r0, #8
 800c74c:	0a1b      	lsrs	r3, r3, #8
 800c74e:	071a      	lsls	r2, r3, #28
 800c750:	bf04      	itt	eq
 800c752:	091b      	lsreq	r3, r3, #4
 800c754:	3004      	addeq	r0, #4
 800c756:	079a      	lsls	r2, r3, #30
 800c758:	bf04      	itt	eq
 800c75a:	089b      	lsreq	r3, r3, #2
 800c75c:	3002      	addeq	r0, #2
 800c75e:	07da      	lsls	r2, r3, #31
 800c760:	d403      	bmi.n	800c76a <__lo0bits+0x4e>
 800c762:	085b      	lsrs	r3, r3, #1
 800c764:	f100 0001 	add.w	r0, r0, #1
 800c768:	d005      	beq.n	800c776 <__lo0bits+0x5a>
 800c76a:	600b      	str	r3, [r1, #0]
 800c76c:	4770      	bx	lr
 800c76e:	4610      	mov	r0, r2
 800c770:	e7e9      	b.n	800c746 <__lo0bits+0x2a>
 800c772:	2000      	movs	r0, #0
 800c774:	4770      	bx	lr
 800c776:	2020      	movs	r0, #32
 800c778:	4770      	bx	lr
	...

0800c77c <__i2b>:
 800c77c:	b510      	push	{r4, lr}
 800c77e:	460c      	mov	r4, r1
 800c780:	2101      	movs	r1, #1
 800c782:	f7ff ff03 	bl	800c58c <_Balloc>
 800c786:	4602      	mov	r2, r0
 800c788:	b928      	cbnz	r0, 800c796 <__i2b+0x1a>
 800c78a:	4b05      	ldr	r3, [pc, #20]	; (800c7a0 <__i2b+0x24>)
 800c78c:	4805      	ldr	r0, [pc, #20]	; (800c7a4 <__i2b+0x28>)
 800c78e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c792:	f7ff f823 	bl	800b7dc <__assert_func>
 800c796:	2301      	movs	r3, #1
 800c798:	6144      	str	r4, [r0, #20]
 800c79a:	6103      	str	r3, [r0, #16]
 800c79c:	bd10      	pop	{r4, pc}
 800c79e:	bf00      	nop
 800c7a0:	0800f38a 	.word	0x0800f38a
 800c7a4:	0800f39b 	.word	0x0800f39b

0800c7a8 <__multiply>:
 800c7a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7ac:	4691      	mov	r9, r2
 800c7ae:	690a      	ldr	r2, [r1, #16]
 800c7b0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c7b4:	429a      	cmp	r2, r3
 800c7b6:	bfb8      	it	lt
 800c7b8:	460b      	movlt	r3, r1
 800c7ba:	460c      	mov	r4, r1
 800c7bc:	bfbc      	itt	lt
 800c7be:	464c      	movlt	r4, r9
 800c7c0:	4699      	movlt	r9, r3
 800c7c2:	6927      	ldr	r7, [r4, #16]
 800c7c4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c7c8:	68a3      	ldr	r3, [r4, #8]
 800c7ca:	6861      	ldr	r1, [r4, #4]
 800c7cc:	eb07 060a 	add.w	r6, r7, sl
 800c7d0:	42b3      	cmp	r3, r6
 800c7d2:	b085      	sub	sp, #20
 800c7d4:	bfb8      	it	lt
 800c7d6:	3101      	addlt	r1, #1
 800c7d8:	f7ff fed8 	bl	800c58c <_Balloc>
 800c7dc:	b930      	cbnz	r0, 800c7ec <__multiply+0x44>
 800c7de:	4602      	mov	r2, r0
 800c7e0:	4b44      	ldr	r3, [pc, #272]	; (800c8f4 <__multiply+0x14c>)
 800c7e2:	4845      	ldr	r0, [pc, #276]	; (800c8f8 <__multiply+0x150>)
 800c7e4:	f240 115d 	movw	r1, #349	; 0x15d
 800c7e8:	f7fe fff8 	bl	800b7dc <__assert_func>
 800c7ec:	f100 0514 	add.w	r5, r0, #20
 800c7f0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c7f4:	462b      	mov	r3, r5
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	4543      	cmp	r3, r8
 800c7fa:	d321      	bcc.n	800c840 <__multiply+0x98>
 800c7fc:	f104 0314 	add.w	r3, r4, #20
 800c800:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c804:	f109 0314 	add.w	r3, r9, #20
 800c808:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c80c:	9202      	str	r2, [sp, #8]
 800c80e:	1b3a      	subs	r2, r7, r4
 800c810:	3a15      	subs	r2, #21
 800c812:	f022 0203 	bic.w	r2, r2, #3
 800c816:	3204      	adds	r2, #4
 800c818:	f104 0115 	add.w	r1, r4, #21
 800c81c:	428f      	cmp	r7, r1
 800c81e:	bf38      	it	cc
 800c820:	2204      	movcc	r2, #4
 800c822:	9201      	str	r2, [sp, #4]
 800c824:	9a02      	ldr	r2, [sp, #8]
 800c826:	9303      	str	r3, [sp, #12]
 800c828:	429a      	cmp	r2, r3
 800c82a:	d80c      	bhi.n	800c846 <__multiply+0x9e>
 800c82c:	2e00      	cmp	r6, #0
 800c82e:	dd03      	ble.n	800c838 <__multiply+0x90>
 800c830:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c834:	2b00      	cmp	r3, #0
 800c836:	d05a      	beq.n	800c8ee <__multiply+0x146>
 800c838:	6106      	str	r6, [r0, #16]
 800c83a:	b005      	add	sp, #20
 800c83c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c840:	f843 2b04 	str.w	r2, [r3], #4
 800c844:	e7d8      	b.n	800c7f8 <__multiply+0x50>
 800c846:	f8b3 a000 	ldrh.w	sl, [r3]
 800c84a:	f1ba 0f00 	cmp.w	sl, #0
 800c84e:	d024      	beq.n	800c89a <__multiply+0xf2>
 800c850:	f104 0e14 	add.w	lr, r4, #20
 800c854:	46a9      	mov	r9, r5
 800c856:	f04f 0c00 	mov.w	ip, #0
 800c85a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c85e:	f8d9 1000 	ldr.w	r1, [r9]
 800c862:	fa1f fb82 	uxth.w	fp, r2
 800c866:	b289      	uxth	r1, r1
 800c868:	fb0a 110b 	mla	r1, sl, fp, r1
 800c86c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c870:	f8d9 2000 	ldr.w	r2, [r9]
 800c874:	4461      	add	r1, ip
 800c876:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c87a:	fb0a c20b 	mla	r2, sl, fp, ip
 800c87e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c882:	b289      	uxth	r1, r1
 800c884:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c888:	4577      	cmp	r7, lr
 800c88a:	f849 1b04 	str.w	r1, [r9], #4
 800c88e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c892:	d8e2      	bhi.n	800c85a <__multiply+0xb2>
 800c894:	9a01      	ldr	r2, [sp, #4]
 800c896:	f845 c002 	str.w	ip, [r5, r2]
 800c89a:	9a03      	ldr	r2, [sp, #12]
 800c89c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c8a0:	3304      	adds	r3, #4
 800c8a2:	f1b9 0f00 	cmp.w	r9, #0
 800c8a6:	d020      	beq.n	800c8ea <__multiply+0x142>
 800c8a8:	6829      	ldr	r1, [r5, #0]
 800c8aa:	f104 0c14 	add.w	ip, r4, #20
 800c8ae:	46ae      	mov	lr, r5
 800c8b0:	f04f 0a00 	mov.w	sl, #0
 800c8b4:	f8bc b000 	ldrh.w	fp, [ip]
 800c8b8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c8bc:	fb09 220b 	mla	r2, r9, fp, r2
 800c8c0:	4492      	add	sl, r2
 800c8c2:	b289      	uxth	r1, r1
 800c8c4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c8c8:	f84e 1b04 	str.w	r1, [lr], #4
 800c8cc:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c8d0:	f8be 1000 	ldrh.w	r1, [lr]
 800c8d4:	0c12      	lsrs	r2, r2, #16
 800c8d6:	fb09 1102 	mla	r1, r9, r2, r1
 800c8da:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c8de:	4567      	cmp	r7, ip
 800c8e0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c8e4:	d8e6      	bhi.n	800c8b4 <__multiply+0x10c>
 800c8e6:	9a01      	ldr	r2, [sp, #4]
 800c8e8:	50a9      	str	r1, [r5, r2]
 800c8ea:	3504      	adds	r5, #4
 800c8ec:	e79a      	b.n	800c824 <__multiply+0x7c>
 800c8ee:	3e01      	subs	r6, #1
 800c8f0:	e79c      	b.n	800c82c <__multiply+0x84>
 800c8f2:	bf00      	nop
 800c8f4:	0800f38a 	.word	0x0800f38a
 800c8f8:	0800f39b 	.word	0x0800f39b

0800c8fc <__pow5mult>:
 800c8fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c900:	4615      	mov	r5, r2
 800c902:	f012 0203 	ands.w	r2, r2, #3
 800c906:	4606      	mov	r6, r0
 800c908:	460f      	mov	r7, r1
 800c90a:	d007      	beq.n	800c91c <__pow5mult+0x20>
 800c90c:	4c25      	ldr	r4, [pc, #148]	; (800c9a4 <__pow5mult+0xa8>)
 800c90e:	3a01      	subs	r2, #1
 800c910:	2300      	movs	r3, #0
 800c912:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c916:	f7ff fe9b 	bl	800c650 <__multadd>
 800c91a:	4607      	mov	r7, r0
 800c91c:	10ad      	asrs	r5, r5, #2
 800c91e:	d03d      	beq.n	800c99c <__pow5mult+0xa0>
 800c920:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c922:	b97c      	cbnz	r4, 800c944 <__pow5mult+0x48>
 800c924:	2010      	movs	r0, #16
 800c926:	f7ff fe29 	bl	800c57c <malloc>
 800c92a:	4602      	mov	r2, r0
 800c92c:	6270      	str	r0, [r6, #36]	; 0x24
 800c92e:	b928      	cbnz	r0, 800c93c <__pow5mult+0x40>
 800c930:	4b1d      	ldr	r3, [pc, #116]	; (800c9a8 <__pow5mult+0xac>)
 800c932:	481e      	ldr	r0, [pc, #120]	; (800c9ac <__pow5mult+0xb0>)
 800c934:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c938:	f7fe ff50 	bl	800b7dc <__assert_func>
 800c93c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c940:	6004      	str	r4, [r0, #0]
 800c942:	60c4      	str	r4, [r0, #12]
 800c944:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c948:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c94c:	b94c      	cbnz	r4, 800c962 <__pow5mult+0x66>
 800c94e:	f240 2171 	movw	r1, #625	; 0x271
 800c952:	4630      	mov	r0, r6
 800c954:	f7ff ff12 	bl	800c77c <__i2b>
 800c958:	2300      	movs	r3, #0
 800c95a:	f8c8 0008 	str.w	r0, [r8, #8]
 800c95e:	4604      	mov	r4, r0
 800c960:	6003      	str	r3, [r0, #0]
 800c962:	f04f 0900 	mov.w	r9, #0
 800c966:	07eb      	lsls	r3, r5, #31
 800c968:	d50a      	bpl.n	800c980 <__pow5mult+0x84>
 800c96a:	4639      	mov	r1, r7
 800c96c:	4622      	mov	r2, r4
 800c96e:	4630      	mov	r0, r6
 800c970:	f7ff ff1a 	bl	800c7a8 <__multiply>
 800c974:	4639      	mov	r1, r7
 800c976:	4680      	mov	r8, r0
 800c978:	4630      	mov	r0, r6
 800c97a:	f7ff fe47 	bl	800c60c <_Bfree>
 800c97e:	4647      	mov	r7, r8
 800c980:	106d      	asrs	r5, r5, #1
 800c982:	d00b      	beq.n	800c99c <__pow5mult+0xa0>
 800c984:	6820      	ldr	r0, [r4, #0]
 800c986:	b938      	cbnz	r0, 800c998 <__pow5mult+0x9c>
 800c988:	4622      	mov	r2, r4
 800c98a:	4621      	mov	r1, r4
 800c98c:	4630      	mov	r0, r6
 800c98e:	f7ff ff0b 	bl	800c7a8 <__multiply>
 800c992:	6020      	str	r0, [r4, #0]
 800c994:	f8c0 9000 	str.w	r9, [r0]
 800c998:	4604      	mov	r4, r0
 800c99a:	e7e4      	b.n	800c966 <__pow5mult+0x6a>
 800c99c:	4638      	mov	r0, r7
 800c99e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9a2:	bf00      	nop
 800c9a4:	0800f4e8 	.word	0x0800f4e8
 800c9a8:	0800f272 	.word	0x0800f272
 800c9ac:	0800f39b 	.word	0x0800f39b

0800c9b0 <__lshift>:
 800c9b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9b4:	460c      	mov	r4, r1
 800c9b6:	6849      	ldr	r1, [r1, #4]
 800c9b8:	6923      	ldr	r3, [r4, #16]
 800c9ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c9be:	68a3      	ldr	r3, [r4, #8]
 800c9c0:	4607      	mov	r7, r0
 800c9c2:	4691      	mov	r9, r2
 800c9c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c9c8:	f108 0601 	add.w	r6, r8, #1
 800c9cc:	42b3      	cmp	r3, r6
 800c9ce:	db0b      	blt.n	800c9e8 <__lshift+0x38>
 800c9d0:	4638      	mov	r0, r7
 800c9d2:	f7ff fddb 	bl	800c58c <_Balloc>
 800c9d6:	4605      	mov	r5, r0
 800c9d8:	b948      	cbnz	r0, 800c9ee <__lshift+0x3e>
 800c9da:	4602      	mov	r2, r0
 800c9dc:	4b2a      	ldr	r3, [pc, #168]	; (800ca88 <__lshift+0xd8>)
 800c9de:	482b      	ldr	r0, [pc, #172]	; (800ca8c <__lshift+0xdc>)
 800c9e0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c9e4:	f7fe fefa 	bl	800b7dc <__assert_func>
 800c9e8:	3101      	adds	r1, #1
 800c9ea:	005b      	lsls	r3, r3, #1
 800c9ec:	e7ee      	b.n	800c9cc <__lshift+0x1c>
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	f100 0114 	add.w	r1, r0, #20
 800c9f4:	f100 0210 	add.w	r2, r0, #16
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	4553      	cmp	r3, sl
 800c9fc:	db37      	blt.n	800ca6e <__lshift+0xbe>
 800c9fe:	6920      	ldr	r0, [r4, #16]
 800ca00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ca04:	f104 0314 	add.w	r3, r4, #20
 800ca08:	f019 091f 	ands.w	r9, r9, #31
 800ca0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ca10:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ca14:	d02f      	beq.n	800ca76 <__lshift+0xc6>
 800ca16:	f1c9 0e20 	rsb	lr, r9, #32
 800ca1a:	468a      	mov	sl, r1
 800ca1c:	f04f 0c00 	mov.w	ip, #0
 800ca20:	681a      	ldr	r2, [r3, #0]
 800ca22:	fa02 f209 	lsl.w	r2, r2, r9
 800ca26:	ea42 020c 	orr.w	r2, r2, ip
 800ca2a:	f84a 2b04 	str.w	r2, [sl], #4
 800ca2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca32:	4298      	cmp	r0, r3
 800ca34:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ca38:	d8f2      	bhi.n	800ca20 <__lshift+0x70>
 800ca3a:	1b03      	subs	r3, r0, r4
 800ca3c:	3b15      	subs	r3, #21
 800ca3e:	f023 0303 	bic.w	r3, r3, #3
 800ca42:	3304      	adds	r3, #4
 800ca44:	f104 0215 	add.w	r2, r4, #21
 800ca48:	4290      	cmp	r0, r2
 800ca4a:	bf38      	it	cc
 800ca4c:	2304      	movcc	r3, #4
 800ca4e:	f841 c003 	str.w	ip, [r1, r3]
 800ca52:	f1bc 0f00 	cmp.w	ip, #0
 800ca56:	d001      	beq.n	800ca5c <__lshift+0xac>
 800ca58:	f108 0602 	add.w	r6, r8, #2
 800ca5c:	3e01      	subs	r6, #1
 800ca5e:	4638      	mov	r0, r7
 800ca60:	612e      	str	r6, [r5, #16]
 800ca62:	4621      	mov	r1, r4
 800ca64:	f7ff fdd2 	bl	800c60c <_Bfree>
 800ca68:	4628      	mov	r0, r5
 800ca6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca6e:	f842 0f04 	str.w	r0, [r2, #4]!
 800ca72:	3301      	adds	r3, #1
 800ca74:	e7c1      	b.n	800c9fa <__lshift+0x4a>
 800ca76:	3904      	subs	r1, #4
 800ca78:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca7c:	f841 2f04 	str.w	r2, [r1, #4]!
 800ca80:	4298      	cmp	r0, r3
 800ca82:	d8f9      	bhi.n	800ca78 <__lshift+0xc8>
 800ca84:	e7ea      	b.n	800ca5c <__lshift+0xac>
 800ca86:	bf00      	nop
 800ca88:	0800f38a 	.word	0x0800f38a
 800ca8c:	0800f39b 	.word	0x0800f39b

0800ca90 <__mcmp>:
 800ca90:	b530      	push	{r4, r5, lr}
 800ca92:	6902      	ldr	r2, [r0, #16]
 800ca94:	690c      	ldr	r4, [r1, #16]
 800ca96:	1b12      	subs	r2, r2, r4
 800ca98:	d10e      	bne.n	800cab8 <__mcmp+0x28>
 800ca9a:	f100 0314 	add.w	r3, r0, #20
 800ca9e:	3114      	adds	r1, #20
 800caa0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800caa4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800caa8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800caac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cab0:	42a5      	cmp	r5, r4
 800cab2:	d003      	beq.n	800cabc <__mcmp+0x2c>
 800cab4:	d305      	bcc.n	800cac2 <__mcmp+0x32>
 800cab6:	2201      	movs	r2, #1
 800cab8:	4610      	mov	r0, r2
 800caba:	bd30      	pop	{r4, r5, pc}
 800cabc:	4283      	cmp	r3, r0
 800cabe:	d3f3      	bcc.n	800caa8 <__mcmp+0x18>
 800cac0:	e7fa      	b.n	800cab8 <__mcmp+0x28>
 800cac2:	f04f 32ff 	mov.w	r2, #4294967295
 800cac6:	e7f7      	b.n	800cab8 <__mcmp+0x28>

0800cac8 <__mdiff>:
 800cac8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cacc:	460c      	mov	r4, r1
 800cace:	4606      	mov	r6, r0
 800cad0:	4611      	mov	r1, r2
 800cad2:	4620      	mov	r0, r4
 800cad4:	4690      	mov	r8, r2
 800cad6:	f7ff ffdb 	bl	800ca90 <__mcmp>
 800cada:	1e05      	subs	r5, r0, #0
 800cadc:	d110      	bne.n	800cb00 <__mdiff+0x38>
 800cade:	4629      	mov	r1, r5
 800cae0:	4630      	mov	r0, r6
 800cae2:	f7ff fd53 	bl	800c58c <_Balloc>
 800cae6:	b930      	cbnz	r0, 800caf6 <__mdiff+0x2e>
 800cae8:	4b3a      	ldr	r3, [pc, #232]	; (800cbd4 <__mdiff+0x10c>)
 800caea:	4602      	mov	r2, r0
 800caec:	f240 2132 	movw	r1, #562	; 0x232
 800caf0:	4839      	ldr	r0, [pc, #228]	; (800cbd8 <__mdiff+0x110>)
 800caf2:	f7fe fe73 	bl	800b7dc <__assert_func>
 800caf6:	2301      	movs	r3, #1
 800caf8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cafc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb00:	bfa4      	itt	ge
 800cb02:	4643      	movge	r3, r8
 800cb04:	46a0      	movge	r8, r4
 800cb06:	4630      	mov	r0, r6
 800cb08:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cb0c:	bfa6      	itte	ge
 800cb0e:	461c      	movge	r4, r3
 800cb10:	2500      	movge	r5, #0
 800cb12:	2501      	movlt	r5, #1
 800cb14:	f7ff fd3a 	bl	800c58c <_Balloc>
 800cb18:	b920      	cbnz	r0, 800cb24 <__mdiff+0x5c>
 800cb1a:	4b2e      	ldr	r3, [pc, #184]	; (800cbd4 <__mdiff+0x10c>)
 800cb1c:	4602      	mov	r2, r0
 800cb1e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cb22:	e7e5      	b.n	800caf0 <__mdiff+0x28>
 800cb24:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cb28:	6926      	ldr	r6, [r4, #16]
 800cb2a:	60c5      	str	r5, [r0, #12]
 800cb2c:	f104 0914 	add.w	r9, r4, #20
 800cb30:	f108 0514 	add.w	r5, r8, #20
 800cb34:	f100 0e14 	add.w	lr, r0, #20
 800cb38:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cb3c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cb40:	f108 0210 	add.w	r2, r8, #16
 800cb44:	46f2      	mov	sl, lr
 800cb46:	2100      	movs	r1, #0
 800cb48:	f859 3b04 	ldr.w	r3, [r9], #4
 800cb4c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cb50:	fa1f f883 	uxth.w	r8, r3
 800cb54:	fa11 f18b 	uxtah	r1, r1, fp
 800cb58:	0c1b      	lsrs	r3, r3, #16
 800cb5a:	eba1 0808 	sub.w	r8, r1, r8
 800cb5e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cb62:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cb66:	fa1f f888 	uxth.w	r8, r8
 800cb6a:	1419      	asrs	r1, r3, #16
 800cb6c:	454e      	cmp	r6, r9
 800cb6e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cb72:	f84a 3b04 	str.w	r3, [sl], #4
 800cb76:	d8e7      	bhi.n	800cb48 <__mdiff+0x80>
 800cb78:	1b33      	subs	r3, r6, r4
 800cb7a:	3b15      	subs	r3, #21
 800cb7c:	f023 0303 	bic.w	r3, r3, #3
 800cb80:	3304      	adds	r3, #4
 800cb82:	3415      	adds	r4, #21
 800cb84:	42a6      	cmp	r6, r4
 800cb86:	bf38      	it	cc
 800cb88:	2304      	movcc	r3, #4
 800cb8a:	441d      	add	r5, r3
 800cb8c:	4473      	add	r3, lr
 800cb8e:	469e      	mov	lr, r3
 800cb90:	462e      	mov	r6, r5
 800cb92:	4566      	cmp	r6, ip
 800cb94:	d30e      	bcc.n	800cbb4 <__mdiff+0xec>
 800cb96:	f10c 0203 	add.w	r2, ip, #3
 800cb9a:	1b52      	subs	r2, r2, r5
 800cb9c:	f022 0203 	bic.w	r2, r2, #3
 800cba0:	3d03      	subs	r5, #3
 800cba2:	45ac      	cmp	ip, r5
 800cba4:	bf38      	it	cc
 800cba6:	2200      	movcc	r2, #0
 800cba8:	441a      	add	r2, r3
 800cbaa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800cbae:	b17b      	cbz	r3, 800cbd0 <__mdiff+0x108>
 800cbb0:	6107      	str	r7, [r0, #16]
 800cbb2:	e7a3      	b.n	800cafc <__mdiff+0x34>
 800cbb4:	f856 8b04 	ldr.w	r8, [r6], #4
 800cbb8:	fa11 f288 	uxtah	r2, r1, r8
 800cbbc:	1414      	asrs	r4, r2, #16
 800cbbe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cbc2:	b292      	uxth	r2, r2
 800cbc4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cbc8:	f84e 2b04 	str.w	r2, [lr], #4
 800cbcc:	1421      	asrs	r1, r4, #16
 800cbce:	e7e0      	b.n	800cb92 <__mdiff+0xca>
 800cbd0:	3f01      	subs	r7, #1
 800cbd2:	e7ea      	b.n	800cbaa <__mdiff+0xe2>
 800cbd4:	0800f38a 	.word	0x0800f38a
 800cbd8:	0800f39b 	.word	0x0800f39b

0800cbdc <__d2b>:
 800cbdc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cbe0:	4689      	mov	r9, r1
 800cbe2:	2101      	movs	r1, #1
 800cbe4:	ec57 6b10 	vmov	r6, r7, d0
 800cbe8:	4690      	mov	r8, r2
 800cbea:	f7ff fccf 	bl	800c58c <_Balloc>
 800cbee:	4604      	mov	r4, r0
 800cbf0:	b930      	cbnz	r0, 800cc00 <__d2b+0x24>
 800cbf2:	4602      	mov	r2, r0
 800cbf4:	4b25      	ldr	r3, [pc, #148]	; (800cc8c <__d2b+0xb0>)
 800cbf6:	4826      	ldr	r0, [pc, #152]	; (800cc90 <__d2b+0xb4>)
 800cbf8:	f240 310a 	movw	r1, #778	; 0x30a
 800cbfc:	f7fe fdee 	bl	800b7dc <__assert_func>
 800cc00:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800cc04:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cc08:	bb35      	cbnz	r5, 800cc58 <__d2b+0x7c>
 800cc0a:	2e00      	cmp	r6, #0
 800cc0c:	9301      	str	r3, [sp, #4]
 800cc0e:	d028      	beq.n	800cc62 <__d2b+0x86>
 800cc10:	4668      	mov	r0, sp
 800cc12:	9600      	str	r6, [sp, #0]
 800cc14:	f7ff fd82 	bl	800c71c <__lo0bits>
 800cc18:	9900      	ldr	r1, [sp, #0]
 800cc1a:	b300      	cbz	r0, 800cc5e <__d2b+0x82>
 800cc1c:	9a01      	ldr	r2, [sp, #4]
 800cc1e:	f1c0 0320 	rsb	r3, r0, #32
 800cc22:	fa02 f303 	lsl.w	r3, r2, r3
 800cc26:	430b      	orrs	r3, r1
 800cc28:	40c2      	lsrs	r2, r0
 800cc2a:	6163      	str	r3, [r4, #20]
 800cc2c:	9201      	str	r2, [sp, #4]
 800cc2e:	9b01      	ldr	r3, [sp, #4]
 800cc30:	61a3      	str	r3, [r4, #24]
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	bf14      	ite	ne
 800cc36:	2202      	movne	r2, #2
 800cc38:	2201      	moveq	r2, #1
 800cc3a:	6122      	str	r2, [r4, #16]
 800cc3c:	b1d5      	cbz	r5, 800cc74 <__d2b+0x98>
 800cc3e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cc42:	4405      	add	r5, r0
 800cc44:	f8c9 5000 	str.w	r5, [r9]
 800cc48:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cc4c:	f8c8 0000 	str.w	r0, [r8]
 800cc50:	4620      	mov	r0, r4
 800cc52:	b003      	add	sp, #12
 800cc54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cc5c:	e7d5      	b.n	800cc0a <__d2b+0x2e>
 800cc5e:	6161      	str	r1, [r4, #20]
 800cc60:	e7e5      	b.n	800cc2e <__d2b+0x52>
 800cc62:	a801      	add	r0, sp, #4
 800cc64:	f7ff fd5a 	bl	800c71c <__lo0bits>
 800cc68:	9b01      	ldr	r3, [sp, #4]
 800cc6a:	6163      	str	r3, [r4, #20]
 800cc6c:	2201      	movs	r2, #1
 800cc6e:	6122      	str	r2, [r4, #16]
 800cc70:	3020      	adds	r0, #32
 800cc72:	e7e3      	b.n	800cc3c <__d2b+0x60>
 800cc74:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cc78:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cc7c:	f8c9 0000 	str.w	r0, [r9]
 800cc80:	6918      	ldr	r0, [r3, #16]
 800cc82:	f7ff fd2b 	bl	800c6dc <__hi0bits>
 800cc86:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cc8a:	e7df      	b.n	800cc4c <__d2b+0x70>
 800cc8c:	0800f38a 	.word	0x0800f38a
 800cc90:	0800f39b 	.word	0x0800f39b

0800cc94 <_calloc_r>:
 800cc94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cc96:	fba1 2402 	umull	r2, r4, r1, r2
 800cc9a:	b94c      	cbnz	r4, 800ccb0 <_calloc_r+0x1c>
 800cc9c:	4611      	mov	r1, r2
 800cc9e:	9201      	str	r2, [sp, #4]
 800cca0:	f000 f87a 	bl	800cd98 <_malloc_r>
 800cca4:	9a01      	ldr	r2, [sp, #4]
 800cca6:	4605      	mov	r5, r0
 800cca8:	b930      	cbnz	r0, 800ccb8 <_calloc_r+0x24>
 800ccaa:	4628      	mov	r0, r5
 800ccac:	b003      	add	sp, #12
 800ccae:	bd30      	pop	{r4, r5, pc}
 800ccb0:	220c      	movs	r2, #12
 800ccb2:	6002      	str	r2, [r0, #0]
 800ccb4:	2500      	movs	r5, #0
 800ccb6:	e7f8      	b.n	800ccaa <_calloc_r+0x16>
 800ccb8:	4621      	mov	r1, r4
 800ccba:	f7fd ffd7 	bl	800ac6c <memset>
 800ccbe:	e7f4      	b.n	800ccaa <_calloc_r+0x16>

0800ccc0 <_free_r>:
 800ccc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ccc2:	2900      	cmp	r1, #0
 800ccc4:	d044      	beq.n	800cd50 <_free_r+0x90>
 800ccc6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ccca:	9001      	str	r0, [sp, #4]
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	f1a1 0404 	sub.w	r4, r1, #4
 800ccd2:	bfb8      	it	lt
 800ccd4:	18e4      	addlt	r4, r4, r3
 800ccd6:	f001 fb4d 	bl	800e374 <__malloc_lock>
 800ccda:	4a1e      	ldr	r2, [pc, #120]	; (800cd54 <_free_r+0x94>)
 800ccdc:	9801      	ldr	r0, [sp, #4]
 800ccde:	6813      	ldr	r3, [r2, #0]
 800cce0:	b933      	cbnz	r3, 800ccf0 <_free_r+0x30>
 800cce2:	6063      	str	r3, [r4, #4]
 800cce4:	6014      	str	r4, [r2, #0]
 800cce6:	b003      	add	sp, #12
 800cce8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ccec:	f001 bb48 	b.w	800e380 <__malloc_unlock>
 800ccf0:	42a3      	cmp	r3, r4
 800ccf2:	d908      	bls.n	800cd06 <_free_r+0x46>
 800ccf4:	6825      	ldr	r5, [r4, #0]
 800ccf6:	1961      	adds	r1, r4, r5
 800ccf8:	428b      	cmp	r3, r1
 800ccfa:	bf01      	itttt	eq
 800ccfc:	6819      	ldreq	r1, [r3, #0]
 800ccfe:	685b      	ldreq	r3, [r3, #4]
 800cd00:	1949      	addeq	r1, r1, r5
 800cd02:	6021      	streq	r1, [r4, #0]
 800cd04:	e7ed      	b.n	800cce2 <_free_r+0x22>
 800cd06:	461a      	mov	r2, r3
 800cd08:	685b      	ldr	r3, [r3, #4]
 800cd0a:	b10b      	cbz	r3, 800cd10 <_free_r+0x50>
 800cd0c:	42a3      	cmp	r3, r4
 800cd0e:	d9fa      	bls.n	800cd06 <_free_r+0x46>
 800cd10:	6811      	ldr	r1, [r2, #0]
 800cd12:	1855      	adds	r5, r2, r1
 800cd14:	42a5      	cmp	r5, r4
 800cd16:	d10b      	bne.n	800cd30 <_free_r+0x70>
 800cd18:	6824      	ldr	r4, [r4, #0]
 800cd1a:	4421      	add	r1, r4
 800cd1c:	1854      	adds	r4, r2, r1
 800cd1e:	42a3      	cmp	r3, r4
 800cd20:	6011      	str	r1, [r2, #0]
 800cd22:	d1e0      	bne.n	800cce6 <_free_r+0x26>
 800cd24:	681c      	ldr	r4, [r3, #0]
 800cd26:	685b      	ldr	r3, [r3, #4]
 800cd28:	6053      	str	r3, [r2, #4]
 800cd2a:	4421      	add	r1, r4
 800cd2c:	6011      	str	r1, [r2, #0]
 800cd2e:	e7da      	b.n	800cce6 <_free_r+0x26>
 800cd30:	d902      	bls.n	800cd38 <_free_r+0x78>
 800cd32:	230c      	movs	r3, #12
 800cd34:	6003      	str	r3, [r0, #0]
 800cd36:	e7d6      	b.n	800cce6 <_free_r+0x26>
 800cd38:	6825      	ldr	r5, [r4, #0]
 800cd3a:	1961      	adds	r1, r4, r5
 800cd3c:	428b      	cmp	r3, r1
 800cd3e:	bf04      	itt	eq
 800cd40:	6819      	ldreq	r1, [r3, #0]
 800cd42:	685b      	ldreq	r3, [r3, #4]
 800cd44:	6063      	str	r3, [r4, #4]
 800cd46:	bf04      	itt	eq
 800cd48:	1949      	addeq	r1, r1, r5
 800cd4a:	6021      	streq	r1, [r4, #0]
 800cd4c:	6054      	str	r4, [r2, #4]
 800cd4e:	e7ca      	b.n	800cce6 <_free_r+0x26>
 800cd50:	b003      	add	sp, #12
 800cd52:	bd30      	pop	{r4, r5, pc}
 800cd54:	200052ec 	.word	0x200052ec

0800cd58 <sbrk_aligned>:
 800cd58:	b570      	push	{r4, r5, r6, lr}
 800cd5a:	4e0e      	ldr	r6, [pc, #56]	; (800cd94 <sbrk_aligned+0x3c>)
 800cd5c:	460c      	mov	r4, r1
 800cd5e:	6831      	ldr	r1, [r6, #0]
 800cd60:	4605      	mov	r5, r0
 800cd62:	b911      	cbnz	r1, 800cd6a <sbrk_aligned+0x12>
 800cd64:	f000 fe78 	bl	800da58 <_sbrk_r>
 800cd68:	6030      	str	r0, [r6, #0]
 800cd6a:	4621      	mov	r1, r4
 800cd6c:	4628      	mov	r0, r5
 800cd6e:	f000 fe73 	bl	800da58 <_sbrk_r>
 800cd72:	1c43      	adds	r3, r0, #1
 800cd74:	d00a      	beq.n	800cd8c <sbrk_aligned+0x34>
 800cd76:	1cc4      	adds	r4, r0, #3
 800cd78:	f024 0403 	bic.w	r4, r4, #3
 800cd7c:	42a0      	cmp	r0, r4
 800cd7e:	d007      	beq.n	800cd90 <sbrk_aligned+0x38>
 800cd80:	1a21      	subs	r1, r4, r0
 800cd82:	4628      	mov	r0, r5
 800cd84:	f000 fe68 	bl	800da58 <_sbrk_r>
 800cd88:	3001      	adds	r0, #1
 800cd8a:	d101      	bne.n	800cd90 <sbrk_aligned+0x38>
 800cd8c:	f04f 34ff 	mov.w	r4, #4294967295
 800cd90:	4620      	mov	r0, r4
 800cd92:	bd70      	pop	{r4, r5, r6, pc}
 800cd94:	200052f0 	.word	0x200052f0

0800cd98 <_malloc_r>:
 800cd98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd9c:	1ccd      	adds	r5, r1, #3
 800cd9e:	f025 0503 	bic.w	r5, r5, #3
 800cda2:	3508      	adds	r5, #8
 800cda4:	2d0c      	cmp	r5, #12
 800cda6:	bf38      	it	cc
 800cda8:	250c      	movcc	r5, #12
 800cdaa:	2d00      	cmp	r5, #0
 800cdac:	4607      	mov	r7, r0
 800cdae:	db01      	blt.n	800cdb4 <_malloc_r+0x1c>
 800cdb0:	42a9      	cmp	r1, r5
 800cdb2:	d905      	bls.n	800cdc0 <_malloc_r+0x28>
 800cdb4:	230c      	movs	r3, #12
 800cdb6:	603b      	str	r3, [r7, #0]
 800cdb8:	2600      	movs	r6, #0
 800cdba:	4630      	mov	r0, r6
 800cdbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdc0:	4e2e      	ldr	r6, [pc, #184]	; (800ce7c <_malloc_r+0xe4>)
 800cdc2:	f001 fad7 	bl	800e374 <__malloc_lock>
 800cdc6:	6833      	ldr	r3, [r6, #0]
 800cdc8:	461c      	mov	r4, r3
 800cdca:	bb34      	cbnz	r4, 800ce1a <_malloc_r+0x82>
 800cdcc:	4629      	mov	r1, r5
 800cdce:	4638      	mov	r0, r7
 800cdd0:	f7ff ffc2 	bl	800cd58 <sbrk_aligned>
 800cdd4:	1c43      	adds	r3, r0, #1
 800cdd6:	4604      	mov	r4, r0
 800cdd8:	d14d      	bne.n	800ce76 <_malloc_r+0xde>
 800cdda:	6834      	ldr	r4, [r6, #0]
 800cddc:	4626      	mov	r6, r4
 800cdde:	2e00      	cmp	r6, #0
 800cde0:	d140      	bne.n	800ce64 <_malloc_r+0xcc>
 800cde2:	6823      	ldr	r3, [r4, #0]
 800cde4:	4631      	mov	r1, r6
 800cde6:	4638      	mov	r0, r7
 800cde8:	eb04 0803 	add.w	r8, r4, r3
 800cdec:	f000 fe34 	bl	800da58 <_sbrk_r>
 800cdf0:	4580      	cmp	r8, r0
 800cdf2:	d13a      	bne.n	800ce6a <_malloc_r+0xd2>
 800cdf4:	6821      	ldr	r1, [r4, #0]
 800cdf6:	3503      	adds	r5, #3
 800cdf8:	1a6d      	subs	r5, r5, r1
 800cdfa:	f025 0503 	bic.w	r5, r5, #3
 800cdfe:	3508      	adds	r5, #8
 800ce00:	2d0c      	cmp	r5, #12
 800ce02:	bf38      	it	cc
 800ce04:	250c      	movcc	r5, #12
 800ce06:	4629      	mov	r1, r5
 800ce08:	4638      	mov	r0, r7
 800ce0a:	f7ff ffa5 	bl	800cd58 <sbrk_aligned>
 800ce0e:	3001      	adds	r0, #1
 800ce10:	d02b      	beq.n	800ce6a <_malloc_r+0xd2>
 800ce12:	6823      	ldr	r3, [r4, #0]
 800ce14:	442b      	add	r3, r5
 800ce16:	6023      	str	r3, [r4, #0]
 800ce18:	e00e      	b.n	800ce38 <_malloc_r+0xa0>
 800ce1a:	6822      	ldr	r2, [r4, #0]
 800ce1c:	1b52      	subs	r2, r2, r5
 800ce1e:	d41e      	bmi.n	800ce5e <_malloc_r+0xc6>
 800ce20:	2a0b      	cmp	r2, #11
 800ce22:	d916      	bls.n	800ce52 <_malloc_r+0xba>
 800ce24:	1961      	adds	r1, r4, r5
 800ce26:	42a3      	cmp	r3, r4
 800ce28:	6025      	str	r5, [r4, #0]
 800ce2a:	bf18      	it	ne
 800ce2c:	6059      	strne	r1, [r3, #4]
 800ce2e:	6863      	ldr	r3, [r4, #4]
 800ce30:	bf08      	it	eq
 800ce32:	6031      	streq	r1, [r6, #0]
 800ce34:	5162      	str	r2, [r4, r5]
 800ce36:	604b      	str	r3, [r1, #4]
 800ce38:	4638      	mov	r0, r7
 800ce3a:	f104 060b 	add.w	r6, r4, #11
 800ce3e:	f001 fa9f 	bl	800e380 <__malloc_unlock>
 800ce42:	f026 0607 	bic.w	r6, r6, #7
 800ce46:	1d23      	adds	r3, r4, #4
 800ce48:	1af2      	subs	r2, r6, r3
 800ce4a:	d0b6      	beq.n	800cdba <_malloc_r+0x22>
 800ce4c:	1b9b      	subs	r3, r3, r6
 800ce4e:	50a3      	str	r3, [r4, r2]
 800ce50:	e7b3      	b.n	800cdba <_malloc_r+0x22>
 800ce52:	6862      	ldr	r2, [r4, #4]
 800ce54:	42a3      	cmp	r3, r4
 800ce56:	bf0c      	ite	eq
 800ce58:	6032      	streq	r2, [r6, #0]
 800ce5a:	605a      	strne	r2, [r3, #4]
 800ce5c:	e7ec      	b.n	800ce38 <_malloc_r+0xa0>
 800ce5e:	4623      	mov	r3, r4
 800ce60:	6864      	ldr	r4, [r4, #4]
 800ce62:	e7b2      	b.n	800cdca <_malloc_r+0x32>
 800ce64:	4634      	mov	r4, r6
 800ce66:	6876      	ldr	r6, [r6, #4]
 800ce68:	e7b9      	b.n	800cdde <_malloc_r+0x46>
 800ce6a:	230c      	movs	r3, #12
 800ce6c:	603b      	str	r3, [r7, #0]
 800ce6e:	4638      	mov	r0, r7
 800ce70:	f001 fa86 	bl	800e380 <__malloc_unlock>
 800ce74:	e7a1      	b.n	800cdba <_malloc_r+0x22>
 800ce76:	6025      	str	r5, [r4, #0]
 800ce78:	e7de      	b.n	800ce38 <_malloc_r+0xa0>
 800ce7a:	bf00      	nop
 800ce7c:	200052ec 	.word	0x200052ec

0800ce80 <__ssputs_r>:
 800ce80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce84:	688e      	ldr	r6, [r1, #8]
 800ce86:	429e      	cmp	r6, r3
 800ce88:	4682      	mov	sl, r0
 800ce8a:	460c      	mov	r4, r1
 800ce8c:	4690      	mov	r8, r2
 800ce8e:	461f      	mov	r7, r3
 800ce90:	d838      	bhi.n	800cf04 <__ssputs_r+0x84>
 800ce92:	898a      	ldrh	r2, [r1, #12]
 800ce94:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ce98:	d032      	beq.n	800cf00 <__ssputs_r+0x80>
 800ce9a:	6825      	ldr	r5, [r4, #0]
 800ce9c:	6909      	ldr	r1, [r1, #16]
 800ce9e:	eba5 0901 	sub.w	r9, r5, r1
 800cea2:	6965      	ldr	r5, [r4, #20]
 800cea4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cea8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ceac:	3301      	adds	r3, #1
 800ceae:	444b      	add	r3, r9
 800ceb0:	106d      	asrs	r5, r5, #1
 800ceb2:	429d      	cmp	r5, r3
 800ceb4:	bf38      	it	cc
 800ceb6:	461d      	movcc	r5, r3
 800ceb8:	0553      	lsls	r3, r2, #21
 800ceba:	d531      	bpl.n	800cf20 <__ssputs_r+0xa0>
 800cebc:	4629      	mov	r1, r5
 800cebe:	f7ff ff6b 	bl	800cd98 <_malloc_r>
 800cec2:	4606      	mov	r6, r0
 800cec4:	b950      	cbnz	r0, 800cedc <__ssputs_r+0x5c>
 800cec6:	230c      	movs	r3, #12
 800cec8:	f8ca 3000 	str.w	r3, [sl]
 800cecc:	89a3      	ldrh	r3, [r4, #12]
 800cece:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ced2:	81a3      	strh	r3, [r4, #12]
 800ced4:	f04f 30ff 	mov.w	r0, #4294967295
 800ced8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cedc:	6921      	ldr	r1, [r4, #16]
 800cede:	464a      	mov	r2, r9
 800cee0:	f7fd feb6 	bl	800ac50 <memcpy>
 800cee4:	89a3      	ldrh	r3, [r4, #12]
 800cee6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ceea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ceee:	81a3      	strh	r3, [r4, #12]
 800cef0:	6126      	str	r6, [r4, #16]
 800cef2:	6165      	str	r5, [r4, #20]
 800cef4:	444e      	add	r6, r9
 800cef6:	eba5 0509 	sub.w	r5, r5, r9
 800cefa:	6026      	str	r6, [r4, #0]
 800cefc:	60a5      	str	r5, [r4, #8]
 800cefe:	463e      	mov	r6, r7
 800cf00:	42be      	cmp	r6, r7
 800cf02:	d900      	bls.n	800cf06 <__ssputs_r+0x86>
 800cf04:	463e      	mov	r6, r7
 800cf06:	6820      	ldr	r0, [r4, #0]
 800cf08:	4632      	mov	r2, r6
 800cf0a:	4641      	mov	r1, r8
 800cf0c:	f001 fa18 	bl	800e340 <memmove>
 800cf10:	68a3      	ldr	r3, [r4, #8]
 800cf12:	1b9b      	subs	r3, r3, r6
 800cf14:	60a3      	str	r3, [r4, #8]
 800cf16:	6823      	ldr	r3, [r4, #0]
 800cf18:	4433      	add	r3, r6
 800cf1a:	6023      	str	r3, [r4, #0]
 800cf1c:	2000      	movs	r0, #0
 800cf1e:	e7db      	b.n	800ced8 <__ssputs_r+0x58>
 800cf20:	462a      	mov	r2, r5
 800cf22:	f001 fa33 	bl	800e38c <_realloc_r>
 800cf26:	4606      	mov	r6, r0
 800cf28:	2800      	cmp	r0, #0
 800cf2a:	d1e1      	bne.n	800cef0 <__ssputs_r+0x70>
 800cf2c:	6921      	ldr	r1, [r4, #16]
 800cf2e:	4650      	mov	r0, sl
 800cf30:	f7ff fec6 	bl	800ccc0 <_free_r>
 800cf34:	e7c7      	b.n	800cec6 <__ssputs_r+0x46>
	...

0800cf38 <_svfiprintf_r>:
 800cf38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf3c:	4698      	mov	r8, r3
 800cf3e:	898b      	ldrh	r3, [r1, #12]
 800cf40:	061b      	lsls	r3, r3, #24
 800cf42:	b09d      	sub	sp, #116	; 0x74
 800cf44:	4607      	mov	r7, r0
 800cf46:	460d      	mov	r5, r1
 800cf48:	4614      	mov	r4, r2
 800cf4a:	d50e      	bpl.n	800cf6a <_svfiprintf_r+0x32>
 800cf4c:	690b      	ldr	r3, [r1, #16]
 800cf4e:	b963      	cbnz	r3, 800cf6a <_svfiprintf_r+0x32>
 800cf50:	2140      	movs	r1, #64	; 0x40
 800cf52:	f7ff ff21 	bl	800cd98 <_malloc_r>
 800cf56:	6028      	str	r0, [r5, #0]
 800cf58:	6128      	str	r0, [r5, #16]
 800cf5a:	b920      	cbnz	r0, 800cf66 <_svfiprintf_r+0x2e>
 800cf5c:	230c      	movs	r3, #12
 800cf5e:	603b      	str	r3, [r7, #0]
 800cf60:	f04f 30ff 	mov.w	r0, #4294967295
 800cf64:	e0d1      	b.n	800d10a <_svfiprintf_r+0x1d2>
 800cf66:	2340      	movs	r3, #64	; 0x40
 800cf68:	616b      	str	r3, [r5, #20]
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	9309      	str	r3, [sp, #36]	; 0x24
 800cf6e:	2320      	movs	r3, #32
 800cf70:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cf74:	f8cd 800c 	str.w	r8, [sp, #12]
 800cf78:	2330      	movs	r3, #48	; 0x30
 800cf7a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d124 <_svfiprintf_r+0x1ec>
 800cf7e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cf82:	f04f 0901 	mov.w	r9, #1
 800cf86:	4623      	mov	r3, r4
 800cf88:	469a      	mov	sl, r3
 800cf8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf8e:	b10a      	cbz	r2, 800cf94 <_svfiprintf_r+0x5c>
 800cf90:	2a25      	cmp	r2, #37	; 0x25
 800cf92:	d1f9      	bne.n	800cf88 <_svfiprintf_r+0x50>
 800cf94:	ebba 0b04 	subs.w	fp, sl, r4
 800cf98:	d00b      	beq.n	800cfb2 <_svfiprintf_r+0x7a>
 800cf9a:	465b      	mov	r3, fp
 800cf9c:	4622      	mov	r2, r4
 800cf9e:	4629      	mov	r1, r5
 800cfa0:	4638      	mov	r0, r7
 800cfa2:	f7ff ff6d 	bl	800ce80 <__ssputs_r>
 800cfa6:	3001      	adds	r0, #1
 800cfa8:	f000 80aa 	beq.w	800d100 <_svfiprintf_r+0x1c8>
 800cfac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cfae:	445a      	add	r2, fp
 800cfb0:	9209      	str	r2, [sp, #36]	; 0x24
 800cfb2:	f89a 3000 	ldrb.w	r3, [sl]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	f000 80a2 	beq.w	800d100 <_svfiprintf_r+0x1c8>
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	f04f 32ff 	mov.w	r2, #4294967295
 800cfc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cfc6:	f10a 0a01 	add.w	sl, sl, #1
 800cfca:	9304      	str	r3, [sp, #16]
 800cfcc:	9307      	str	r3, [sp, #28]
 800cfce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cfd2:	931a      	str	r3, [sp, #104]	; 0x68
 800cfd4:	4654      	mov	r4, sl
 800cfd6:	2205      	movs	r2, #5
 800cfd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfdc:	4851      	ldr	r0, [pc, #324]	; (800d124 <_svfiprintf_r+0x1ec>)
 800cfde:	f7f3 f90f 	bl	8000200 <memchr>
 800cfe2:	9a04      	ldr	r2, [sp, #16]
 800cfe4:	b9d8      	cbnz	r0, 800d01e <_svfiprintf_r+0xe6>
 800cfe6:	06d0      	lsls	r0, r2, #27
 800cfe8:	bf44      	itt	mi
 800cfea:	2320      	movmi	r3, #32
 800cfec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cff0:	0711      	lsls	r1, r2, #28
 800cff2:	bf44      	itt	mi
 800cff4:	232b      	movmi	r3, #43	; 0x2b
 800cff6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cffa:	f89a 3000 	ldrb.w	r3, [sl]
 800cffe:	2b2a      	cmp	r3, #42	; 0x2a
 800d000:	d015      	beq.n	800d02e <_svfiprintf_r+0xf6>
 800d002:	9a07      	ldr	r2, [sp, #28]
 800d004:	4654      	mov	r4, sl
 800d006:	2000      	movs	r0, #0
 800d008:	f04f 0c0a 	mov.w	ip, #10
 800d00c:	4621      	mov	r1, r4
 800d00e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d012:	3b30      	subs	r3, #48	; 0x30
 800d014:	2b09      	cmp	r3, #9
 800d016:	d94e      	bls.n	800d0b6 <_svfiprintf_r+0x17e>
 800d018:	b1b0      	cbz	r0, 800d048 <_svfiprintf_r+0x110>
 800d01a:	9207      	str	r2, [sp, #28]
 800d01c:	e014      	b.n	800d048 <_svfiprintf_r+0x110>
 800d01e:	eba0 0308 	sub.w	r3, r0, r8
 800d022:	fa09 f303 	lsl.w	r3, r9, r3
 800d026:	4313      	orrs	r3, r2
 800d028:	9304      	str	r3, [sp, #16]
 800d02a:	46a2      	mov	sl, r4
 800d02c:	e7d2      	b.n	800cfd4 <_svfiprintf_r+0x9c>
 800d02e:	9b03      	ldr	r3, [sp, #12]
 800d030:	1d19      	adds	r1, r3, #4
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	9103      	str	r1, [sp, #12]
 800d036:	2b00      	cmp	r3, #0
 800d038:	bfbb      	ittet	lt
 800d03a:	425b      	neglt	r3, r3
 800d03c:	f042 0202 	orrlt.w	r2, r2, #2
 800d040:	9307      	strge	r3, [sp, #28]
 800d042:	9307      	strlt	r3, [sp, #28]
 800d044:	bfb8      	it	lt
 800d046:	9204      	strlt	r2, [sp, #16]
 800d048:	7823      	ldrb	r3, [r4, #0]
 800d04a:	2b2e      	cmp	r3, #46	; 0x2e
 800d04c:	d10c      	bne.n	800d068 <_svfiprintf_r+0x130>
 800d04e:	7863      	ldrb	r3, [r4, #1]
 800d050:	2b2a      	cmp	r3, #42	; 0x2a
 800d052:	d135      	bne.n	800d0c0 <_svfiprintf_r+0x188>
 800d054:	9b03      	ldr	r3, [sp, #12]
 800d056:	1d1a      	adds	r2, r3, #4
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	9203      	str	r2, [sp, #12]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	bfb8      	it	lt
 800d060:	f04f 33ff 	movlt.w	r3, #4294967295
 800d064:	3402      	adds	r4, #2
 800d066:	9305      	str	r3, [sp, #20]
 800d068:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d134 <_svfiprintf_r+0x1fc>
 800d06c:	7821      	ldrb	r1, [r4, #0]
 800d06e:	2203      	movs	r2, #3
 800d070:	4650      	mov	r0, sl
 800d072:	f7f3 f8c5 	bl	8000200 <memchr>
 800d076:	b140      	cbz	r0, 800d08a <_svfiprintf_r+0x152>
 800d078:	2340      	movs	r3, #64	; 0x40
 800d07a:	eba0 000a 	sub.w	r0, r0, sl
 800d07e:	fa03 f000 	lsl.w	r0, r3, r0
 800d082:	9b04      	ldr	r3, [sp, #16]
 800d084:	4303      	orrs	r3, r0
 800d086:	3401      	adds	r4, #1
 800d088:	9304      	str	r3, [sp, #16]
 800d08a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d08e:	4826      	ldr	r0, [pc, #152]	; (800d128 <_svfiprintf_r+0x1f0>)
 800d090:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d094:	2206      	movs	r2, #6
 800d096:	f7f3 f8b3 	bl	8000200 <memchr>
 800d09a:	2800      	cmp	r0, #0
 800d09c:	d038      	beq.n	800d110 <_svfiprintf_r+0x1d8>
 800d09e:	4b23      	ldr	r3, [pc, #140]	; (800d12c <_svfiprintf_r+0x1f4>)
 800d0a0:	bb1b      	cbnz	r3, 800d0ea <_svfiprintf_r+0x1b2>
 800d0a2:	9b03      	ldr	r3, [sp, #12]
 800d0a4:	3307      	adds	r3, #7
 800d0a6:	f023 0307 	bic.w	r3, r3, #7
 800d0aa:	3308      	adds	r3, #8
 800d0ac:	9303      	str	r3, [sp, #12]
 800d0ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0b0:	4433      	add	r3, r6
 800d0b2:	9309      	str	r3, [sp, #36]	; 0x24
 800d0b4:	e767      	b.n	800cf86 <_svfiprintf_r+0x4e>
 800d0b6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d0ba:	460c      	mov	r4, r1
 800d0bc:	2001      	movs	r0, #1
 800d0be:	e7a5      	b.n	800d00c <_svfiprintf_r+0xd4>
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	3401      	adds	r4, #1
 800d0c4:	9305      	str	r3, [sp, #20]
 800d0c6:	4619      	mov	r1, r3
 800d0c8:	f04f 0c0a 	mov.w	ip, #10
 800d0cc:	4620      	mov	r0, r4
 800d0ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d0d2:	3a30      	subs	r2, #48	; 0x30
 800d0d4:	2a09      	cmp	r2, #9
 800d0d6:	d903      	bls.n	800d0e0 <_svfiprintf_r+0x1a8>
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d0c5      	beq.n	800d068 <_svfiprintf_r+0x130>
 800d0dc:	9105      	str	r1, [sp, #20]
 800d0de:	e7c3      	b.n	800d068 <_svfiprintf_r+0x130>
 800d0e0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d0e4:	4604      	mov	r4, r0
 800d0e6:	2301      	movs	r3, #1
 800d0e8:	e7f0      	b.n	800d0cc <_svfiprintf_r+0x194>
 800d0ea:	ab03      	add	r3, sp, #12
 800d0ec:	9300      	str	r3, [sp, #0]
 800d0ee:	462a      	mov	r2, r5
 800d0f0:	4b0f      	ldr	r3, [pc, #60]	; (800d130 <_svfiprintf_r+0x1f8>)
 800d0f2:	a904      	add	r1, sp, #16
 800d0f4:	4638      	mov	r0, r7
 800d0f6:	f7fd fe61 	bl	800adbc <_printf_float>
 800d0fa:	1c42      	adds	r2, r0, #1
 800d0fc:	4606      	mov	r6, r0
 800d0fe:	d1d6      	bne.n	800d0ae <_svfiprintf_r+0x176>
 800d100:	89ab      	ldrh	r3, [r5, #12]
 800d102:	065b      	lsls	r3, r3, #25
 800d104:	f53f af2c 	bmi.w	800cf60 <_svfiprintf_r+0x28>
 800d108:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d10a:	b01d      	add	sp, #116	; 0x74
 800d10c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d110:	ab03      	add	r3, sp, #12
 800d112:	9300      	str	r3, [sp, #0]
 800d114:	462a      	mov	r2, r5
 800d116:	4b06      	ldr	r3, [pc, #24]	; (800d130 <_svfiprintf_r+0x1f8>)
 800d118:	a904      	add	r1, sp, #16
 800d11a:	4638      	mov	r0, r7
 800d11c:	f7fe f8f2 	bl	800b304 <_printf_i>
 800d120:	e7eb      	b.n	800d0fa <_svfiprintf_r+0x1c2>
 800d122:	bf00      	nop
 800d124:	0800f4f4 	.word	0x0800f4f4
 800d128:	0800f4fe 	.word	0x0800f4fe
 800d12c:	0800adbd 	.word	0x0800adbd
 800d130:	0800ce81 	.word	0x0800ce81
 800d134:	0800f4fa 	.word	0x0800f4fa

0800d138 <_sungetc_r>:
 800d138:	b538      	push	{r3, r4, r5, lr}
 800d13a:	1c4b      	adds	r3, r1, #1
 800d13c:	4614      	mov	r4, r2
 800d13e:	d103      	bne.n	800d148 <_sungetc_r+0x10>
 800d140:	f04f 35ff 	mov.w	r5, #4294967295
 800d144:	4628      	mov	r0, r5
 800d146:	bd38      	pop	{r3, r4, r5, pc}
 800d148:	8993      	ldrh	r3, [r2, #12]
 800d14a:	f023 0320 	bic.w	r3, r3, #32
 800d14e:	8193      	strh	r3, [r2, #12]
 800d150:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d152:	6852      	ldr	r2, [r2, #4]
 800d154:	b2cd      	uxtb	r5, r1
 800d156:	b18b      	cbz	r3, 800d17c <_sungetc_r+0x44>
 800d158:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800d15a:	4293      	cmp	r3, r2
 800d15c:	dd08      	ble.n	800d170 <_sungetc_r+0x38>
 800d15e:	6823      	ldr	r3, [r4, #0]
 800d160:	1e5a      	subs	r2, r3, #1
 800d162:	6022      	str	r2, [r4, #0]
 800d164:	f803 5c01 	strb.w	r5, [r3, #-1]
 800d168:	6863      	ldr	r3, [r4, #4]
 800d16a:	3301      	adds	r3, #1
 800d16c:	6063      	str	r3, [r4, #4]
 800d16e:	e7e9      	b.n	800d144 <_sungetc_r+0xc>
 800d170:	4621      	mov	r1, r4
 800d172:	f000 fdb1 	bl	800dcd8 <__submore>
 800d176:	2800      	cmp	r0, #0
 800d178:	d0f1      	beq.n	800d15e <_sungetc_r+0x26>
 800d17a:	e7e1      	b.n	800d140 <_sungetc_r+0x8>
 800d17c:	6921      	ldr	r1, [r4, #16]
 800d17e:	6823      	ldr	r3, [r4, #0]
 800d180:	b151      	cbz	r1, 800d198 <_sungetc_r+0x60>
 800d182:	4299      	cmp	r1, r3
 800d184:	d208      	bcs.n	800d198 <_sungetc_r+0x60>
 800d186:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800d18a:	42a9      	cmp	r1, r5
 800d18c:	d104      	bne.n	800d198 <_sungetc_r+0x60>
 800d18e:	3b01      	subs	r3, #1
 800d190:	3201      	adds	r2, #1
 800d192:	6023      	str	r3, [r4, #0]
 800d194:	6062      	str	r2, [r4, #4]
 800d196:	e7d5      	b.n	800d144 <_sungetc_r+0xc>
 800d198:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800d19c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d1a0:	6363      	str	r3, [r4, #52]	; 0x34
 800d1a2:	2303      	movs	r3, #3
 800d1a4:	63a3      	str	r3, [r4, #56]	; 0x38
 800d1a6:	4623      	mov	r3, r4
 800d1a8:	f803 5f46 	strb.w	r5, [r3, #70]!
 800d1ac:	6023      	str	r3, [r4, #0]
 800d1ae:	2301      	movs	r3, #1
 800d1b0:	e7dc      	b.n	800d16c <_sungetc_r+0x34>

0800d1b2 <__ssrefill_r>:
 800d1b2:	b510      	push	{r4, lr}
 800d1b4:	460c      	mov	r4, r1
 800d1b6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800d1b8:	b169      	cbz	r1, 800d1d6 <__ssrefill_r+0x24>
 800d1ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d1be:	4299      	cmp	r1, r3
 800d1c0:	d001      	beq.n	800d1c6 <__ssrefill_r+0x14>
 800d1c2:	f7ff fd7d 	bl	800ccc0 <_free_r>
 800d1c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d1c8:	6063      	str	r3, [r4, #4]
 800d1ca:	2000      	movs	r0, #0
 800d1cc:	6360      	str	r0, [r4, #52]	; 0x34
 800d1ce:	b113      	cbz	r3, 800d1d6 <__ssrefill_r+0x24>
 800d1d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d1d2:	6023      	str	r3, [r4, #0]
 800d1d4:	bd10      	pop	{r4, pc}
 800d1d6:	6923      	ldr	r3, [r4, #16]
 800d1d8:	6023      	str	r3, [r4, #0]
 800d1da:	2300      	movs	r3, #0
 800d1dc:	6063      	str	r3, [r4, #4]
 800d1de:	89a3      	ldrh	r3, [r4, #12]
 800d1e0:	f043 0320 	orr.w	r3, r3, #32
 800d1e4:	81a3      	strh	r3, [r4, #12]
 800d1e6:	f04f 30ff 	mov.w	r0, #4294967295
 800d1ea:	e7f3      	b.n	800d1d4 <__ssrefill_r+0x22>

0800d1ec <__ssvfiscanf_r>:
 800d1ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d1f0:	460c      	mov	r4, r1
 800d1f2:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800d1f6:	2100      	movs	r1, #0
 800d1f8:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800d1fc:	49a6      	ldr	r1, [pc, #664]	; (800d498 <__ssvfiscanf_r+0x2ac>)
 800d1fe:	91a0      	str	r1, [sp, #640]	; 0x280
 800d200:	f10d 0804 	add.w	r8, sp, #4
 800d204:	49a5      	ldr	r1, [pc, #660]	; (800d49c <__ssvfiscanf_r+0x2b0>)
 800d206:	4fa6      	ldr	r7, [pc, #664]	; (800d4a0 <__ssvfiscanf_r+0x2b4>)
 800d208:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800d4a4 <__ssvfiscanf_r+0x2b8>
 800d20c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800d210:	4606      	mov	r6, r0
 800d212:	91a1      	str	r1, [sp, #644]	; 0x284
 800d214:	9300      	str	r3, [sp, #0]
 800d216:	7813      	ldrb	r3, [r2, #0]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	f000 815a 	beq.w	800d4d2 <__ssvfiscanf_r+0x2e6>
 800d21e:	5dd9      	ldrb	r1, [r3, r7]
 800d220:	f011 0108 	ands.w	r1, r1, #8
 800d224:	f102 0501 	add.w	r5, r2, #1
 800d228:	d019      	beq.n	800d25e <__ssvfiscanf_r+0x72>
 800d22a:	6863      	ldr	r3, [r4, #4]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	dd0f      	ble.n	800d250 <__ssvfiscanf_r+0x64>
 800d230:	6823      	ldr	r3, [r4, #0]
 800d232:	781a      	ldrb	r2, [r3, #0]
 800d234:	5cba      	ldrb	r2, [r7, r2]
 800d236:	0712      	lsls	r2, r2, #28
 800d238:	d401      	bmi.n	800d23e <__ssvfiscanf_r+0x52>
 800d23a:	462a      	mov	r2, r5
 800d23c:	e7eb      	b.n	800d216 <__ssvfiscanf_r+0x2a>
 800d23e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d240:	3201      	adds	r2, #1
 800d242:	9245      	str	r2, [sp, #276]	; 0x114
 800d244:	6862      	ldr	r2, [r4, #4]
 800d246:	3301      	adds	r3, #1
 800d248:	3a01      	subs	r2, #1
 800d24a:	6062      	str	r2, [r4, #4]
 800d24c:	6023      	str	r3, [r4, #0]
 800d24e:	e7ec      	b.n	800d22a <__ssvfiscanf_r+0x3e>
 800d250:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d252:	4621      	mov	r1, r4
 800d254:	4630      	mov	r0, r6
 800d256:	4798      	blx	r3
 800d258:	2800      	cmp	r0, #0
 800d25a:	d0e9      	beq.n	800d230 <__ssvfiscanf_r+0x44>
 800d25c:	e7ed      	b.n	800d23a <__ssvfiscanf_r+0x4e>
 800d25e:	2b25      	cmp	r3, #37	; 0x25
 800d260:	d012      	beq.n	800d288 <__ssvfiscanf_r+0x9c>
 800d262:	469a      	mov	sl, r3
 800d264:	6863      	ldr	r3, [r4, #4]
 800d266:	2b00      	cmp	r3, #0
 800d268:	f340 8091 	ble.w	800d38e <__ssvfiscanf_r+0x1a2>
 800d26c:	6822      	ldr	r2, [r4, #0]
 800d26e:	7813      	ldrb	r3, [r2, #0]
 800d270:	4553      	cmp	r3, sl
 800d272:	f040 812e 	bne.w	800d4d2 <__ssvfiscanf_r+0x2e6>
 800d276:	6863      	ldr	r3, [r4, #4]
 800d278:	3b01      	subs	r3, #1
 800d27a:	6063      	str	r3, [r4, #4]
 800d27c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800d27e:	3201      	adds	r2, #1
 800d280:	3301      	adds	r3, #1
 800d282:	6022      	str	r2, [r4, #0]
 800d284:	9345      	str	r3, [sp, #276]	; 0x114
 800d286:	e7d8      	b.n	800d23a <__ssvfiscanf_r+0x4e>
 800d288:	9141      	str	r1, [sp, #260]	; 0x104
 800d28a:	9143      	str	r1, [sp, #268]	; 0x10c
 800d28c:	7853      	ldrb	r3, [r2, #1]
 800d28e:	2b2a      	cmp	r3, #42	; 0x2a
 800d290:	bf02      	ittt	eq
 800d292:	2310      	moveq	r3, #16
 800d294:	1c95      	addeq	r5, r2, #2
 800d296:	9341      	streq	r3, [sp, #260]	; 0x104
 800d298:	220a      	movs	r2, #10
 800d29a:	46aa      	mov	sl, r5
 800d29c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800d2a0:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800d2a4:	2b09      	cmp	r3, #9
 800d2a6:	d91d      	bls.n	800d2e4 <__ssvfiscanf_r+0xf8>
 800d2a8:	487e      	ldr	r0, [pc, #504]	; (800d4a4 <__ssvfiscanf_r+0x2b8>)
 800d2aa:	2203      	movs	r2, #3
 800d2ac:	f7f2 ffa8 	bl	8000200 <memchr>
 800d2b0:	b140      	cbz	r0, 800d2c4 <__ssvfiscanf_r+0xd8>
 800d2b2:	2301      	movs	r3, #1
 800d2b4:	eba0 0009 	sub.w	r0, r0, r9
 800d2b8:	fa03 f000 	lsl.w	r0, r3, r0
 800d2bc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d2be:	4318      	orrs	r0, r3
 800d2c0:	9041      	str	r0, [sp, #260]	; 0x104
 800d2c2:	4655      	mov	r5, sl
 800d2c4:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d2c8:	2b78      	cmp	r3, #120	; 0x78
 800d2ca:	d806      	bhi.n	800d2da <__ssvfiscanf_r+0xee>
 800d2cc:	2b57      	cmp	r3, #87	; 0x57
 800d2ce:	d810      	bhi.n	800d2f2 <__ssvfiscanf_r+0x106>
 800d2d0:	2b25      	cmp	r3, #37	; 0x25
 800d2d2:	d0c6      	beq.n	800d262 <__ssvfiscanf_r+0x76>
 800d2d4:	d856      	bhi.n	800d384 <__ssvfiscanf_r+0x198>
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d064      	beq.n	800d3a4 <__ssvfiscanf_r+0x1b8>
 800d2da:	2303      	movs	r3, #3
 800d2dc:	9347      	str	r3, [sp, #284]	; 0x11c
 800d2de:	230a      	movs	r3, #10
 800d2e0:	9342      	str	r3, [sp, #264]	; 0x108
 800d2e2:	e071      	b.n	800d3c8 <__ssvfiscanf_r+0x1dc>
 800d2e4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800d2e6:	fb02 1103 	mla	r1, r2, r3, r1
 800d2ea:	3930      	subs	r1, #48	; 0x30
 800d2ec:	9143      	str	r1, [sp, #268]	; 0x10c
 800d2ee:	4655      	mov	r5, sl
 800d2f0:	e7d3      	b.n	800d29a <__ssvfiscanf_r+0xae>
 800d2f2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800d2f6:	2a20      	cmp	r2, #32
 800d2f8:	d8ef      	bhi.n	800d2da <__ssvfiscanf_r+0xee>
 800d2fa:	a101      	add	r1, pc, #4	; (adr r1, 800d300 <__ssvfiscanf_r+0x114>)
 800d2fc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d300:	0800d3b3 	.word	0x0800d3b3
 800d304:	0800d2db 	.word	0x0800d2db
 800d308:	0800d2db 	.word	0x0800d2db
 800d30c:	0800d411 	.word	0x0800d411
 800d310:	0800d2db 	.word	0x0800d2db
 800d314:	0800d2db 	.word	0x0800d2db
 800d318:	0800d2db 	.word	0x0800d2db
 800d31c:	0800d2db 	.word	0x0800d2db
 800d320:	0800d2db 	.word	0x0800d2db
 800d324:	0800d2db 	.word	0x0800d2db
 800d328:	0800d2db 	.word	0x0800d2db
 800d32c:	0800d427 	.word	0x0800d427
 800d330:	0800d3fd 	.word	0x0800d3fd
 800d334:	0800d38b 	.word	0x0800d38b
 800d338:	0800d38b 	.word	0x0800d38b
 800d33c:	0800d38b 	.word	0x0800d38b
 800d340:	0800d2db 	.word	0x0800d2db
 800d344:	0800d401 	.word	0x0800d401
 800d348:	0800d2db 	.word	0x0800d2db
 800d34c:	0800d2db 	.word	0x0800d2db
 800d350:	0800d2db 	.word	0x0800d2db
 800d354:	0800d2db 	.word	0x0800d2db
 800d358:	0800d437 	.word	0x0800d437
 800d35c:	0800d409 	.word	0x0800d409
 800d360:	0800d3ab 	.word	0x0800d3ab
 800d364:	0800d2db 	.word	0x0800d2db
 800d368:	0800d2db 	.word	0x0800d2db
 800d36c:	0800d433 	.word	0x0800d433
 800d370:	0800d2db 	.word	0x0800d2db
 800d374:	0800d3fd 	.word	0x0800d3fd
 800d378:	0800d2db 	.word	0x0800d2db
 800d37c:	0800d2db 	.word	0x0800d2db
 800d380:	0800d3b3 	.word	0x0800d3b3
 800d384:	3b45      	subs	r3, #69	; 0x45
 800d386:	2b02      	cmp	r3, #2
 800d388:	d8a7      	bhi.n	800d2da <__ssvfiscanf_r+0xee>
 800d38a:	2305      	movs	r3, #5
 800d38c:	e01b      	b.n	800d3c6 <__ssvfiscanf_r+0x1da>
 800d38e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d390:	4621      	mov	r1, r4
 800d392:	4630      	mov	r0, r6
 800d394:	4798      	blx	r3
 800d396:	2800      	cmp	r0, #0
 800d398:	f43f af68 	beq.w	800d26c <__ssvfiscanf_r+0x80>
 800d39c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d39e:	2800      	cmp	r0, #0
 800d3a0:	f040 808d 	bne.w	800d4be <__ssvfiscanf_r+0x2d2>
 800d3a4:	f04f 30ff 	mov.w	r0, #4294967295
 800d3a8:	e08f      	b.n	800d4ca <__ssvfiscanf_r+0x2de>
 800d3aa:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d3ac:	f042 0220 	orr.w	r2, r2, #32
 800d3b0:	9241      	str	r2, [sp, #260]	; 0x104
 800d3b2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d3b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d3b8:	9241      	str	r2, [sp, #260]	; 0x104
 800d3ba:	2210      	movs	r2, #16
 800d3bc:	2b6f      	cmp	r3, #111	; 0x6f
 800d3be:	9242      	str	r2, [sp, #264]	; 0x108
 800d3c0:	bf34      	ite	cc
 800d3c2:	2303      	movcc	r3, #3
 800d3c4:	2304      	movcs	r3, #4
 800d3c6:	9347      	str	r3, [sp, #284]	; 0x11c
 800d3c8:	6863      	ldr	r3, [r4, #4]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	dd42      	ble.n	800d454 <__ssvfiscanf_r+0x268>
 800d3ce:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d3d0:	0659      	lsls	r1, r3, #25
 800d3d2:	d404      	bmi.n	800d3de <__ssvfiscanf_r+0x1f2>
 800d3d4:	6823      	ldr	r3, [r4, #0]
 800d3d6:	781a      	ldrb	r2, [r3, #0]
 800d3d8:	5cba      	ldrb	r2, [r7, r2]
 800d3da:	0712      	lsls	r2, r2, #28
 800d3dc:	d441      	bmi.n	800d462 <__ssvfiscanf_r+0x276>
 800d3de:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800d3e0:	2b02      	cmp	r3, #2
 800d3e2:	dc50      	bgt.n	800d486 <__ssvfiscanf_r+0x29a>
 800d3e4:	466b      	mov	r3, sp
 800d3e6:	4622      	mov	r2, r4
 800d3e8:	a941      	add	r1, sp, #260	; 0x104
 800d3ea:	4630      	mov	r0, r6
 800d3ec:	f000 f9d0 	bl	800d790 <_scanf_chars>
 800d3f0:	2801      	cmp	r0, #1
 800d3f2:	d06e      	beq.n	800d4d2 <__ssvfiscanf_r+0x2e6>
 800d3f4:	2802      	cmp	r0, #2
 800d3f6:	f47f af20 	bne.w	800d23a <__ssvfiscanf_r+0x4e>
 800d3fa:	e7cf      	b.n	800d39c <__ssvfiscanf_r+0x1b0>
 800d3fc:	220a      	movs	r2, #10
 800d3fe:	e7dd      	b.n	800d3bc <__ssvfiscanf_r+0x1d0>
 800d400:	2300      	movs	r3, #0
 800d402:	9342      	str	r3, [sp, #264]	; 0x108
 800d404:	2303      	movs	r3, #3
 800d406:	e7de      	b.n	800d3c6 <__ssvfiscanf_r+0x1da>
 800d408:	2308      	movs	r3, #8
 800d40a:	9342      	str	r3, [sp, #264]	; 0x108
 800d40c:	2304      	movs	r3, #4
 800d40e:	e7da      	b.n	800d3c6 <__ssvfiscanf_r+0x1da>
 800d410:	4629      	mov	r1, r5
 800d412:	4640      	mov	r0, r8
 800d414:	f000 fb30 	bl	800da78 <__sccl>
 800d418:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d41a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d41e:	9341      	str	r3, [sp, #260]	; 0x104
 800d420:	4605      	mov	r5, r0
 800d422:	2301      	movs	r3, #1
 800d424:	e7cf      	b.n	800d3c6 <__ssvfiscanf_r+0x1da>
 800d426:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d428:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d42c:	9341      	str	r3, [sp, #260]	; 0x104
 800d42e:	2300      	movs	r3, #0
 800d430:	e7c9      	b.n	800d3c6 <__ssvfiscanf_r+0x1da>
 800d432:	2302      	movs	r3, #2
 800d434:	e7c7      	b.n	800d3c6 <__ssvfiscanf_r+0x1da>
 800d436:	9841      	ldr	r0, [sp, #260]	; 0x104
 800d438:	06c3      	lsls	r3, r0, #27
 800d43a:	f53f aefe 	bmi.w	800d23a <__ssvfiscanf_r+0x4e>
 800d43e:	9b00      	ldr	r3, [sp, #0]
 800d440:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d442:	1d19      	adds	r1, r3, #4
 800d444:	9100      	str	r1, [sp, #0]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	f010 0f01 	tst.w	r0, #1
 800d44c:	bf14      	ite	ne
 800d44e:	801a      	strhne	r2, [r3, #0]
 800d450:	601a      	streq	r2, [r3, #0]
 800d452:	e6f2      	b.n	800d23a <__ssvfiscanf_r+0x4e>
 800d454:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d456:	4621      	mov	r1, r4
 800d458:	4630      	mov	r0, r6
 800d45a:	4798      	blx	r3
 800d45c:	2800      	cmp	r0, #0
 800d45e:	d0b6      	beq.n	800d3ce <__ssvfiscanf_r+0x1e2>
 800d460:	e79c      	b.n	800d39c <__ssvfiscanf_r+0x1b0>
 800d462:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d464:	3201      	adds	r2, #1
 800d466:	9245      	str	r2, [sp, #276]	; 0x114
 800d468:	6862      	ldr	r2, [r4, #4]
 800d46a:	3a01      	subs	r2, #1
 800d46c:	2a00      	cmp	r2, #0
 800d46e:	6062      	str	r2, [r4, #4]
 800d470:	dd02      	ble.n	800d478 <__ssvfiscanf_r+0x28c>
 800d472:	3301      	adds	r3, #1
 800d474:	6023      	str	r3, [r4, #0]
 800d476:	e7ad      	b.n	800d3d4 <__ssvfiscanf_r+0x1e8>
 800d478:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d47a:	4621      	mov	r1, r4
 800d47c:	4630      	mov	r0, r6
 800d47e:	4798      	blx	r3
 800d480:	2800      	cmp	r0, #0
 800d482:	d0a7      	beq.n	800d3d4 <__ssvfiscanf_r+0x1e8>
 800d484:	e78a      	b.n	800d39c <__ssvfiscanf_r+0x1b0>
 800d486:	2b04      	cmp	r3, #4
 800d488:	dc0e      	bgt.n	800d4a8 <__ssvfiscanf_r+0x2bc>
 800d48a:	466b      	mov	r3, sp
 800d48c:	4622      	mov	r2, r4
 800d48e:	a941      	add	r1, sp, #260	; 0x104
 800d490:	4630      	mov	r0, r6
 800d492:	f000 f9d7 	bl	800d844 <_scanf_i>
 800d496:	e7ab      	b.n	800d3f0 <__ssvfiscanf_r+0x204>
 800d498:	0800d139 	.word	0x0800d139
 800d49c:	0800d1b3 	.word	0x0800d1b3
 800d4a0:	0800f521 	.word	0x0800f521
 800d4a4:	0800f4fa 	.word	0x0800f4fa
 800d4a8:	4b0b      	ldr	r3, [pc, #44]	; (800d4d8 <__ssvfiscanf_r+0x2ec>)
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	f43f aec5 	beq.w	800d23a <__ssvfiscanf_r+0x4e>
 800d4b0:	466b      	mov	r3, sp
 800d4b2:	4622      	mov	r2, r4
 800d4b4:	a941      	add	r1, sp, #260	; 0x104
 800d4b6:	4630      	mov	r0, r6
 800d4b8:	f3af 8000 	nop.w
 800d4bc:	e798      	b.n	800d3f0 <__ssvfiscanf_r+0x204>
 800d4be:	89a3      	ldrh	r3, [r4, #12]
 800d4c0:	f013 0f40 	tst.w	r3, #64	; 0x40
 800d4c4:	bf18      	it	ne
 800d4c6:	f04f 30ff 	movne.w	r0, #4294967295
 800d4ca:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800d4ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4d2:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d4d4:	e7f9      	b.n	800d4ca <__ssvfiscanf_r+0x2de>
 800d4d6:	bf00      	nop
 800d4d8:	00000000 	.word	0x00000000

0800d4dc <__sfputc_r>:
 800d4dc:	6893      	ldr	r3, [r2, #8]
 800d4de:	3b01      	subs	r3, #1
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	b410      	push	{r4}
 800d4e4:	6093      	str	r3, [r2, #8]
 800d4e6:	da08      	bge.n	800d4fa <__sfputc_r+0x1e>
 800d4e8:	6994      	ldr	r4, [r2, #24]
 800d4ea:	42a3      	cmp	r3, r4
 800d4ec:	db01      	blt.n	800d4f2 <__sfputc_r+0x16>
 800d4ee:	290a      	cmp	r1, #10
 800d4f0:	d103      	bne.n	800d4fa <__sfputc_r+0x1e>
 800d4f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d4f6:	f000 bc29 	b.w	800dd4c <__swbuf_r>
 800d4fa:	6813      	ldr	r3, [r2, #0]
 800d4fc:	1c58      	adds	r0, r3, #1
 800d4fe:	6010      	str	r0, [r2, #0]
 800d500:	7019      	strb	r1, [r3, #0]
 800d502:	4608      	mov	r0, r1
 800d504:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d508:	4770      	bx	lr

0800d50a <__sfputs_r>:
 800d50a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d50c:	4606      	mov	r6, r0
 800d50e:	460f      	mov	r7, r1
 800d510:	4614      	mov	r4, r2
 800d512:	18d5      	adds	r5, r2, r3
 800d514:	42ac      	cmp	r4, r5
 800d516:	d101      	bne.n	800d51c <__sfputs_r+0x12>
 800d518:	2000      	movs	r0, #0
 800d51a:	e007      	b.n	800d52c <__sfputs_r+0x22>
 800d51c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d520:	463a      	mov	r2, r7
 800d522:	4630      	mov	r0, r6
 800d524:	f7ff ffda 	bl	800d4dc <__sfputc_r>
 800d528:	1c43      	adds	r3, r0, #1
 800d52a:	d1f3      	bne.n	800d514 <__sfputs_r+0xa>
 800d52c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d530 <_vfiprintf_r>:
 800d530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d534:	460d      	mov	r5, r1
 800d536:	b09d      	sub	sp, #116	; 0x74
 800d538:	4614      	mov	r4, r2
 800d53a:	4698      	mov	r8, r3
 800d53c:	4606      	mov	r6, r0
 800d53e:	b118      	cbz	r0, 800d548 <_vfiprintf_r+0x18>
 800d540:	6983      	ldr	r3, [r0, #24]
 800d542:	b90b      	cbnz	r3, 800d548 <_vfiprintf_r+0x18>
 800d544:	f000 fde4 	bl	800e110 <__sinit>
 800d548:	4b89      	ldr	r3, [pc, #548]	; (800d770 <_vfiprintf_r+0x240>)
 800d54a:	429d      	cmp	r5, r3
 800d54c:	d11b      	bne.n	800d586 <_vfiprintf_r+0x56>
 800d54e:	6875      	ldr	r5, [r6, #4]
 800d550:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d552:	07d9      	lsls	r1, r3, #31
 800d554:	d405      	bmi.n	800d562 <_vfiprintf_r+0x32>
 800d556:	89ab      	ldrh	r3, [r5, #12]
 800d558:	059a      	lsls	r2, r3, #22
 800d55a:	d402      	bmi.n	800d562 <_vfiprintf_r+0x32>
 800d55c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d55e:	f000 fe75 	bl	800e24c <__retarget_lock_acquire_recursive>
 800d562:	89ab      	ldrh	r3, [r5, #12]
 800d564:	071b      	lsls	r3, r3, #28
 800d566:	d501      	bpl.n	800d56c <_vfiprintf_r+0x3c>
 800d568:	692b      	ldr	r3, [r5, #16]
 800d56a:	b9eb      	cbnz	r3, 800d5a8 <_vfiprintf_r+0x78>
 800d56c:	4629      	mov	r1, r5
 800d56e:	4630      	mov	r0, r6
 800d570:	f000 fc3e 	bl	800ddf0 <__swsetup_r>
 800d574:	b1c0      	cbz	r0, 800d5a8 <_vfiprintf_r+0x78>
 800d576:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d578:	07dc      	lsls	r4, r3, #31
 800d57a:	d50e      	bpl.n	800d59a <_vfiprintf_r+0x6a>
 800d57c:	f04f 30ff 	mov.w	r0, #4294967295
 800d580:	b01d      	add	sp, #116	; 0x74
 800d582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d586:	4b7b      	ldr	r3, [pc, #492]	; (800d774 <_vfiprintf_r+0x244>)
 800d588:	429d      	cmp	r5, r3
 800d58a:	d101      	bne.n	800d590 <_vfiprintf_r+0x60>
 800d58c:	68b5      	ldr	r5, [r6, #8]
 800d58e:	e7df      	b.n	800d550 <_vfiprintf_r+0x20>
 800d590:	4b79      	ldr	r3, [pc, #484]	; (800d778 <_vfiprintf_r+0x248>)
 800d592:	429d      	cmp	r5, r3
 800d594:	bf08      	it	eq
 800d596:	68f5      	ldreq	r5, [r6, #12]
 800d598:	e7da      	b.n	800d550 <_vfiprintf_r+0x20>
 800d59a:	89ab      	ldrh	r3, [r5, #12]
 800d59c:	0598      	lsls	r0, r3, #22
 800d59e:	d4ed      	bmi.n	800d57c <_vfiprintf_r+0x4c>
 800d5a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d5a2:	f000 fe54 	bl	800e24e <__retarget_lock_release_recursive>
 800d5a6:	e7e9      	b.n	800d57c <_vfiprintf_r+0x4c>
 800d5a8:	2300      	movs	r3, #0
 800d5aa:	9309      	str	r3, [sp, #36]	; 0x24
 800d5ac:	2320      	movs	r3, #32
 800d5ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d5b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d5b6:	2330      	movs	r3, #48	; 0x30
 800d5b8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d77c <_vfiprintf_r+0x24c>
 800d5bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d5c0:	f04f 0901 	mov.w	r9, #1
 800d5c4:	4623      	mov	r3, r4
 800d5c6:	469a      	mov	sl, r3
 800d5c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d5cc:	b10a      	cbz	r2, 800d5d2 <_vfiprintf_r+0xa2>
 800d5ce:	2a25      	cmp	r2, #37	; 0x25
 800d5d0:	d1f9      	bne.n	800d5c6 <_vfiprintf_r+0x96>
 800d5d2:	ebba 0b04 	subs.w	fp, sl, r4
 800d5d6:	d00b      	beq.n	800d5f0 <_vfiprintf_r+0xc0>
 800d5d8:	465b      	mov	r3, fp
 800d5da:	4622      	mov	r2, r4
 800d5dc:	4629      	mov	r1, r5
 800d5de:	4630      	mov	r0, r6
 800d5e0:	f7ff ff93 	bl	800d50a <__sfputs_r>
 800d5e4:	3001      	adds	r0, #1
 800d5e6:	f000 80aa 	beq.w	800d73e <_vfiprintf_r+0x20e>
 800d5ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d5ec:	445a      	add	r2, fp
 800d5ee:	9209      	str	r2, [sp, #36]	; 0x24
 800d5f0:	f89a 3000 	ldrb.w	r3, [sl]
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	f000 80a2 	beq.w	800d73e <_vfiprintf_r+0x20e>
 800d5fa:	2300      	movs	r3, #0
 800d5fc:	f04f 32ff 	mov.w	r2, #4294967295
 800d600:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d604:	f10a 0a01 	add.w	sl, sl, #1
 800d608:	9304      	str	r3, [sp, #16]
 800d60a:	9307      	str	r3, [sp, #28]
 800d60c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d610:	931a      	str	r3, [sp, #104]	; 0x68
 800d612:	4654      	mov	r4, sl
 800d614:	2205      	movs	r2, #5
 800d616:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d61a:	4858      	ldr	r0, [pc, #352]	; (800d77c <_vfiprintf_r+0x24c>)
 800d61c:	f7f2 fdf0 	bl	8000200 <memchr>
 800d620:	9a04      	ldr	r2, [sp, #16]
 800d622:	b9d8      	cbnz	r0, 800d65c <_vfiprintf_r+0x12c>
 800d624:	06d1      	lsls	r1, r2, #27
 800d626:	bf44      	itt	mi
 800d628:	2320      	movmi	r3, #32
 800d62a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d62e:	0713      	lsls	r3, r2, #28
 800d630:	bf44      	itt	mi
 800d632:	232b      	movmi	r3, #43	; 0x2b
 800d634:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d638:	f89a 3000 	ldrb.w	r3, [sl]
 800d63c:	2b2a      	cmp	r3, #42	; 0x2a
 800d63e:	d015      	beq.n	800d66c <_vfiprintf_r+0x13c>
 800d640:	9a07      	ldr	r2, [sp, #28]
 800d642:	4654      	mov	r4, sl
 800d644:	2000      	movs	r0, #0
 800d646:	f04f 0c0a 	mov.w	ip, #10
 800d64a:	4621      	mov	r1, r4
 800d64c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d650:	3b30      	subs	r3, #48	; 0x30
 800d652:	2b09      	cmp	r3, #9
 800d654:	d94e      	bls.n	800d6f4 <_vfiprintf_r+0x1c4>
 800d656:	b1b0      	cbz	r0, 800d686 <_vfiprintf_r+0x156>
 800d658:	9207      	str	r2, [sp, #28]
 800d65a:	e014      	b.n	800d686 <_vfiprintf_r+0x156>
 800d65c:	eba0 0308 	sub.w	r3, r0, r8
 800d660:	fa09 f303 	lsl.w	r3, r9, r3
 800d664:	4313      	orrs	r3, r2
 800d666:	9304      	str	r3, [sp, #16]
 800d668:	46a2      	mov	sl, r4
 800d66a:	e7d2      	b.n	800d612 <_vfiprintf_r+0xe2>
 800d66c:	9b03      	ldr	r3, [sp, #12]
 800d66e:	1d19      	adds	r1, r3, #4
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	9103      	str	r1, [sp, #12]
 800d674:	2b00      	cmp	r3, #0
 800d676:	bfbb      	ittet	lt
 800d678:	425b      	neglt	r3, r3
 800d67a:	f042 0202 	orrlt.w	r2, r2, #2
 800d67e:	9307      	strge	r3, [sp, #28]
 800d680:	9307      	strlt	r3, [sp, #28]
 800d682:	bfb8      	it	lt
 800d684:	9204      	strlt	r2, [sp, #16]
 800d686:	7823      	ldrb	r3, [r4, #0]
 800d688:	2b2e      	cmp	r3, #46	; 0x2e
 800d68a:	d10c      	bne.n	800d6a6 <_vfiprintf_r+0x176>
 800d68c:	7863      	ldrb	r3, [r4, #1]
 800d68e:	2b2a      	cmp	r3, #42	; 0x2a
 800d690:	d135      	bne.n	800d6fe <_vfiprintf_r+0x1ce>
 800d692:	9b03      	ldr	r3, [sp, #12]
 800d694:	1d1a      	adds	r2, r3, #4
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	9203      	str	r2, [sp, #12]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	bfb8      	it	lt
 800d69e:	f04f 33ff 	movlt.w	r3, #4294967295
 800d6a2:	3402      	adds	r4, #2
 800d6a4:	9305      	str	r3, [sp, #20]
 800d6a6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d78c <_vfiprintf_r+0x25c>
 800d6aa:	7821      	ldrb	r1, [r4, #0]
 800d6ac:	2203      	movs	r2, #3
 800d6ae:	4650      	mov	r0, sl
 800d6b0:	f7f2 fda6 	bl	8000200 <memchr>
 800d6b4:	b140      	cbz	r0, 800d6c8 <_vfiprintf_r+0x198>
 800d6b6:	2340      	movs	r3, #64	; 0x40
 800d6b8:	eba0 000a 	sub.w	r0, r0, sl
 800d6bc:	fa03 f000 	lsl.w	r0, r3, r0
 800d6c0:	9b04      	ldr	r3, [sp, #16]
 800d6c2:	4303      	orrs	r3, r0
 800d6c4:	3401      	adds	r4, #1
 800d6c6:	9304      	str	r3, [sp, #16]
 800d6c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6cc:	482c      	ldr	r0, [pc, #176]	; (800d780 <_vfiprintf_r+0x250>)
 800d6ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d6d2:	2206      	movs	r2, #6
 800d6d4:	f7f2 fd94 	bl	8000200 <memchr>
 800d6d8:	2800      	cmp	r0, #0
 800d6da:	d03f      	beq.n	800d75c <_vfiprintf_r+0x22c>
 800d6dc:	4b29      	ldr	r3, [pc, #164]	; (800d784 <_vfiprintf_r+0x254>)
 800d6de:	bb1b      	cbnz	r3, 800d728 <_vfiprintf_r+0x1f8>
 800d6e0:	9b03      	ldr	r3, [sp, #12]
 800d6e2:	3307      	adds	r3, #7
 800d6e4:	f023 0307 	bic.w	r3, r3, #7
 800d6e8:	3308      	adds	r3, #8
 800d6ea:	9303      	str	r3, [sp, #12]
 800d6ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d6ee:	443b      	add	r3, r7
 800d6f0:	9309      	str	r3, [sp, #36]	; 0x24
 800d6f2:	e767      	b.n	800d5c4 <_vfiprintf_r+0x94>
 800d6f4:	fb0c 3202 	mla	r2, ip, r2, r3
 800d6f8:	460c      	mov	r4, r1
 800d6fa:	2001      	movs	r0, #1
 800d6fc:	e7a5      	b.n	800d64a <_vfiprintf_r+0x11a>
 800d6fe:	2300      	movs	r3, #0
 800d700:	3401      	adds	r4, #1
 800d702:	9305      	str	r3, [sp, #20]
 800d704:	4619      	mov	r1, r3
 800d706:	f04f 0c0a 	mov.w	ip, #10
 800d70a:	4620      	mov	r0, r4
 800d70c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d710:	3a30      	subs	r2, #48	; 0x30
 800d712:	2a09      	cmp	r2, #9
 800d714:	d903      	bls.n	800d71e <_vfiprintf_r+0x1ee>
 800d716:	2b00      	cmp	r3, #0
 800d718:	d0c5      	beq.n	800d6a6 <_vfiprintf_r+0x176>
 800d71a:	9105      	str	r1, [sp, #20]
 800d71c:	e7c3      	b.n	800d6a6 <_vfiprintf_r+0x176>
 800d71e:	fb0c 2101 	mla	r1, ip, r1, r2
 800d722:	4604      	mov	r4, r0
 800d724:	2301      	movs	r3, #1
 800d726:	e7f0      	b.n	800d70a <_vfiprintf_r+0x1da>
 800d728:	ab03      	add	r3, sp, #12
 800d72a:	9300      	str	r3, [sp, #0]
 800d72c:	462a      	mov	r2, r5
 800d72e:	4b16      	ldr	r3, [pc, #88]	; (800d788 <_vfiprintf_r+0x258>)
 800d730:	a904      	add	r1, sp, #16
 800d732:	4630      	mov	r0, r6
 800d734:	f7fd fb42 	bl	800adbc <_printf_float>
 800d738:	4607      	mov	r7, r0
 800d73a:	1c78      	adds	r0, r7, #1
 800d73c:	d1d6      	bne.n	800d6ec <_vfiprintf_r+0x1bc>
 800d73e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d740:	07d9      	lsls	r1, r3, #31
 800d742:	d405      	bmi.n	800d750 <_vfiprintf_r+0x220>
 800d744:	89ab      	ldrh	r3, [r5, #12]
 800d746:	059a      	lsls	r2, r3, #22
 800d748:	d402      	bmi.n	800d750 <_vfiprintf_r+0x220>
 800d74a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d74c:	f000 fd7f 	bl	800e24e <__retarget_lock_release_recursive>
 800d750:	89ab      	ldrh	r3, [r5, #12]
 800d752:	065b      	lsls	r3, r3, #25
 800d754:	f53f af12 	bmi.w	800d57c <_vfiprintf_r+0x4c>
 800d758:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d75a:	e711      	b.n	800d580 <_vfiprintf_r+0x50>
 800d75c:	ab03      	add	r3, sp, #12
 800d75e:	9300      	str	r3, [sp, #0]
 800d760:	462a      	mov	r2, r5
 800d762:	4b09      	ldr	r3, [pc, #36]	; (800d788 <_vfiprintf_r+0x258>)
 800d764:	a904      	add	r1, sp, #16
 800d766:	4630      	mov	r0, r6
 800d768:	f7fd fdcc 	bl	800b304 <_printf_i>
 800d76c:	e7e4      	b.n	800d738 <_vfiprintf_r+0x208>
 800d76e:	bf00      	nop
 800d770:	0800f644 	.word	0x0800f644
 800d774:	0800f664 	.word	0x0800f664
 800d778:	0800f624 	.word	0x0800f624
 800d77c:	0800f4f4 	.word	0x0800f4f4
 800d780:	0800f4fe 	.word	0x0800f4fe
 800d784:	0800adbd 	.word	0x0800adbd
 800d788:	0800d50b 	.word	0x0800d50b
 800d78c:	0800f4fa 	.word	0x0800f4fa

0800d790 <_scanf_chars>:
 800d790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d794:	4615      	mov	r5, r2
 800d796:	688a      	ldr	r2, [r1, #8]
 800d798:	4680      	mov	r8, r0
 800d79a:	460c      	mov	r4, r1
 800d79c:	b932      	cbnz	r2, 800d7ac <_scanf_chars+0x1c>
 800d79e:	698a      	ldr	r2, [r1, #24]
 800d7a0:	2a00      	cmp	r2, #0
 800d7a2:	bf0c      	ite	eq
 800d7a4:	2201      	moveq	r2, #1
 800d7a6:	f04f 32ff 	movne.w	r2, #4294967295
 800d7aa:	608a      	str	r2, [r1, #8]
 800d7ac:	6822      	ldr	r2, [r4, #0]
 800d7ae:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800d840 <_scanf_chars+0xb0>
 800d7b2:	06d1      	lsls	r1, r2, #27
 800d7b4:	bf5f      	itttt	pl
 800d7b6:	681a      	ldrpl	r2, [r3, #0]
 800d7b8:	1d11      	addpl	r1, r2, #4
 800d7ba:	6019      	strpl	r1, [r3, #0]
 800d7bc:	6816      	ldrpl	r6, [r2, #0]
 800d7be:	2700      	movs	r7, #0
 800d7c0:	69a0      	ldr	r0, [r4, #24]
 800d7c2:	b188      	cbz	r0, 800d7e8 <_scanf_chars+0x58>
 800d7c4:	2801      	cmp	r0, #1
 800d7c6:	d107      	bne.n	800d7d8 <_scanf_chars+0x48>
 800d7c8:	682a      	ldr	r2, [r5, #0]
 800d7ca:	7811      	ldrb	r1, [r2, #0]
 800d7cc:	6962      	ldr	r2, [r4, #20]
 800d7ce:	5c52      	ldrb	r2, [r2, r1]
 800d7d0:	b952      	cbnz	r2, 800d7e8 <_scanf_chars+0x58>
 800d7d2:	2f00      	cmp	r7, #0
 800d7d4:	d031      	beq.n	800d83a <_scanf_chars+0xaa>
 800d7d6:	e022      	b.n	800d81e <_scanf_chars+0x8e>
 800d7d8:	2802      	cmp	r0, #2
 800d7da:	d120      	bne.n	800d81e <_scanf_chars+0x8e>
 800d7dc:	682b      	ldr	r3, [r5, #0]
 800d7de:	781b      	ldrb	r3, [r3, #0]
 800d7e0:	f813 3009 	ldrb.w	r3, [r3, r9]
 800d7e4:	071b      	lsls	r3, r3, #28
 800d7e6:	d41a      	bmi.n	800d81e <_scanf_chars+0x8e>
 800d7e8:	6823      	ldr	r3, [r4, #0]
 800d7ea:	06da      	lsls	r2, r3, #27
 800d7ec:	bf5e      	ittt	pl
 800d7ee:	682b      	ldrpl	r3, [r5, #0]
 800d7f0:	781b      	ldrbpl	r3, [r3, #0]
 800d7f2:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d7f6:	682a      	ldr	r2, [r5, #0]
 800d7f8:	686b      	ldr	r3, [r5, #4]
 800d7fa:	3201      	adds	r2, #1
 800d7fc:	602a      	str	r2, [r5, #0]
 800d7fe:	68a2      	ldr	r2, [r4, #8]
 800d800:	3b01      	subs	r3, #1
 800d802:	3a01      	subs	r2, #1
 800d804:	606b      	str	r3, [r5, #4]
 800d806:	3701      	adds	r7, #1
 800d808:	60a2      	str	r2, [r4, #8]
 800d80a:	b142      	cbz	r2, 800d81e <_scanf_chars+0x8e>
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	dcd7      	bgt.n	800d7c0 <_scanf_chars+0x30>
 800d810:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d814:	4629      	mov	r1, r5
 800d816:	4640      	mov	r0, r8
 800d818:	4798      	blx	r3
 800d81a:	2800      	cmp	r0, #0
 800d81c:	d0d0      	beq.n	800d7c0 <_scanf_chars+0x30>
 800d81e:	6823      	ldr	r3, [r4, #0]
 800d820:	f013 0310 	ands.w	r3, r3, #16
 800d824:	d105      	bne.n	800d832 <_scanf_chars+0xa2>
 800d826:	68e2      	ldr	r2, [r4, #12]
 800d828:	3201      	adds	r2, #1
 800d82a:	60e2      	str	r2, [r4, #12]
 800d82c:	69a2      	ldr	r2, [r4, #24]
 800d82e:	b102      	cbz	r2, 800d832 <_scanf_chars+0xa2>
 800d830:	7033      	strb	r3, [r6, #0]
 800d832:	6923      	ldr	r3, [r4, #16]
 800d834:	443b      	add	r3, r7
 800d836:	6123      	str	r3, [r4, #16]
 800d838:	2000      	movs	r0, #0
 800d83a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d83e:	bf00      	nop
 800d840:	0800f521 	.word	0x0800f521

0800d844 <_scanf_i>:
 800d844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d848:	4698      	mov	r8, r3
 800d84a:	4b76      	ldr	r3, [pc, #472]	; (800da24 <_scanf_i+0x1e0>)
 800d84c:	460c      	mov	r4, r1
 800d84e:	4682      	mov	sl, r0
 800d850:	4616      	mov	r6, r2
 800d852:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d856:	b087      	sub	sp, #28
 800d858:	ab03      	add	r3, sp, #12
 800d85a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d85e:	4b72      	ldr	r3, [pc, #456]	; (800da28 <_scanf_i+0x1e4>)
 800d860:	69a1      	ldr	r1, [r4, #24]
 800d862:	4a72      	ldr	r2, [pc, #456]	; (800da2c <_scanf_i+0x1e8>)
 800d864:	2903      	cmp	r1, #3
 800d866:	bf18      	it	ne
 800d868:	461a      	movne	r2, r3
 800d86a:	68a3      	ldr	r3, [r4, #8]
 800d86c:	9201      	str	r2, [sp, #4]
 800d86e:	1e5a      	subs	r2, r3, #1
 800d870:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d874:	bf88      	it	hi
 800d876:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d87a:	4627      	mov	r7, r4
 800d87c:	bf82      	ittt	hi
 800d87e:	eb03 0905 	addhi.w	r9, r3, r5
 800d882:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d886:	60a3      	strhi	r3, [r4, #8]
 800d888:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d88c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800d890:	bf98      	it	ls
 800d892:	f04f 0900 	movls.w	r9, #0
 800d896:	6023      	str	r3, [r4, #0]
 800d898:	463d      	mov	r5, r7
 800d89a:	f04f 0b00 	mov.w	fp, #0
 800d89e:	6831      	ldr	r1, [r6, #0]
 800d8a0:	ab03      	add	r3, sp, #12
 800d8a2:	7809      	ldrb	r1, [r1, #0]
 800d8a4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d8a8:	2202      	movs	r2, #2
 800d8aa:	f7f2 fca9 	bl	8000200 <memchr>
 800d8ae:	b328      	cbz	r0, 800d8fc <_scanf_i+0xb8>
 800d8b0:	f1bb 0f01 	cmp.w	fp, #1
 800d8b4:	d159      	bne.n	800d96a <_scanf_i+0x126>
 800d8b6:	6862      	ldr	r2, [r4, #4]
 800d8b8:	b92a      	cbnz	r2, 800d8c6 <_scanf_i+0x82>
 800d8ba:	6822      	ldr	r2, [r4, #0]
 800d8bc:	2308      	movs	r3, #8
 800d8be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d8c2:	6063      	str	r3, [r4, #4]
 800d8c4:	6022      	str	r2, [r4, #0]
 800d8c6:	6822      	ldr	r2, [r4, #0]
 800d8c8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800d8cc:	6022      	str	r2, [r4, #0]
 800d8ce:	68a2      	ldr	r2, [r4, #8]
 800d8d0:	1e51      	subs	r1, r2, #1
 800d8d2:	60a1      	str	r1, [r4, #8]
 800d8d4:	b192      	cbz	r2, 800d8fc <_scanf_i+0xb8>
 800d8d6:	6832      	ldr	r2, [r6, #0]
 800d8d8:	1c51      	adds	r1, r2, #1
 800d8da:	6031      	str	r1, [r6, #0]
 800d8dc:	7812      	ldrb	r2, [r2, #0]
 800d8de:	f805 2b01 	strb.w	r2, [r5], #1
 800d8e2:	6872      	ldr	r2, [r6, #4]
 800d8e4:	3a01      	subs	r2, #1
 800d8e6:	2a00      	cmp	r2, #0
 800d8e8:	6072      	str	r2, [r6, #4]
 800d8ea:	dc07      	bgt.n	800d8fc <_scanf_i+0xb8>
 800d8ec:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800d8f0:	4631      	mov	r1, r6
 800d8f2:	4650      	mov	r0, sl
 800d8f4:	4790      	blx	r2
 800d8f6:	2800      	cmp	r0, #0
 800d8f8:	f040 8085 	bne.w	800da06 <_scanf_i+0x1c2>
 800d8fc:	f10b 0b01 	add.w	fp, fp, #1
 800d900:	f1bb 0f03 	cmp.w	fp, #3
 800d904:	d1cb      	bne.n	800d89e <_scanf_i+0x5a>
 800d906:	6863      	ldr	r3, [r4, #4]
 800d908:	b90b      	cbnz	r3, 800d90e <_scanf_i+0xca>
 800d90a:	230a      	movs	r3, #10
 800d90c:	6063      	str	r3, [r4, #4]
 800d90e:	6863      	ldr	r3, [r4, #4]
 800d910:	4947      	ldr	r1, [pc, #284]	; (800da30 <_scanf_i+0x1ec>)
 800d912:	6960      	ldr	r0, [r4, #20]
 800d914:	1ac9      	subs	r1, r1, r3
 800d916:	f000 f8af 	bl	800da78 <__sccl>
 800d91a:	f04f 0b00 	mov.w	fp, #0
 800d91e:	68a3      	ldr	r3, [r4, #8]
 800d920:	6822      	ldr	r2, [r4, #0]
 800d922:	2b00      	cmp	r3, #0
 800d924:	d03d      	beq.n	800d9a2 <_scanf_i+0x15e>
 800d926:	6831      	ldr	r1, [r6, #0]
 800d928:	6960      	ldr	r0, [r4, #20]
 800d92a:	f891 c000 	ldrb.w	ip, [r1]
 800d92e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d932:	2800      	cmp	r0, #0
 800d934:	d035      	beq.n	800d9a2 <_scanf_i+0x15e>
 800d936:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800d93a:	d124      	bne.n	800d986 <_scanf_i+0x142>
 800d93c:	0510      	lsls	r0, r2, #20
 800d93e:	d522      	bpl.n	800d986 <_scanf_i+0x142>
 800d940:	f10b 0b01 	add.w	fp, fp, #1
 800d944:	f1b9 0f00 	cmp.w	r9, #0
 800d948:	d003      	beq.n	800d952 <_scanf_i+0x10e>
 800d94a:	3301      	adds	r3, #1
 800d94c:	f109 39ff 	add.w	r9, r9, #4294967295
 800d950:	60a3      	str	r3, [r4, #8]
 800d952:	6873      	ldr	r3, [r6, #4]
 800d954:	3b01      	subs	r3, #1
 800d956:	2b00      	cmp	r3, #0
 800d958:	6073      	str	r3, [r6, #4]
 800d95a:	dd1b      	ble.n	800d994 <_scanf_i+0x150>
 800d95c:	6833      	ldr	r3, [r6, #0]
 800d95e:	3301      	adds	r3, #1
 800d960:	6033      	str	r3, [r6, #0]
 800d962:	68a3      	ldr	r3, [r4, #8]
 800d964:	3b01      	subs	r3, #1
 800d966:	60a3      	str	r3, [r4, #8]
 800d968:	e7d9      	b.n	800d91e <_scanf_i+0xda>
 800d96a:	f1bb 0f02 	cmp.w	fp, #2
 800d96e:	d1ae      	bne.n	800d8ce <_scanf_i+0x8a>
 800d970:	6822      	ldr	r2, [r4, #0]
 800d972:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800d976:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d97a:	d1bf      	bne.n	800d8fc <_scanf_i+0xb8>
 800d97c:	2310      	movs	r3, #16
 800d97e:	6063      	str	r3, [r4, #4]
 800d980:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d984:	e7a2      	b.n	800d8cc <_scanf_i+0x88>
 800d986:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800d98a:	6022      	str	r2, [r4, #0]
 800d98c:	780b      	ldrb	r3, [r1, #0]
 800d98e:	f805 3b01 	strb.w	r3, [r5], #1
 800d992:	e7de      	b.n	800d952 <_scanf_i+0x10e>
 800d994:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d998:	4631      	mov	r1, r6
 800d99a:	4650      	mov	r0, sl
 800d99c:	4798      	blx	r3
 800d99e:	2800      	cmp	r0, #0
 800d9a0:	d0df      	beq.n	800d962 <_scanf_i+0x11e>
 800d9a2:	6823      	ldr	r3, [r4, #0]
 800d9a4:	05db      	lsls	r3, r3, #23
 800d9a6:	d50d      	bpl.n	800d9c4 <_scanf_i+0x180>
 800d9a8:	42bd      	cmp	r5, r7
 800d9aa:	d909      	bls.n	800d9c0 <_scanf_i+0x17c>
 800d9ac:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d9b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d9b4:	4632      	mov	r2, r6
 800d9b6:	4650      	mov	r0, sl
 800d9b8:	4798      	blx	r3
 800d9ba:	f105 39ff 	add.w	r9, r5, #4294967295
 800d9be:	464d      	mov	r5, r9
 800d9c0:	42bd      	cmp	r5, r7
 800d9c2:	d02d      	beq.n	800da20 <_scanf_i+0x1dc>
 800d9c4:	6822      	ldr	r2, [r4, #0]
 800d9c6:	f012 0210 	ands.w	r2, r2, #16
 800d9ca:	d113      	bne.n	800d9f4 <_scanf_i+0x1b0>
 800d9cc:	702a      	strb	r2, [r5, #0]
 800d9ce:	6863      	ldr	r3, [r4, #4]
 800d9d0:	9e01      	ldr	r6, [sp, #4]
 800d9d2:	4639      	mov	r1, r7
 800d9d4:	4650      	mov	r0, sl
 800d9d6:	47b0      	blx	r6
 800d9d8:	6821      	ldr	r1, [r4, #0]
 800d9da:	f8d8 3000 	ldr.w	r3, [r8]
 800d9de:	f011 0f20 	tst.w	r1, #32
 800d9e2:	d013      	beq.n	800da0c <_scanf_i+0x1c8>
 800d9e4:	1d1a      	adds	r2, r3, #4
 800d9e6:	f8c8 2000 	str.w	r2, [r8]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	6018      	str	r0, [r3, #0]
 800d9ee:	68e3      	ldr	r3, [r4, #12]
 800d9f0:	3301      	adds	r3, #1
 800d9f2:	60e3      	str	r3, [r4, #12]
 800d9f4:	1bed      	subs	r5, r5, r7
 800d9f6:	44ab      	add	fp, r5
 800d9f8:	6925      	ldr	r5, [r4, #16]
 800d9fa:	445d      	add	r5, fp
 800d9fc:	6125      	str	r5, [r4, #16]
 800d9fe:	2000      	movs	r0, #0
 800da00:	b007      	add	sp, #28
 800da02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da06:	f04f 0b00 	mov.w	fp, #0
 800da0a:	e7ca      	b.n	800d9a2 <_scanf_i+0x15e>
 800da0c:	1d1a      	adds	r2, r3, #4
 800da0e:	f8c8 2000 	str.w	r2, [r8]
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	f011 0f01 	tst.w	r1, #1
 800da18:	bf14      	ite	ne
 800da1a:	8018      	strhne	r0, [r3, #0]
 800da1c:	6018      	streq	r0, [r3, #0]
 800da1e:	e7e6      	b.n	800d9ee <_scanf_i+0x1aa>
 800da20:	2001      	movs	r0, #1
 800da22:	e7ed      	b.n	800da00 <_scanf_i+0x1bc>
 800da24:	0800e68c 	.word	0x0800e68c
 800da28:	0800dcd5 	.word	0x0800dcd5
 800da2c:	0800dbed 	.word	0x0800dbed
 800da30:	0800f51e 	.word	0x0800f51e

0800da34 <_read_r>:
 800da34:	b538      	push	{r3, r4, r5, lr}
 800da36:	4d07      	ldr	r5, [pc, #28]	; (800da54 <_read_r+0x20>)
 800da38:	4604      	mov	r4, r0
 800da3a:	4608      	mov	r0, r1
 800da3c:	4611      	mov	r1, r2
 800da3e:	2200      	movs	r2, #0
 800da40:	602a      	str	r2, [r5, #0]
 800da42:	461a      	mov	r2, r3
 800da44:	f7f5 f8a0 	bl	8002b88 <_read>
 800da48:	1c43      	adds	r3, r0, #1
 800da4a:	d102      	bne.n	800da52 <_read_r+0x1e>
 800da4c:	682b      	ldr	r3, [r5, #0]
 800da4e:	b103      	cbz	r3, 800da52 <_read_r+0x1e>
 800da50:	6023      	str	r3, [r4, #0]
 800da52:	bd38      	pop	{r3, r4, r5, pc}
 800da54:	200052f4 	.word	0x200052f4

0800da58 <_sbrk_r>:
 800da58:	b538      	push	{r3, r4, r5, lr}
 800da5a:	4d06      	ldr	r5, [pc, #24]	; (800da74 <_sbrk_r+0x1c>)
 800da5c:	2300      	movs	r3, #0
 800da5e:	4604      	mov	r4, r0
 800da60:	4608      	mov	r0, r1
 800da62:	602b      	str	r3, [r5, #0]
 800da64:	f7f5 f8fe 	bl	8002c64 <_sbrk>
 800da68:	1c43      	adds	r3, r0, #1
 800da6a:	d102      	bne.n	800da72 <_sbrk_r+0x1a>
 800da6c:	682b      	ldr	r3, [r5, #0]
 800da6e:	b103      	cbz	r3, 800da72 <_sbrk_r+0x1a>
 800da70:	6023      	str	r3, [r4, #0]
 800da72:	bd38      	pop	{r3, r4, r5, pc}
 800da74:	200052f4 	.word	0x200052f4

0800da78 <__sccl>:
 800da78:	b570      	push	{r4, r5, r6, lr}
 800da7a:	780b      	ldrb	r3, [r1, #0]
 800da7c:	4604      	mov	r4, r0
 800da7e:	2b5e      	cmp	r3, #94	; 0x5e
 800da80:	bf0b      	itete	eq
 800da82:	784b      	ldrbeq	r3, [r1, #1]
 800da84:	1c48      	addne	r0, r1, #1
 800da86:	1c88      	addeq	r0, r1, #2
 800da88:	2200      	movne	r2, #0
 800da8a:	bf08      	it	eq
 800da8c:	2201      	moveq	r2, #1
 800da8e:	1e61      	subs	r1, r4, #1
 800da90:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800da94:	f801 2f01 	strb.w	r2, [r1, #1]!
 800da98:	42a9      	cmp	r1, r5
 800da9a:	d1fb      	bne.n	800da94 <__sccl+0x1c>
 800da9c:	b90b      	cbnz	r3, 800daa2 <__sccl+0x2a>
 800da9e:	3801      	subs	r0, #1
 800daa0:	bd70      	pop	{r4, r5, r6, pc}
 800daa2:	f082 0201 	eor.w	r2, r2, #1
 800daa6:	54e2      	strb	r2, [r4, r3]
 800daa8:	4605      	mov	r5, r0
 800daaa:	4628      	mov	r0, r5
 800daac:	f810 1b01 	ldrb.w	r1, [r0], #1
 800dab0:	292d      	cmp	r1, #45	; 0x2d
 800dab2:	d006      	beq.n	800dac2 <__sccl+0x4a>
 800dab4:	295d      	cmp	r1, #93	; 0x5d
 800dab6:	d0f3      	beq.n	800daa0 <__sccl+0x28>
 800dab8:	b909      	cbnz	r1, 800dabe <__sccl+0x46>
 800daba:	4628      	mov	r0, r5
 800dabc:	e7f0      	b.n	800daa0 <__sccl+0x28>
 800dabe:	460b      	mov	r3, r1
 800dac0:	e7f1      	b.n	800daa6 <__sccl+0x2e>
 800dac2:	786e      	ldrb	r6, [r5, #1]
 800dac4:	2e5d      	cmp	r6, #93	; 0x5d
 800dac6:	d0fa      	beq.n	800dabe <__sccl+0x46>
 800dac8:	42b3      	cmp	r3, r6
 800daca:	dcf8      	bgt.n	800dabe <__sccl+0x46>
 800dacc:	3502      	adds	r5, #2
 800dace:	4619      	mov	r1, r3
 800dad0:	3101      	adds	r1, #1
 800dad2:	428e      	cmp	r6, r1
 800dad4:	5462      	strb	r2, [r4, r1]
 800dad6:	dcfb      	bgt.n	800dad0 <__sccl+0x58>
 800dad8:	1af1      	subs	r1, r6, r3
 800dada:	3901      	subs	r1, #1
 800dadc:	1c58      	adds	r0, r3, #1
 800dade:	42b3      	cmp	r3, r6
 800dae0:	bfa8      	it	ge
 800dae2:	2100      	movge	r1, #0
 800dae4:	1843      	adds	r3, r0, r1
 800dae6:	e7e0      	b.n	800daaa <__sccl+0x32>

0800dae8 <_strtol_l.constprop.0>:
 800dae8:	2b01      	cmp	r3, #1
 800daea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800daee:	d001      	beq.n	800daf4 <_strtol_l.constprop.0+0xc>
 800daf0:	2b24      	cmp	r3, #36	; 0x24
 800daf2:	d906      	bls.n	800db02 <_strtol_l.constprop.0+0x1a>
 800daf4:	f7fd f882 	bl	800abfc <__errno>
 800daf8:	2316      	movs	r3, #22
 800dafa:	6003      	str	r3, [r0, #0]
 800dafc:	2000      	movs	r0, #0
 800dafe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db02:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800dbe8 <_strtol_l.constprop.0+0x100>
 800db06:	460d      	mov	r5, r1
 800db08:	462e      	mov	r6, r5
 800db0a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800db0e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800db12:	f017 0708 	ands.w	r7, r7, #8
 800db16:	d1f7      	bne.n	800db08 <_strtol_l.constprop.0+0x20>
 800db18:	2c2d      	cmp	r4, #45	; 0x2d
 800db1a:	d132      	bne.n	800db82 <_strtol_l.constprop.0+0x9a>
 800db1c:	782c      	ldrb	r4, [r5, #0]
 800db1e:	2701      	movs	r7, #1
 800db20:	1cb5      	adds	r5, r6, #2
 800db22:	2b00      	cmp	r3, #0
 800db24:	d05b      	beq.n	800dbde <_strtol_l.constprop.0+0xf6>
 800db26:	2b10      	cmp	r3, #16
 800db28:	d109      	bne.n	800db3e <_strtol_l.constprop.0+0x56>
 800db2a:	2c30      	cmp	r4, #48	; 0x30
 800db2c:	d107      	bne.n	800db3e <_strtol_l.constprop.0+0x56>
 800db2e:	782c      	ldrb	r4, [r5, #0]
 800db30:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800db34:	2c58      	cmp	r4, #88	; 0x58
 800db36:	d14d      	bne.n	800dbd4 <_strtol_l.constprop.0+0xec>
 800db38:	786c      	ldrb	r4, [r5, #1]
 800db3a:	2310      	movs	r3, #16
 800db3c:	3502      	adds	r5, #2
 800db3e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800db42:	f108 38ff 	add.w	r8, r8, #4294967295
 800db46:	f04f 0c00 	mov.w	ip, #0
 800db4a:	fbb8 f9f3 	udiv	r9, r8, r3
 800db4e:	4666      	mov	r6, ip
 800db50:	fb03 8a19 	mls	sl, r3, r9, r8
 800db54:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800db58:	f1be 0f09 	cmp.w	lr, #9
 800db5c:	d816      	bhi.n	800db8c <_strtol_l.constprop.0+0xa4>
 800db5e:	4674      	mov	r4, lr
 800db60:	42a3      	cmp	r3, r4
 800db62:	dd24      	ble.n	800dbae <_strtol_l.constprop.0+0xc6>
 800db64:	f1bc 0f00 	cmp.w	ip, #0
 800db68:	db1e      	blt.n	800dba8 <_strtol_l.constprop.0+0xc0>
 800db6a:	45b1      	cmp	r9, r6
 800db6c:	d31c      	bcc.n	800dba8 <_strtol_l.constprop.0+0xc0>
 800db6e:	d101      	bne.n	800db74 <_strtol_l.constprop.0+0x8c>
 800db70:	45a2      	cmp	sl, r4
 800db72:	db19      	blt.n	800dba8 <_strtol_l.constprop.0+0xc0>
 800db74:	fb06 4603 	mla	r6, r6, r3, r4
 800db78:	f04f 0c01 	mov.w	ip, #1
 800db7c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800db80:	e7e8      	b.n	800db54 <_strtol_l.constprop.0+0x6c>
 800db82:	2c2b      	cmp	r4, #43	; 0x2b
 800db84:	bf04      	itt	eq
 800db86:	782c      	ldrbeq	r4, [r5, #0]
 800db88:	1cb5      	addeq	r5, r6, #2
 800db8a:	e7ca      	b.n	800db22 <_strtol_l.constprop.0+0x3a>
 800db8c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800db90:	f1be 0f19 	cmp.w	lr, #25
 800db94:	d801      	bhi.n	800db9a <_strtol_l.constprop.0+0xb2>
 800db96:	3c37      	subs	r4, #55	; 0x37
 800db98:	e7e2      	b.n	800db60 <_strtol_l.constprop.0+0x78>
 800db9a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800db9e:	f1be 0f19 	cmp.w	lr, #25
 800dba2:	d804      	bhi.n	800dbae <_strtol_l.constprop.0+0xc6>
 800dba4:	3c57      	subs	r4, #87	; 0x57
 800dba6:	e7db      	b.n	800db60 <_strtol_l.constprop.0+0x78>
 800dba8:	f04f 3cff 	mov.w	ip, #4294967295
 800dbac:	e7e6      	b.n	800db7c <_strtol_l.constprop.0+0x94>
 800dbae:	f1bc 0f00 	cmp.w	ip, #0
 800dbb2:	da05      	bge.n	800dbc0 <_strtol_l.constprop.0+0xd8>
 800dbb4:	2322      	movs	r3, #34	; 0x22
 800dbb6:	6003      	str	r3, [r0, #0]
 800dbb8:	4646      	mov	r6, r8
 800dbba:	b942      	cbnz	r2, 800dbce <_strtol_l.constprop.0+0xe6>
 800dbbc:	4630      	mov	r0, r6
 800dbbe:	e79e      	b.n	800dafe <_strtol_l.constprop.0+0x16>
 800dbc0:	b107      	cbz	r7, 800dbc4 <_strtol_l.constprop.0+0xdc>
 800dbc2:	4276      	negs	r6, r6
 800dbc4:	2a00      	cmp	r2, #0
 800dbc6:	d0f9      	beq.n	800dbbc <_strtol_l.constprop.0+0xd4>
 800dbc8:	f1bc 0f00 	cmp.w	ip, #0
 800dbcc:	d000      	beq.n	800dbd0 <_strtol_l.constprop.0+0xe8>
 800dbce:	1e69      	subs	r1, r5, #1
 800dbd0:	6011      	str	r1, [r2, #0]
 800dbd2:	e7f3      	b.n	800dbbc <_strtol_l.constprop.0+0xd4>
 800dbd4:	2430      	movs	r4, #48	; 0x30
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d1b1      	bne.n	800db3e <_strtol_l.constprop.0+0x56>
 800dbda:	2308      	movs	r3, #8
 800dbdc:	e7af      	b.n	800db3e <_strtol_l.constprop.0+0x56>
 800dbde:	2c30      	cmp	r4, #48	; 0x30
 800dbe0:	d0a5      	beq.n	800db2e <_strtol_l.constprop.0+0x46>
 800dbe2:	230a      	movs	r3, #10
 800dbe4:	e7ab      	b.n	800db3e <_strtol_l.constprop.0+0x56>
 800dbe6:	bf00      	nop
 800dbe8:	0800f521 	.word	0x0800f521

0800dbec <_strtol_r>:
 800dbec:	f7ff bf7c 	b.w	800dae8 <_strtol_l.constprop.0>

0800dbf0 <_strtoul_l.constprop.0>:
 800dbf0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dbf4:	4f36      	ldr	r7, [pc, #216]	; (800dcd0 <_strtoul_l.constprop.0+0xe0>)
 800dbf6:	4686      	mov	lr, r0
 800dbf8:	460d      	mov	r5, r1
 800dbfa:	4628      	mov	r0, r5
 800dbfc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dc00:	5de6      	ldrb	r6, [r4, r7]
 800dc02:	f016 0608 	ands.w	r6, r6, #8
 800dc06:	d1f8      	bne.n	800dbfa <_strtoul_l.constprop.0+0xa>
 800dc08:	2c2d      	cmp	r4, #45	; 0x2d
 800dc0a:	d12f      	bne.n	800dc6c <_strtoul_l.constprop.0+0x7c>
 800dc0c:	782c      	ldrb	r4, [r5, #0]
 800dc0e:	2601      	movs	r6, #1
 800dc10:	1c85      	adds	r5, r0, #2
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d057      	beq.n	800dcc6 <_strtoul_l.constprop.0+0xd6>
 800dc16:	2b10      	cmp	r3, #16
 800dc18:	d109      	bne.n	800dc2e <_strtoul_l.constprop.0+0x3e>
 800dc1a:	2c30      	cmp	r4, #48	; 0x30
 800dc1c:	d107      	bne.n	800dc2e <_strtoul_l.constprop.0+0x3e>
 800dc1e:	7828      	ldrb	r0, [r5, #0]
 800dc20:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800dc24:	2858      	cmp	r0, #88	; 0x58
 800dc26:	d149      	bne.n	800dcbc <_strtoul_l.constprop.0+0xcc>
 800dc28:	786c      	ldrb	r4, [r5, #1]
 800dc2a:	2310      	movs	r3, #16
 800dc2c:	3502      	adds	r5, #2
 800dc2e:	f04f 38ff 	mov.w	r8, #4294967295
 800dc32:	2700      	movs	r7, #0
 800dc34:	fbb8 f8f3 	udiv	r8, r8, r3
 800dc38:	fb03 f908 	mul.w	r9, r3, r8
 800dc3c:	ea6f 0909 	mvn.w	r9, r9
 800dc40:	4638      	mov	r0, r7
 800dc42:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800dc46:	f1bc 0f09 	cmp.w	ip, #9
 800dc4a:	d814      	bhi.n	800dc76 <_strtoul_l.constprop.0+0x86>
 800dc4c:	4664      	mov	r4, ip
 800dc4e:	42a3      	cmp	r3, r4
 800dc50:	dd22      	ble.n	800dc98 <_strtoul_l.constprop.0+0xa8>
 800dc52:	2f00      	cmp	r7, #0
 800dc54:	db1d      	blt.n	800dc92 <_strtoul_l.constprop.0+0xa2>
 800dc56:	4580      	cmp	r8, r0
 800dc58:	d31b      	bcc.n	800dc92 <_strtoul_l.constprop.0+0xa2>
 800dc5a:	d101      	bne.n	800dc60 <_strtoul_l.constprop.0+0x70>
 800dc5c:	45a1      	cmp	r9, r4
 800dc5e:	db18      	blt.n	800dc92 <_strtoul_l.constprop.0+0xa2>
 800dc60:	fb00 4003 	mla	r0, r0, r3, r4
 800dc64:	2701      	movs	r7, #1
 800dc66:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dc6a:	e7ea      	b.n	800dc42 <_strtoul_l.constprop.0+0x52>
 800dc6c:	2c2b      	cmp	r4, #43	; 0x2b
 800dc6e:	bf04      	itt	eq
 800dc70:	782c      	ldrbeq	r4, [r5, #0]
 800dc72:	1c85      	addeq	r5, r0, #2
 800dc74:	e7cd      	b.n	800dc12 <_strtoul_l.constprop.0+0x22>
 800dc76:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800dc7a:	f1bc 0f19 	cmp.w	ip, #25
 800dc7e:	d801      	bhi.n	800dc84 <_strtoul_l.constprop.0+0x94>
 800dc80:	3c37      	subs	r4, #55	; 0x37
 800dc82:	e7e4      	b.n	800dc4e <_strtoul_l.constprop.0+0x5e>
 800dc84:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800dc88:	f1bc 0f19 	cmp.w	ip, #25
 800dc8c:	d804      	bhi.n	800dc98 <_strtoul_l.constprop.0+0xa8>
 800dc8e:	3c57      	subs	r4, #87	; 0x57
 800dc90:	e7dd      	b.n	800dc4e <_strtoul_l.constprop.0+0x5e>
 800dc92:	f04f 37ff 	mov.w	r7, #4294967295
 800dc96:	e7e6      	b.n	800dc66 <_strtoul_l.constprop.0+0x76>
 800dc98:	2f00      	cmp	r7, #0
 800dc9a:	da07      	bge.n	800dcac <_strtoul_l.constprop.0+0xbc>
 800dc9c:	2322      	movs	r3, #34	; 0x22
 800dc9e:	f8ce 3000 	str.w	r3, [lr]
 800dca2:	f04f 30ff 	mov.w	r0, #4294967295
 800dca6:	b932      	cbnz	r2, 800dcb6 <_strtoul_l.constprop.0+0xc6>
 800dca8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dcac:	b106      	cbz	r6, 800dcb0 <_strtoul_l.constprop.0+0xc0>
 800dcae:	4240      	negs	r0, r0
 800dcb0:	2a00      	cmp	r2, #0
 800dcb2:	d0f9      	beq.n	800dca8 <_strtoul_l.constprop.0+0xb8>
 800dcb4:	b107      	cbz	r7, 800dcb8 <_strtoul_l.constprop.0+0xc8>
 800dcb6:	1e69      	subs	r1, r5, #1
 800dcb8:	6011      	str	r1, [r2, #0]
 800dcba:	e7f5      	b.n	800dca8 <_strtoul_l.constprop.0+0xb8>
 800dcbc:	2430      	movs	r4, #48	; 0x30
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d1b5      	bne.n	800dc2e <_strtoul_l.constprop.0+0x3e>
 800dcc2:	2308      	movs	r3, #8
 800dcc4:	e7b3      	b.n	800dc2e <_strtoul_l.constprop.0+0x3e>
 800dcc6:	2c30      	cmp	r4, #48	; 0x30
 800dcc8:	d0a9      	beq.n	800dc1e <_strtoul_l.constprop.0+0x2e>
 800dcca:	230a      	movs	r3, #10
 800dccc:	e7af      	b.n	800dc2e <_strtoul_l.constprop.0+0x3e>
 800dcce:	bf00      	nop
 800dcd0:	0800f521 	.word	0x0800f521

0800dcd4 <_strtoul_r>:
 800dcd4:	f7ff bf8c 	b.w	800dbf0 <_strtoul_l.constprop.0>

0800dcd8 <__submore>:
 800dcd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcdc:	460c      	mov	r4, r1
 800dcde:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800dce0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dce4:	4299      	cmp	r1, r3
 800dce6:	d11d      	bne.n	800dd24 <__submore+0x4c>
 800dce8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800dcec:	f7ff f854 	bl	800cd98 <_malloc_r>
 800dcf0:	b918      	cbnz	r0, 800dcfa <__submore+0x22>
 800dcf2:	f04f 30ff 	mov.w	r0, #4294967295
 800dcf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dcfe:	63a3      	str	r3, [r4, #56]	; 0x38
 800dd00:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800dd04:	6360      	str	r0, [r4, #52]	; 0x34
 800dd06:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800dd0a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800dd0e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800dd12:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800dd16:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800dd1a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800dd1e:	6020      	str	r0, [r4, #0]
 800dd20:	2000      	movs	r0, #0
 800dd22:	e7e8      	b.n	800dcf6 <__submore+0x1e>
 800dd24:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800dd26:	0077      	lsls	r7, r6, #1
 800dd28:	463a      	mov	r2, r7
 800dd2a:	f000 fb2f 	bl	800e38c <_realloc_r>
 800dd2e:	4605      	mov	r5, r0
 800dd30:	2800      	cmp	r0, #0
 800dd32:	d0de      	beq.n	800dcf2 <__submore+0x1a>
 800dd34:	eb00 0806 	add.w	r8, r0, r6
 800dd38:	4601      	mov	r1, r0
 800dd3a:	4632      	mov	r2, r6
 800dd3c:	4640      	mov	r0, r8
 800dd3e:	f7fc ff87 	bl	800ac50 <memcpy>
 800dd42:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800dd46:	f8c4 8000 	str.w	r8, [r4]
 800dd4a:	e7e9      	b.n	800dd20 <__submore+0x48>

0800dd4c <__swbuf_r>:
 800dd4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd4e:	460e      	mov	r6, r1
 800dd50:	4614      	mov	r4, r2
 800dd52:	4605      	mov	r5, r0
 800dd54:	b118      	cbz	r0, 800dd5e <__swbuf_r+0x12>
 800dd56:	6983      	ldr	r3, [r0, #24]
 800dd58:	b90b      	cbnz	r3, 800dd5e <__swbuf_r+0x12>
 800dd5a:	f000 f9d9 	bl	800e110 <__sinit>
 800dd5e:	4b21      	ldr	r3, [pc, #132]	; (800dde4 <__swbuf_r+0x98>)
 800dd60:	429c      	cmp	r4, r3
 800dd62:	d12b      	bne.n	800ddbc <__swbuf_r+0x70>
 800dd64:	686c      	ldr	r4, [r5, #4]
 800dd66:	69a3      	ldr	r3, [r4, #24]
 800dd68:	60a3      	str	r3, [r4, #8]
 800dd6a:	89a3      	ldrh	r3, [r4, #12]
 800dd6c:	071a      	lsls	r2, r3, #28
 800dd6e:	d52f      	bpl.n	800ddd0 <__swbuf_r+0x84>
 800dd70:	6923      	ldr	r3, [r4, #16]
 800dd72:	b36b      	cbz	r3, 800ddd0 <__swbuf_r+0x84>
 800dd74:	6923      	ldr	r3, [r4, #16]
 800dd76:	6820      	ldr	r0, [r4, #0]
 800dd78:	1ac0      	subs	r0, r0, r3
 800dd7a:	6963      	ldr	r3, [r4, #20]
 800dd7c:	b2f6      	uxtb	r6, r6
 800dd7e:	4283      	cmp	r3, r0
 800dd80:	4637      	mov	r7, r6
 800dd82:	dc04      	bgt.n	800dd8e <__swbuf_r+0x42>
 800dd84:	4621      	mov	r1, r4
 800dd86:	4628      	mov	r0, r5
 800dd88:	f000 f92e 	bl	800dfe8 <_fflush_r>
 800dd8c:	bb30      	cbnz	r0, 800dddc <__swbuf_r+0x90>
 800dd8e:	68a3      	ldr	r3, [r4, #8]
 800dd90:	3b01      	subs	r3, #1
 800dd92:	60a3      	str	r3, [r4, #8]
 800dd94:	6823      	ldr	r3, [r4, #0]
 800dd96:	1c5a      	adds	r2, r3, #1
 800dd98:	6022      	str	r2, [r4, #0]
 800dd9a:	701e      	strb	r6, [r3, #0]
 800dd9c:	6963      	ldr	r3, [r4, #20]
 800dd9e:	3001      	adds	r0, #1
 800dda0:	4283      	cmp	r3, r0
 800dda2:	d004      	beq.n	800ddae <__swbuf_r+0x62>
 800dda4:	89a3      	ldrh	r3, [r4, #12]
 800dda6:	07db      	lsls	r3, r3, #31
 800dda8:	d506      	bpl.n	800ddb8 <__swbuf_r+0x6c>
 800ddaa:	2e0a      	cmp	r6, #10
 800ddac:	d104      	bne.n	800ddb8 <__swbuf_r+0x6c>
 800ddae:	4621      	mov	r1, r4
 800ddb0:	4628      	mov	r0, r5
 800ddb2:	f000 f919 	bl	800dfe8 <_fflush_r>
 800ddb6:	b988      	cbnz	r0, 800dddc <__swbuf_r+0x90>
 800ddb8:	4638      	mov	r0, r7
 800ddba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ddbc:	4b0a      	ldr	r3, [pc, #40]	; (800dde8 <__swbuf_r+0x9c>)
 800ddbe:	429c      	cmp	r4, r3
 800ddc0:	d101      	bne.n	800ddc6 <__swbuf_r+0x7a>
 800ddc2:	68ac      	ldr	r4, [r5, #8]
 800ddc4:	e7cf      	b.n	800dd66 <__swbuf_r+0x1a>
 800ddc6:	4b09      	ldr	r3, [pc, #36]	; (800ddec <__swbuf_r+0xa0>)
 800ddc8:	429c      	cmp	r4, r3
 800ddca:	bf08      	it	eq
 800ddcc:	68ec      	ldreq	r4, [r5, #12]
 800ddce:	e7ca      	b.n	800dd66 <__swbuf_r+0x1a>
 800ddd0:	4621      	mov	r1, r4
 800ddd2:	4628      	mov	r0, r5
 800ddd4:	f000 f80c 	bl	800ddf0 <__swsetup_r>
 800ddd8:	2800      	cmp	r0, #0
 800ddda:	d0cb      	beq.n	800dd74 <__swbuf_r+0x28>
 800dddc:	f04f 37ff 	mov.w	r7, #4294967295
 800dde0:	e7ea      	b.n	800ddb8 <__swbuf_r+0x6c>
 800dde2:	bf00      	nop
 800dde4:	0800f644 	.word	0x0800f644
 800dde8:	0800f664 	.word	0x0800f664
 800ddec:	0800f624 	.word	0x0800f624

0800ddf0 <__swsetup_r>:
 800ddf0:	4b32      	ldr	r3, [pc, #200]	; (800debc <__swsetup_r+0xcc>)
 800ddf2:	b570      	push	{r4, r5, r6, lr}
 800ddf4:	681d      	ldr	r5, [r3, #0]
 800ddf6:	4606      	mov	r6, r0
 800ddf8:	460c      	mov	r4, r1
 800ddfa:	b125      	cbz	r5, 800de06 <__swsetup_r+0x16>
 800ddfc:	69ab      	ldr	r3, [r5, #24]
 800ddfe:	b913      	cbnz	r3, 800de06 <__swsetup_r+0x16>
 800de00:	4628      	mov	r0, r5
 800de02:	f000 f985 	bl	800e110 <__sinit>
 800de06:	4b2e      	ldr	r3, [pc, #184]	; (800dec0 <__swsetup_r+0xd0>)
 800de08:	429c      	cmp	r4, r3
 800de0a:	d10f      	bne.n	800de2c <__swsetup_r+0x3c>
 800de0c:	686c      	ldr	r4, [r5, #4]
 800de0e:	89a3      	ldrh	r3, [r4, #12]
 800de10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800de14:	0719      	lsls	r1, r3, #28
 800de16:	d42c      	bmi.n	800de72 <__swsetup_r+0x82>
 800de18:	06dd      	lsls	r5, r3, #27
 800de1a:	d411      	bmi.n	800de40 <__swsetup_r+0x50>
 800de1c:	2309      	movs	r3, #9
 800de1e:	6033      	str	r3, [r6, #0]
 800de20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800de24:	81a3      	strh	r3, [r4, #12]
 800de26:	f04f 30ff 	mov.w	r0, #4294967295
 800de2a:	e03e      	b.n	800deaa <__swsetup_r+0xba>
 800de2c:	4b25      	ldr	r3, [pc, #148]	; (800dec4 <__swsetup_r+0xd4>)
 800de2e:	429c      	cmp	r4, r3
 800de30:	d101      	bne.n	800de36 <__swsetup_r+0x46>
 800de32:	68ac      	ldr	r4, [r5, #8]
 800de34:	e7eb      	b.n	800de0e <__swsetup_r+0x1e>
 800de36:	4b24      	ldr	r3, [pc, #144]	; (800dec8 <__swsetup_r+0xd8>)
 800de38:	429c      	cmp	r4, r3
 800de3a:	bf08      	it	eq
 800de3c:	68ec      	ldreq	r4, [r5, #12]
 800de3e:	e7e6      	b.n	800de0e <__swsetup_r+0x1e>
 800de40:	0758      	lsls	r0, r3, #29
 800de42:	d512      	bpl.n	800de6a <__swsetup_r+0x7a>
 800de44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800de46:	b141      	cbz	r1, 800de5a <__swsetup_r+0x6a>
 800de48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800de4c:	4299      	cmp	r1, r3
 800de4e:	d002      	beq.n	800de56 <__swsetup_r+0x66>
 800de50:	4630      	mov	r0, r6
 800de52:	f7fe ff35 	bl	800ccc0 <_free_r>
 800de56:	2300      	movs	r3, #0
 800de58:	6363      	str	r3, [r4, #52]	; 0x34
 800de5a:	89a3      	ldrh	r3, [r4, #12]
 800de5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800de60:	81a3      	strh	r3, [r4, #12]
 800de62:	2300      	movs	r3, #0
 800de64:	6063      	str	r3, [r4, #4]
 800de66:	6923      	ldr	r3, [r4, #16]
 800de68:	6023      	str	r3, [r4, #0]
 800de6a:	89a3      	ldrh	r3, [r4, #12]
 800de6c:	f043 0308 	orr.w	r3, r3, #8
 800de70:	81a3      	strh	r3, [r4, #12]
 800de72:	6923      	ldr	r3, [r4, #16]
 800de74:	b94b      	cbnz	r3, 800de8a <__swsetup_r+0x9a>
 800de76:	89a3      	ldrh	r3, [r4, #12]
 800de78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800de7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800de80:	d003      	beq.n	800de8a <__swsetup_r+0x9a>
 800de82:	4621      	mov	r1, r4
 800de84:	4630      	mov	r0, r6
 800de86:	f000 fa09 	bl	800e29c <__smakebuf_r>
 800de8a:	89a0      	ldrh	r0, [r4, #12]
 800de8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800de90:	f010 0301 	ands.w	r3, r0, #1
 800de94:	d00a      	beq.n	800deac <__swsetup_r+0xbc>
 800de96:	2300      	movs	r3, #0
 800de98:	60a3      	str	r3, [r4, #8]
 800de9a:	6963      	ldr	r3, [r4, #20]
 800de9c:	425b      	negs	r3, r3
 800de9e:	61a3      	str	r3, [r4, #24]
 800dea0:	6923      	ldr	r3, [r4, #16]
 800dea2:	b943      	cbnz	r3, 800deb6 <__swsetup_r+0xc6>
 800dea4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dea8:	d1ba      	bne.n	800de20 <__swsetup_r+0x30>
 800deaa:	bd70      	pop	{r4, r5, r6, pc}
 800deac:	0781      	lsls	r1, r0, #30
 800deae:	bf58      	it	pl
 800deb0:	6963      	ldrpl	r3, [r4, #20]
 800deb2:	60a3      	str	r3, [r4, #8]
 800deb4:	e7f4      	b.n	800dea0 <__swsetup_r+0xb0>
 800deb6:	2000      	movs	r0, #0
 800deb8:	e7f7      	b.n	800deaa <__swsetup_r+0xba>
 800deba:	bf00      	nop
 800debc:	20000020 	.word	0x20000020
 800dec0:	0800f644 	.word	0x0800f644
 800dec4:	0800f664 	.word	0x0800f664
 800dec8:	0800f624 	.word	0x0800f624

0800decc <abort>:
 800decc:	b508      	push	{r3, lr}
 800dece:	2006      	movs	r0, #6
 800ded0:	f000 fab4 	bl	800e43c <raise>
 800ded4:	2001      	movs	r0, #1
 800ded6:	f7f4 fe4d 	bl	8002b74 <_exit>
	...

0800dedc <__sflush_r>:
 800dedc:	898a      	ldrh	r2, [r1, #12]
 800dede:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dee2:	4605      	mov	r5, r0
 800dee4:	0710      	lsls	r0, r2, #28
 800dee6:	460c      	mov	r4, r1
 800dee8:	d458      	bmi.n	800df9c <__sflush_r+0xc0>
 800deea:	684b      	ldr	r3, [r1, #4]
 800deec:	2b00      	cmp	r3, #0
 800deee:	dc05      	bgt.n	800defc <__sflush_r+0x20>
 800def0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800def2:	2b00      	cmp	r3, #0
 800def4:	dc02      	bgt.n	800defc <__sflush_r+0x20>
 800def6:	2000      	movs	r0, #0
 800def8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800defc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800defe:	2e00      	cmp	r6, #0
 800df00:	d0f9      	beq.n	800def6 <__sflush_r+0x1a>
 800df02:	2300      	movs	r3, #0
 800df04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800df08:	682f      	ldr	r7, [r5, #0]
 800df0a:	602b      	str	r3, [r5, #0]
 800df0c:	d032      	beq.n	800df74 <__sflush_r+0x98>
 800df0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800df10:	89a3      	ldrh	r3, [r4, #12]
 800df12:	075a      	lsls	r2, r3, #29
 800df14:	d505      	bpl.n	800df22 <__sflush_r+0x46>
 800df16:	6863      	ldr	r3, [r4, #4]
 800df18:	1ac0      	subs	r0, r0, r3
 800df1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800df1c:	b10b      	cbz	r3, 800df22 <__sflush_r+0x46>
 800df1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800df20:	1ac0      	subs	r0, r0, r3
 800df22:	2300      	movs	r3, #0
 800df24:	4602      	mov	r2, r0
 800df26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800df28:	6a21      	ldr	r1, [r4, #32]
 800df2a:	4628      	mov	r0, r5
 800df2c:	47b0      	blx	r6
 800df2e:	1c43      	adds	r3, r0, #1
 800df30:	89a3      	ldrh	r3, [r4, #12]
 800df32:	d106      	bne.n	800df42 <__sflush_r+0x66>
 800df34:	6829      	ldr	r1, [r5, #0]
 800df36:	291d      	cmp	r1, #29
 800df38:	d82c      	bhi.n	800df94 <__sflush_r+0xb8>
 800df3a:	4a2a      	ldr	r2, [pc, #168]	; (800dfe4 <__sflush_r+0x108>)
 800df3c:	40ca      	lsrs	r2, r1
 800df3e:	07d6      	lsls	r6, r2, #31
 800df40:	d528      	bpl.n	800df94 <__sflush_r+0xb8>
 800df42:	2200      	movs	r2, #0
 800df44:	6062      	str	r2, [r4, #4]
 800df46:	04d9      	lsls	r1, r3, #19
 800df48:	6922      	ldr	r2, [r4, #16]
 800df4a:	6022      	str	r2, [r4, #0]
 800df4c:	d504      	bpl.n	800df58 <__sflush_r+0x7c>
 800df4e:	1c42      	adds	r2, r0, #1
 800df50:	d101      	bne.n	800df56 <__sflush_r+0x7a>
 800df52:	682b      	ldr	r3, [r5, #0]
 800df54:	b903      	cbnz	r3, 800df58 <__sflush_r+0x7c>
 800df56:	6560      	str	r0, [r4, #84]	; 0x54
 800df58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800df5a:	602f      	str	r7, [r5, #0]
 800df5c:	2900      	cmp	r1, #0
 800df5e:	d0ca      	beq.n	800def6 <__sflush_r+0x1a>
 800df60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800df64:	4299      	cmp	r1, r3
 800df66:	d002      	beq.n	800df6e <__sflush_r+0x92>
 800df68:	4628      	mov	r0, r5
 800df6a:	f7fe fea9 	bl	800ccc0 <_free_r>
 800df6e:	2000      	movs	r0, #0
 800df70:	6360      	str	r0, [r4, #52]	; 0x34
 800df72:	e7c1      	b.n	800def8 <__sflush_r+0x1c>
 800df74:	6a21      	ldr	r1, [r4, #32]
 800df76:	2301      	movs	r3, #1
 800df78:	4628      	mov	r0, r5
 800df7a:	47b0      	blx	r6
 800df7c:	1c41      	adds	r1, r0, #1
 800df7e:	d1c7      	bne.n	800df10 <__sflush_r+0x34>
 800df80:	682b      	ldr	r3, [r5, #0]
 800df82:	2b00      	cmp	r3, #0
 800df84:	d0c4      	beq.n	800df10 <__sflush_r+0x34>
 800df86:	2b1d      	cmp	r3, #29
 800df88:	d001      	beq.n	800df8e <__sflush_r+0xb2>
 800df8a:	2b16      	cmp	r3, #22
 800df8c:	d101      	bne.n	800df92 <__sflush_r+0xb6>
 800df8e:	602f      	str	r7, [r5, #0]
 800df90:	e7b1      	b.n	800def6 <__sflush_r+0x1a>
 800df92:	89a3      	ldrh	r3, [r4, #12]
 800df94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df98:	81a3      	strh	r3, [r4, #12]
 800df9a:	e7ad      	b.n	800def8 <__sflush_r+0x1c>
 800df9c:	690f      	ldr	r7, [r1, #16]
 800df9e:	2f00      	cmp	r7, #0
 800dfa0:	d0a9      	beq.n	800def6 <__sflush_r+0x1a>
 800dfa2:	0793      	lsls	r3, r2, #30
 800dfa4:	680e      	ldr	r6, [r1, #0]
 800dfa6:	bf08      	it	eq
 800dfa8:	694b      	ldreq	r3, [r1, #20]
 800dfaa:	600f      	str	r7, [r1, #0]
 800dfac:	bf18      	it	ne
 800dfae:	2300      	movne	r3, #0
 800dfb0:	eba6 0807 	sub.w	r8, r6, r7
 800dfb4:	608b      	str	r3, [r1, #8]
 800dfb6:	f1b8 0f00 	cmp.w	r8, #0
 800dfba:	dd9c      	ble.n	800def6 <__sflush_r+0x1a>
 800dfbc:	6a21      	ldr	r1, [r4, #32]
 800dfbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dfc0:	4643      	mov	r3, r8
 800dfc2:	463a      	mov	r2, r7
 800dfc4:	4628      	mov	r0, r5
 800dfc6:	47b0      	blx	r6
 800dfc8:	2800      	cmp	r0, #0
 800dfca:	dc06      	bgt.n	800dfda <__sflush_r+0xfe>
 800dfcc:	89a3      	ldrh	r3, [r4, #12]
 800dfce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dfd2:	81a3      	strh	r3, [r4, #12]
 800dfd4:	f04f 30ff 	mov.w	r0, #4294967295
 800dfd8:	e78e      	b.n	800def8 <__sflush_r+0x1c>
 800dfda:	4407      	add	r7, r0
 800dfdc:	eba8 0800 	sub.w	r8, r8, r0
 800dfe0:	e7e9      	b.n	800dfb6 <__sflush_r+0xda>
 800dfe2:	bf00      	nop
 800dfe4:	20400001 	.word	0x20400001

0800dfe8 <_fflush_r>:
 800dfe8:	b538      	push	{r3, r4, r5, lr}
 800dfea:	690b      	ldr	r3, [r1, #16]
 800dfec:	4605      	mov	r5, r0
 800dfee:	460c      	mov	r4, r1
 800dff0:	b913      	cbnz	r3, 800dff8 <_fflush_r+0x10>
 800dff2:	2500      	movs	r5, #0
 800dff4:	4628      	mov	r0, r5
 800dff6:	bd38      	pop	{r3, r4, r5, pc}
 800dff8:	b118      	cbz	r0, 800e002 <_fflush_r+0x1a>
 800dffa:	6983      	ldr	r3, [r0, #24]
 800dffc:	b90b      	cbnz	r3, 800e002 <_fflush_r+0x1a>
 800dffe:	f000 f887 	bl	800e110 <__sinit>
 800e002:	4b14      	ldr	r3, [pc, #80]	; (800e054 <_fflush_r+0x6c>)
 800e004:	429c      	cmp	r4, r3
 800e006:	d11b      	bne.n	800e040 <_fflush_r+0x58>
 800e008:	686c      	ldr	r4, [r5, #4]
 800e00a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d0ef      	beq.n	800dff2 <_fflush_r+0xa>
 800e012:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e014:	07d0      	lsls	r0, r2, #31
 800e016:	d404      	bmi.n	800e022 <_fflush_r+0x3a>
 800e018:	0599      	lsls	r1, r3, #22
 800e01a:	d402      	bmi.n	800e022 <_fflush_r+0x3a>
 800e01c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e01e:	f000 f915 	bl	800e24c <__retarget_lock_acquire_recursive>
 800e022:	4628      	mov	r0, r5
 800e024:	4621      	mov	r1, r4
 800e026:	f7ff ff59 	bl	800dedc <__sflush_r>
 800e02a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e02c:	07da      	lsls	r2, r3, #31
 800e02e:	4605      	mov	r5, r0
 800e030:	d4e0      	bmi.n	800dff4 <_fflush_r+0xc>
 800e032:	89a3      	ldrh	r3, [r4, #12]
 800e034:	059b      	lsls	r3, r3, #22
 800e036:	d4dd      	bmi.n	800dff4 <_fflush_r+0xc>
 800e038:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e03a:	f000 f908 	bl	800e24e <__retarget_lock_release_recursive>
 800e03e:	e7d9      	b.n	800dff4 <_fflush_r+0xc>
 800e040:	4b05      	ldr	r3, [pc, #20]	; (800e058 <_fflush_r+0x70>)
 800e042:	429c      	cmp	r4, r3
 800e044:	d101      	bne.n	800e04a <_fflush_r+0x62>
 800e046:	68ac      	ldr	r4, [r5, #8]
 800e048:	e7df      	b.n	800e00a <_fflush_r+0x22>
 800e04a:	4b04      	ldr	r3, [pc, #16]	; (800e05c <_fflush_r+0x74>)
 800e04c:	429c      	cmp	r4, r3
 800e04e:	bf08      	it	eq
 800e050:	68ec      	ldreq	r4, [r5, #12]
 800e052:	e7da      	b.n	800e00a <_fflush_r+0x22>
 800e054:	0800f644 	.word	0x0800f644
 800e058:	0800f664 	.word	0x0800f664
 800e05c:	0800f624 	.word	0x0800f624

0800e060 <std>:
 800e060:	2300      	movs	r3, #0
 800e062:	b510      	push	{r4, lr}
 800e064:	4604      	mov	r4, r0
 800e066:	e9c0 3300 	strd	r3, r3, [r0]
 800e06a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e06e:	6083      	str	r3, [r0, #8]
 800e070:	8181      	strh	r1, [r0, #12]
 800e072:	6643      	str	r3, [r0, #100]	; 0x64
 800e074:	81c2      	strh	r2, [r0, #14]
 800e076:	6183      	str	r3, [r0, #24]
 800e078:	4619      	mov	r1, r3
 800e07a:	2208      	movs	r2, #8
 800e07c:	305c      	adds	r0, #92	; 0x5c
 800e07e:	f7fc fdf5 	bl	800ac6c <memset>
 800e082:	4b05      	ldr	r3, [pc, #20]	; (800e098 <std+0x38>)
 800e084:	6263      	str	r3, [r4, #36]	; 0x24
 800e086:	4b05      	ldr	r3, [pc, #20]	; (800e09c <std+0x3c>)
 800e088:	62a3      	str	r3, [r4, #40]	; 0x28
 800e08a:	4b05      	ldr	r3, [pc, #20]	; (800e0a0 <std+0x40>)
 800e08c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e08e:	4b05      	ldr	r3, [pc, #20]	; (800e0a4 <std+0x44>)
 800e090:	6224      	str	r4, [r4, #32]
 800e092:	6323      	str	r3, [r4, #48]	; 0x30
 800e094:	bd10      	pop	{r4, pc}
 800e096:	bf00      	nop
 800e098:	0800b651 	.word	0x0800b651
 800e09c:	0800b677 	.word	0x0800b677
 800e0a0:	0800b6af 	.word	0x0800b6af
 800e0a4:	0800b6d3 	.word	0x0800b6d3

0800e0a8 <_cleanup_r>:
 800e0a8:	4901      	ldr	r1, [pc, #4]	; (800e0b0 <_cleanup_r+0x8>)
 800e0aa:	f000 b8af 	b.w	800e20c <_fwalk_reent>
 800e0ae:	bf00      	nop
 800e0b0:	0800dfe9 	.word	0x0800dfe9

0800e0b4 <__sfmoreglue>:
 800e0b4:	b570      	push	{r4, r5, r6, lr}
 800e0b6:	2268      	movs	r2, #104	; 0x68
 800e0b8:	1e4d      	subs	r5, r1, #1
 800e0ba:	4355      	muls	r5, r2
 800e0bc:	460e      	mov	r6, r1
 800e0be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e0c2:	f7fe fe69 	bl	800cd98 <_malloc_r>
 800e0c6:	4604      	mov	r4, r0
 800e0c8:	b140      	cbz	r0, 800e0dc <__sfmoreglue+0x28>
 800e0ca:	2100      	movs	r1, #0
 800e0cc:	e9c0 1600 	strd	r1, r6, [r0]
 800e0d0:	300c      	adds	r0, #12
 800e0d2:	60a0      	str	r0, [r4, #8]
 800e0d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e0d8:	f7fc fdc8 	bl	800ac6c <memset>
 800e0dc:	4620      	mov	r0, r4
 800e0de:	bd70      	pop	{r4, r5, r6, pc}

0800e0e0 <__sfp_lock_acquire>:
 800e0e0:	4801      	ldr	r0, [pc, #4]	; (800e0e8 <__sfp_lock_acquire+0x8>)
 800e0e2:	f000 b8b3 	b.w	800e24c <__retarget_lock_acquire_recursive>
 800e0e6:	bf00      	nop
 800e0e8:	200052f9 	.word	0x200052f9

0800e0ec <__sfp_lock_release>:
 800e0ec:	4801      	ldr	r0, [pc, #4]	; (800e0f4 <__sfp_lock_release+0x8>)
 800e0ee:	f000 b8ae 	b.w	800e24e <__retarget_lock_release_recursive>
 800e0f2:	bf00      	nop
 800e0f4:	200052f9 	.word	0x200052f9

0800e0f8 <__sinit_lock_acquire>:
 800e0f8:	4801      	ldr	r0, [pc, #4]	; (800e100 <__sinit_lock_acquire+0x8>)
 800e0fa:	f000 b8a7 	b.w	800e24c <__retarget_lock_acquire_recursive>
 800e0fe:	bf00      	nop
 800e100:	200052fa 	.word	0x200052fa

0800e104 <__sinit_lock_release>:
 800e104:	4801      	ldr	r0, [pc, #4]	; (800e10c <__sinit_lock_release+0x8>)
 800e106:	f000 b8a2 	b.w	800e24e <__retarget_lock_release_recursive>
 800e10a:	bf00      	nop
 800e10c:	200052fa 	.word	0x200052fa

0800e110 <__sinit>:
 800e110:	b510      	push	{r4, lr}
 800e112:	4604      	mov	r4, r0
 800e114:	f7ff fff0 	bl	800e0f8 <__sinit_lock_acquire>
 800e118:	69a3      	ldr	r3, [r4, #24]
 800e11a:	b11b      	cbz	r3, 800e124 <__sinit+0x14>
 800e11c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e120:	f7ff bff0 	b.w	800e104 <__sinit_lock_release>
 800e124:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e128:	6523      	str	r3, [r4, #80]	; 0x50
 800e12a:	4b13      	ldr	r3, [pc, #76]	; (800e178 <__sinit+0x68>)
 800e12c:	4a13      	ldr	r2, [pc, #76]	; (800e17c <__sinit+0x6c>)
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	62a2      	str	r2, [r4, #40]	; 0x28
 800e132:	42a3      	cmp	r3, r4
 800e134:	bf04      	itt	eq
 800e136:	2301      	moveq	r3, #1
 800e138:	61a3      	streq	r3, [r4, #24]
 800e13a:	4620      	mov	r0, r4
 800e13c:	f000 f820 	bl	800e180 <__sfp>
 800e140:	6060      	str	r0, [r4, #4]
 800e142:	4620      	mov	r0, r4
 800e144:	f000 f81c 	bl	800e180 <__sfp>
 800e148:	60a0      	str	r0, [r4, #8]
 800e14a:	4620      	mov	r0, r4
 800e14c:	f000 f818 	bl	800e180 <__sfp>
 800e150:	2200      	movs	r2, #0
 800e152:	60e0      	str	r0, [r4, #12]
 800e154:	2104      	movs	r1, #4
 800e156:	6860      	ldr	r0, [r4, #4]
 800e158:	f7ff ff82 	bl	800e060 <std>
 800e15c:	68a0      	ldr	r0, [r4, #8]
 800e15e:	2201      	movs	r2, #1
 800e160:	2109      	movs	r1, #9
 800e162:	f7ff ff7d 	bl	800e060 <std>
 800e166:	68e0      	ldr	r0, [r4, #12]
 800e168:	2202      	movs	r2, #2
 800e16a:	2112      	movs	r1, #18
 800e16c:	f7ff ff78 	bl	800e060 <std>
 800e170:	2301      	movs	r3, #1
 800e172:	61a3      	str	r3, [r4, #24]
 800e174:	e7d2      	b.n	800e11c <__sinit+0xc>
 800e176:	bf00      	nop
 800e178:	0800f23c 	.word	0x0800f23c
 800e17c:	0800e0a9 	.word	0x0800e0a9

0800e180 <__sfp>:
 800e180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e182:	4607      	mov	r7, r0
 800e184:	f7ff ffac 	bl	800e0e0 <__sfp_lock_acquire>
 800e188:	4b1e      	ldr	r3, [pc, #120]	; (800e204 <__sfp+0x84>)
 800e18a:	681e      	ldr	r6, [r3, #0]
 800e18c:	69b3      	ldr	r3, [r6, #24]
 800e18e:	b913      	cbnz	r3, 800e196 <__sfp+0x16>
 800e190:	4630      	mov	r0, r6
 800e192:	f7ff ffbd 	bl	800e110 <__sinit>
 800e196:	3648      	adds	r6, #72	; 0x48
 800e198:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e19c:	3b01      	subs	r3, #1
 800e19e:	d503      	bpl.n	800e1a8 <__sfp+0x28>
 800e1a0:	6833      	ldr	r3, [r6, #0]
 800e1a2:	b30b      	cbz	r3, 800e1e8 <__sfp+0x68>
 800e1a4:	6836      	ldr	r6, [r6, #0]
 800e1a6:	e7f7      	b.n	800e198 <__sfp+0x18>
 800e1a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e1ac:	b9d5      	cbnz	r5, 800e1e4 <__sfp+0x64>
 800e1ae:	4b16      	ldr	r3, [pc, #88]	; (800e208 <__sfp+0x88>)
 800e1b0:	60e3      	str	r3, [r4, #12]
 800e1b2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e1b6:	6665      	str	r5, [r4, #100]	; 0x64
 800e1b8:	f000 f847 	bl	800e24a <__retarget_lock_init_recursive>
 800e1bc:	f7ff ff96 	bl	800e0ec <__sfp_lock_release>
 800e1c0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e1c4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e1c8:	6025      	str	r5, [r4, #0]
 800e1ca:	61a5      	str	r5, [r4, #24]
 800e1cc:	2208      	movs	r2, #8
 800e1ce:	4629      	mov	r1, r5
 800e1d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e1d4:	f7fc fd4a 	bl	800ac6c <memset>
 800e1d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e1dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e1e0:	4620      	mov	r0, r4
 800e1e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e1e4:	3468      	adds	r4, #104	; 0x68
 800e1e6:	e7d9      	b.n	800e19c <__sfp+0x1c>
 800e1e8:	2104      	movs	r1, #4
 800e1ea:	4638      	mov	r0, r7
 800e1ec:	f7ff ff62 	bl	800e0b4 <__sfmoreglue>
 800e1f0:	4604      	mov	r4, r0
 800e1f2:	6030      	str	r0, [r6, #0]
 800e1f4:	2800      	cmp	r0, #0
 800e1f6:	d1d5      	bne.n	800e1a4 <__sfp+0x24>
 800e1f8:	f7ff ff78 	bl	800e0ec <__sfp_lock_release>
 800e1fc:	230c      	movs	r3, #12
 800e1fe:	603b      	str	r3, [r7, #0]
 800e200:	e7ee      	b.n	800e1e0 <__sfp+0x60>
 800e202:	bf00      	nop
 800e204:	0800f23c 	.word	0x0800f23c
 800e208:	ffff0001 	.word	0xffff0001

0800e20c <_fwalk_reent>:
 800e20c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e210:	4606      	mov	r6, r0
 800e212:	4688      	mov	r8, r1
 800e214:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e218:	2700      	movs	r7, #0
 800e21a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e21e:	f1b9 0901 	subs.w	r9, r9, #1
 800e222:	d505      	bpl.n	800e230 <_fwalk_reent+0x24>
 800e224:	6824      	ldr	r4, [r4, #0]
 800e226:	2c00      	cmp	r4, #0
 800e228:	d1f7      	bne.n	800e21a <_fwalk_reent+0xe>
 800e22a:	4638      	mov	r0, r7
 800e22c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e230:	89ab      	ldrh	r3, [r5, #12]
 800e232:	2b01      	cmp	r3, #1
 800e234:	d907      	bls.n	800e246 <_fwalk_reent+0x3a>
 800e236:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e23a:	3301      	adds	r3, #1
 800e23c:	d003      	beq.n	800e246 <_fwalk_reent+0x3a>
 800e23e:	4629      	mov	r1, r5
 800e240:	4630      	mov	r0, r6
 800e242:	47c0      	blx	r8
 800e244:	4307      	orrs	r7, r0
 800e246:	3568      	adds	r5, #104	; 0x68
 800e248:	e7e9      	b.n	800e21e <_fwalk_reent+0x12>

0800e24a <__retarget_lock_init_recursive>:
 800e24a:	4770      	bx	lr

0800e24c <__retarget_lock_acquire_recursive>:
 800e24c:	4770      	bx	lr

0800e24e <__retarget_lock_release_recursive>:
 800e24e:	4770      	bx	lr

0800e250 <__swhatbuf_r>:
 800e250:	b570      	push	{r4, r5, r6, lr}
 800e252:	460e      	mov	r6, r1
 800e254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e258:	2900      	cmp	r1, #0
 800e25a:	b096      	sub	sp, #88	; 0x58
 800e25c:	4614      	mov	r4, r2
 800e25e:	461d      	mov	r5, r3
 800e260:	da08      	bge.n	800e274 <__swhatbuf_r+0x24>
 800e262:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e266:	2200      	movs	r2, #0
 800e268:	602a      	str	r2, [r5, #0]
 800e26a:	061a      	lsls	r2, r3, #24
 800e26c:	d410      	bmi.n	800e290 <__swhatbuf_r+0x40>
 800e26e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e272:	e00e      	b.n	800e292 <__swhatbuf_r+0x42>
 800e274:	466a      	mov	r2, sp
 800e276:	f000 f90b 	bl	800e490 <_fstat_r>
 800e27a:	2800      	cmp	r0, #0
 800e27c:	dbf1      	blt.n	800e262 <__swhatbuf_r+0x12>
 800e27e:	9a01      	ldr	r2, [sp, #4]
 800e280:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e284:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e288:	425a      	negs	r2, r3
 800e28a:	415a      	adcs	r2, r3
 800e28c:	602a      	str	r2, [r5, #0]
 800e28e:	e7ee      	b.n	800e26e <__swhatbuf_r+0x1e>
 800e290:	2340      	movs	r3, #64	; 0x40
 800e292:	2000      	movs	r0, #0
 800e294:	6023      	str	r3, [r4, #0]
 800e296:	b016      	add	sp, #88	; 0x58
 800e298:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e29c <__smakebuf_r>:
 800e29c:	898b      	ldrh	r3, [r1, #12]
 800e29e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e2a0:	079d      	lsls	r5, r3, #30
 800e2a2:	4606      	mov	r6, r0
 800e2a4:	460c      	mov	r4, r1
 800e2a6:	d507      	bpl.n	800e2b8 <__smakebuf_r+0x1c>
 800e2a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e2ac:	6023      	str	r3, [r4, #0]
 800e2ae:	6123      	str	r3, [r4, #16]
 800e2b0:	2301      	movs	r3, #1
 800e2b2:	6163      	str	r3, [r4, #20]
 800e2b4:	b002      	add	sp, #8
 800e2b6:	bd70      	pop	{r4, r5, r6, pc}
 800e2b8:	ab01      	add	r3, sp, #4
 800e2ba:	466a      	mov	r2, sp
 800e2bc:	f7ff ffc8 	bl	800e250 <__swhatbuf_r>
 800e2c0:	9900      	ldr	r1, [sp, #0]
 800e2c2:	4605      	mov	r5, r0
 800e2c4:	4630      	mov	r0, r6
 800e2c6:	f7fe fd67 	bl	800cd98 <_malloc_r>
 800e2ca:	b948      	cbnz	r0, 800e2e0 <__smakebuf_r+0x44>
 800e2cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e2d0:	059a      	lsls	r2, r3, #22
 800e2d2:	d4ef      	bmi.n	800e2b4 <__smakebuf_r+0x18>
 800e2d4:	f023 0303 	bic.w	r3, r3, #3
 800e2d8:	f043 0302 	orr.w	r3, r3, #2
 800e2dc:	81a3      	strh	r3, [r4, #12]
 800e2de:	e7e3      	b.n	800e2a8 <__smakebuf_r+0xc>
 800e2e0:	4b0d      	ldr	r3, [pc, #52]	; (800e318 <__smakebuf_r+0x7c>)
 800e2e2:	62b3      	str	r3, [r6, #40]	; 0x28
 800e2e4:	89a3      	ldrh	r3, [r4, #12]
 800e2e6:	6020      	str	r0, [r4, #0]
 800e2e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e2ec:	81a3      	strh	r3, [r4, #12]
 800e2ee:	9b00      	ldr	r3, [sp, #0]
 800e2f0:	6163      	str	r3, [r4, #20]
 800e2f2:	9b01      	ldr	r3, [sp, #4]
 800e2f4:	6120      	str	r0, [r4, #16]
 800e2f6:	b15b      	cbz	r3, 800e310 <__smakebuf_r+0x74>
 800e2f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e2fc:	4630      	mov	r0, r6
 800e2fe:	f000 f8d9 	bl	800e4b4 <_isatty_r>
 800e302:	b128      	cbz	r0, 800e310 <__smakebuf_r+0x74>
 800e304:	89a3      	ldrh	r3, [r4, #12]
 800e306:	f023 0303 	bic.w	r3, r3, #3
 800e30a:	f043 0301 	orr.w	r3, r3, #1
 800e30e:	81a3      	strh	r3, [r4, #12]
 800e310:	89a0      	ldrh	r0, [r4, #12]
 800e312:	4305      	orrs	r5, r0
 800e314:	81a5      	strh	r5, [r4, #12]
 800e316:	e7cd      	b.n	800e2b4 <__smakebuf_r+0x18>
 800e318:	0800e0a9 	.word	0x0800e0a9

0800e31c <__ascii_mbtowc>:
 800e31c:	b082      	sub	sp, #8
 800e31e:	b901      	cbnz	r1, 800e322 <__ascii_mbtowc+0x6>
 800e320:	a901      	add	r1, sp, #4
 800e322:	b142      	cbz	r2, 800e336 <__ascii_mbtowc+0x1a>
 800e324:	b14b      	cbz	r3, 800e33a <__ascii_mbtowc+0x1e>
 800e326:	7813      	ldrb	r3, [r2, #0]
 800e328:	600b      	str	r3, [r1, #0]
 800e32a:	7812      	ldrb	r2, [r2, #0]
 800e32c:	1e10      	subs	r0, r2, #0
 800e32e:	bf18      	it	ne
 800e330:	2001      	movne	r0, #1
 800e332:	b002      	add	sp, #8
 800e334:	4770      	bx	lr
 800e336:	4610      	mov	r0, r2
 800e338:	e7fb      	b.n	800e332 <__ascii_mbtowc+0x16>
 800e33a:	f06f 0001 	mvn.w	r0, #1
 800e33e:	e7f8      	b.n	800e332 <__ascii_mbtowc+0x16>

0800e340 <memmove>:
 800e340:	4288      	cmp	r0, r1
 800e342:	b510      	push	{r4, lr}
 800e344:	eb01 0402 	add.w	r4, r1, r2
 800e348:	d902      	bls.n	800e350 <memmove+0x10>
 800e34a:	4284      	cmp	r4, r0
 800e34c:	4623      	mov	r3, r4
 800e34e:	d807      	bhi.n	800e360 <memmove+0x20>
 800e350:	1e43      	subs	r3, r0, #1
 800e352:	42a1      	cmp	r1, r4
 800e354:	d008      	beq.n	800e368 <memmove+0x28>
 800e356:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e35a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e35e:	e7f8      	b.n	800e352 <memmove+0x12>
 800e360:	4402      	add	r2, r0
 800e362:	4601      	mov	r1, r0
 800e364:	428a      	cmp	r2, r1
 800e366:	d100      	bne.n	800e36a <memmove+0x2a>
 800e368:	bd10      	pop	{r4, pc}
 800e36a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e36e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e372:	e7f7      	b.n	800e364 <memmove+0x24>

0800e374 <__malloc_lock>:
 800e374:	4801      	ldr	r0, [pc, #4]	; (800e37c <__malloc_lock+0x8>)
 800e376:	f7ff bf69 	b.w	800e24c <__retarget_lock_acquire_recursive>
 800e37a:	bf00      	nop
 800e37c:	200052f8 	.word	0x200052f8

0800e380 <__malloc_unlock>:
 800e380:	4801      	ldr	r0, [pc, #4]	; (800e388 <__malloc_unlock+0x8>)
 800e382:	f7ff bf64 	b.w	800e24e <__retarget_lock_release_recursive>
 800e386:	bf00      	nop
 800e388:	200052f8 	.word	0x200052f8

0800e38c <_realloc_r>:
 800e38c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e390:	4680      	mov	r8, r0
 800e392:	4614      	mov	r4, r2
 800e394:	460e      	mov	r6, r1
 800e396:	b921      	cbnz	r1, 800e3a2 <_realloc_r+0x16>
 800e398:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e39c:	4611      	mov	r1, r2
 800e39e:	f7fe bcfb 	b.w	800cd98 <_malloc_r>
 800e3a2:	b92a      	cbnz	r2, 800e3b0 <_realloc_r+0x24>
 800e3a4:	f7fe fc8c 	bl	800ccc0 <_free_r>
 800e3a8:	4625      	mov	r5, r4
 800e3aa:	4628      	mov	r0, r5
 800e3ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3b0:	f000 f890 	bl	800e4d4 <_malloc_usable_size_r>
 800e3b4:	4284      	cmp	r4, r0
 800e3b6:	4607      	mov	r7, r0
 800e3b8:	d802      	bhi.n	800e3c0 <_realloc_r+0x34>
 800e3ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e3be:	d812      	bhi.n	800e3e6 <_realloc_r+0x5a>
 800e3c0:	4621      	mov	r1, r4
 800e3c2:	4640      	mov	r0, r8
 800e3c4:	f7fe fce8 	bl	800cd98 <_malloc_r>
 800e3c8:	4605      	mov	r5, r0
 800e3ca:	2800      	cmp	r0, #0
 800e3cc:	d0ed      	beq.n	800e3aa <_realloc_r+0x1e>
 800e3ce:	42bc      	cmp	r4, r7
 800e3d0:	4622      	mov	r2, r4
 800e3d2:	4631      	mov	r1, r6
 800e3d4:	bf28      	it	cs
 800e3d6:	463a      	movcs	r2, r7
 800e3d8:	f7fc fc3a 	bl	800ac50 <memcpy>
 800e3dc:	4631      	mov	r1, r6
 800e3de:	4640      	mov	r0, r8
 800e3e0:	f7fe fc6e 	bl	800ccc0 <_free_r>
 800e3e4:	e7e1      	b.n	800e3aa <_realloc_r+0x1e>
 800e3e6:	4635      	mov	r5, r6
 800e3e8:	e7df      	b.n	800e3aa <_realloc_r+0x1e>

0800e3ea <_raise_r>:
 800e3ea:	291f      	cmp	r1, #31
 800e3ec:	b538      	push	{r3, r4, r5, lr}
 800e3ee:	4604      	mov	r4, r0
 800e3f0:	460d      	mov	r5, r1
 800e3f2:	d904      	bls.n	800e3fe <_raise_r+0x14>
 800e3f4:	2316      	movs	r3, #22
 800e3f6:	6003      	str	r3, [r0, #0]
 800e3f8:	f04f 30ff 	mov.w	r0, #4294967295
 800e3fc:	bd38      	pop	{r3, r4, r5, pc}
 800e3fe:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e400:	b112      	cbz	r2, 800e408 <_raise_r+0x1e>
 800e402:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e406:	b94b      	cbnz	r3, 800e41c <_raise_r+0x32>
 800e408:	4620      	mov	r0, r4
 800e40a:	f000 f831 	bl	800e470 <_getpid_r>
 800e40e:	462a      	mov	r2, r5
 800e410:	4601      	mov	r1, r0
 800e412:	4620      	mov	r0, r4
 800e414:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e418:	f000 b818 	b.w	800e44c <_kill_r>
 800e41c:	2b01      	cmp	r3, #1
 800e41e:	d00a      	beq.n	800e436 <_raise_r+0x4c>
 800e420:	1c59      	adds	r1, r3, #1
 800e422:	d103      	bne.n	800e42c <_raise_r+0x42>
 800e424:	2316      	movs	r3, #22
 800e426:	6003      	str	r3, [r0, #0]
 800e428:	2001      	movs	r0, #1
 800e42a:	e7e7      	b.n	800e3fc <_raise_r+0x12>
 800e42c:	2400      	movs	r4, #0
 800e42e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e432:	4628      	mov	r0, r5
 800e434:	4798      	blx	r3
 800e436:	2000      	movs	r0, #0
 800e438:	e7e0      	b.n	800e3fc <_raise_r+0x12>
	...

0800e43c <raise>:
 800e43c:	4b02      	ldr	r3, [pc, #8]	; (800e448 <raise+0xc>)
 800e43e:	4601      	mov	r1, r0
 800e440:	6818      	ldr	r0, [r3, #0]
 800e442:	f7ff bfd2 	b.w	800e3ea <_raise_r>
 800e446:	bf00      	nop
 800e448:	20000020 	.word	0x20000020

0800e44c <_kill_r>:
 800e44c:	b538      	push	{r3, r4, r5, lr}
 800e44e:	4d07      	ldr	r5, [pc, #28]	; (800e46c <_kill_r+0x20>)
 800e450:	2300      	movs	r3, #0
 800e452:	4604      	mov	r4, r0
 800e454:	4608      	mov	r0, r1
 800e456:	4611      	mov	r1, r2
 800e458:	602b      	str	r3, [r5, #0]
 800e45a:	f7f4 fb7b 	bl	8002b54 <_kill>
 800e45e:	1c43      	adds	r3, r0, #1
 800e460:	d102      	bne.n	800e468 <_kill_r+0x1c>
 800e462:	682b      	ldr	r3, [r5, #0]
 800e464:	b103      	cbz	r3, 800e468 <_kill_r+0x1c>
 800e466:	6023      	str	r3, [r4, #0]
 800e468:	bd38      	pop	{r3, r4, r5, pc}
 800e46a:	bf00      	nop
 800e46c:	200052f4 	.word	0x200052f4

0800e470 <_getpid_r>:
 800e470:	f7f4 bb68 	b.w	8002b44 <_getpid>

0800e474 <__ascii_wctomb>:
 800e474:	b149      	cbz	r1, 800e48a <__ascii_wctomb+0x16>
 800e476:	2aff      	cmp	r2, #255	; 0xff
 800e478:	bf85      	ittet	hi
 800e47a:	238a      	movhi	r3, #138	; 0x8a
 800e47c:	6003      	strhi	r3, [r0, #0]
 800e47e:	700a      	strbls	r2, [r1, #0]
 800e480:	f04f 30ff 	movhi.w	r0, #4294967295
 800e484:	bf98      	it	ls
 800e486:	2001      	movls	r0, #1
 800e488:	4770      	bx	lr
 800e48a:	4608      	mov	r0, r1
 800e48c:	4770      	bx	lr
	...

0800e490 <_fstat_r>:
 800e490:	b538      	push	{r3, r4, r5, lr}
 800e492:	4d07      	ldr	r5, [pc, #28]	; (800e4b0 <_fstat_r+0x20>)
 800e494:	2300      	movs	r3, #0
 800e496:	4604      	mov	r4, r0
 800e498:	4608      	mov	r0, r1
 800e49a:	4611      	mov	r1, r2
 800e49c:	602b      	str	r3, [r5, #0]
 800e49e:	f7f4 fbb8 	bl	8002c12 <_fstat>
 800e4a2:	1c43      	adds	r3, r0, #1
 800e4a4:	d102      	bne.n	800e4ac <_fstat_r+0x1c>
 800e4a6:	682b      	ldr	r3, [r5, #0]
 800e4a8:	b103      	cbz	r3, 800e4ac <_fstat_r+0x1c>
 800e4aa:	6023      	str	r3, [r4, #0]
 800e4ac:	bd38      	pop	{r3, r4, r5, pc}
 800e4ae:	bf00      	nop
 800e4b0:	200052f4 	.word	0x200052f4

0800e4b4 <_isatty_r>:
 800e4b4:	b538      	push	{r3, r4, r5, lr}
 800e4b6:	4d06      	ldr	r5, [pc, #24]	; (800e4d0 <_isatty_r+0x1c>)
 800e4b8:	2300      	movs	r3, #0
 800e4ba:	4604      	mov	r4, r0
 800e4bc:	4608      	mov	r0, r1
 800e4be:	602b      	str	r3, [r5, #0]
 800e4c0:	f7f4 fbb7 	bl	8002c32 <_isatty>
 800e4c4:	1c43      	adds	r3, r0, #1
 800e4c6:	d102      	bne.n	800e4ce <_isatty_r+0x1a>
 800e4c8:	682b      	ldr	r3, [r5, #0]
 800e4ca:	b103      	cbz	r3, 800e4ce <_isatty_r+0x1a>
 800e4cc:	6023      	str	r3, [r4, #0]
 800e4ce:	bd38      	pop	{r3, r4, r5, pc}
 800e4d0:	200052f4 	.word	0x200052f4

0800e4d4 <_malloc_usable_size_r>:
 800e4d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4d8:	1f18      	subs	r0, r3, #4
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	bfbc      	itt	lt
 800e4de:	580b      	ldrlt	r3, [r1, r0]
 800e4e0:	18c0      	addlt	r0, r0, r3
 800e4e2:	4770      	bx	lr

0800e4e4 <_init>:
 800e4e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4e6:	bf00      	nop
 800e4e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e4ea:	bc08      	pop	{r3}
 800e4ec:	469e      	mov	lr, r3
 800e4ee:	4770      	bx	lr

0800e4f0 <_fini>:
 800e4f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4f2:	bf00      	nop
 800e4f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e4f6:	bc08      	pop	{r3}
 800e4f8:	469e      	mov	lr, r3
 800e4fa:	4770      	bx	lr
