
MUSCLEmaster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010ae4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000728  08010c78  08010c78  00020c78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080113a0  080113a0  00030214  2**0
                  CONTENTS
  4 .ARM          00000008  080113a0  080113a0  000213a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080113a8  080113a8  00030214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080113a8  080113a8  000213a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080113ac  080113ac  000213ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000214  20000000  080113b0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001338  20000214  080115c4  00030214  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000154c  080115c4  0003154c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a25b  00000000  00000000  00030244  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002e85  00000000  00000000  0004a49f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000018a0  00000000  00000000  0004d328  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001770  00000000  00000000  0004ebc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000235f5  00000000  00000000  00050338  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000126cf  00000000  00000000  0007392d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3887  00000000  00000000  00085ffc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00159883  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077f8  00000000  00000000  00159900  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000214 	.word	0x20000214
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010c5c 	.word	0x08010c5c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000218 	.word	0x20000218
 80001cc:	08010c5c 	.word	0x08010c5c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f8c:	4b0e      	ldr	r3, [pc, #56]	; (8000fc8 <HAL_Init+0x40>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a0d      	ldr	r2, [pc, #52]	; (8000fc8 <HAL_Init+0x40>)
 8000f92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f98:	4b0b      	ldr	r3, [pc, #44]	; (8000fc8 <HAL_Init+0x40>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a0a      	ldr	r2, [pc, #40]	; (8000fc8 <HAL_Init+0x40>)
 8000f9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fa2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fa4:	4b08      	ldr	r3, [pc, #32]	; (8000fc8 <HAL_Init+0x40>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a07      	ldr	r2, [pc, #28]	; (8000fc8 <HAL_Init+0x40>)
 8000faa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fb0:	2003      	movs	r0, #3
 8000fb2:	f001 ff71 	bl	8002e98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	f000 f808 	bl	8000fcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fbc:	f00b fcf4 	bl	800c9a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40023c00 	.word	0x40023c00

08000fcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fd4:	4b12      	ldr	r3, [pc, #72]	; (8001020 <HAL_InitTick+0x54>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4b12      	ldr	r3, [pc, #72]	; (8001024 <HAL_InitTick+0x58>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	4619      	mov	r1, r3
 8000fde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fe2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fea:	4618      	mov	r0, r3
 8000fec:	f001 ff89 	bl	8002f02 <HAL_SYSTICK_Config>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e00e      	b.n	8001018 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2b0f      	cmp	r3, #15
 8000ffe:	d80a      	bhi.n	8001016 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001000:	2200      	movs	r2, #0
 8001002:	6879      	ldr	r1, [r7, #4]
 8001004:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001008:	f001 ff51 	bl	8002eae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800100c:	4a06      	ldr	r2, [pc, #24]	; (8001028 <HAL_InitTick+0x5c>)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001012:	2300      	movs	r3, #0
 8001014:	e000      	b.n	8001018 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
}
 8001018:	4618      	mov	r0, r3
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	2000003c 	.word	0x2000003c
 8001024:	20000004 	.word	0x20000004
 8001028:	20000000 	.word	0x20000000

0800102c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001030:	4b06      	ldr	r3, [pc, #24]	; (800104c <HAL_IncTick+0x20>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	461a      	mov	r2, r3
 8001036:	4b06      	ldr	r3, [pc, #24]	; (8001050 <HAL_IncTick+0x24>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4413      	add	r3, r2
 800103c:	4a04      	ldr	r2, [pc, #16]	; (8001050 <HAL_IncTick+0x24>)
 800103e:	6013      	str	r3, [r2, #0]
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	20000004 	.word	0x20000004
 8001050:	20000298 	.word	0x20000298

08001054 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  return uwTick;
 8001058:	4b03      	ldr	r3, [pc, #12]	; (8001068 <HAL_GetTick+0x14>)
 800105a:	681b      	ldr	r3, [r3, #0]
}
 800105c:	4618      	mov	r0, r3
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	20000298 	.word	0x20000298

0800106c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001074:	f7ff ffee 	bl	8001054 <HAL_GetTick>
 8001078:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001084:	d005      	beq.n	8001092 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001086:	4b09      	ldr	r3, [pc, #36]	; (80010ac <HAL_Delay+0x40>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	461a      	mov	r2, r3
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	4413      	add	r3, r2
 8001090:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001092:	bf00      	nop
 8001094:	f7ff ffde 	bl	8001054 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	68fa      	ldr	r2, [r7, #12]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d8f7      	bhi.n	8001094 <HAL_Delay+0x28>
  {
  }
}
 80010a4:	bf00      	nop
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	20000004 	.word	0x20000004

080010b0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010b8:	2300      	movs	r3, #0
 80010ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d101      	bne.n	80010c6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e033      	b.n	800112e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d109      	bne.n	80010e2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f00b fc92 	bl	800c9f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2200      	movs	r2, #0
 80010d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	f003 0310 	and.w	r3, r3, #16
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d118      	bne.n	8001120 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80010f6:	f023 0302 	bic.w	r3, r3, #2
 80010fa:	f043 0202 	orr.w	r2, r3, #2
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f000 fb80 	bl	8001808 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2200      	movs	r2, #0
 800110c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001112:	f023 0303 	bic.w	r3, r3, #3
 8001116:	f043 0201 	orr.w	r2, r3, #1
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	641a      	str	r2, [r3, #64]	; 0x40
 800111e:	e001      	b.n	8001124 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001120:	2301      	movs	r3, #1
 8001122:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2200      	movs	r2, #0
 8001128:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800112c:	7bfb      	ldrb	r3, [r7, #15]
}
 800112e:	4618      	mov	r0, r3
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b084      	sub	sp, #16
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
 8001142:	2300      	movs	r3, #0
 8001144:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f003 0302 	and.w	r3, r3, #2
 8001150:	2b02      	cmp	r3, #2
 8001152:	bf0c      	ite	eq
 8001154:	2301      	moveq	r3, #1
 8001156:	2300      	movne	r3, #0
 8001158:	b2db      	uxtb	r3, r3
 800115a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f003 0320 	and.w	r3, r3, #32
 8001166:	2b20      	cmp	r3, #32
 8001168:	bf0c      	ite	eq
 800116a:	2301      	moveq	r3, #1
 800116c:	2300      	movne	r3, #0
 800116e:	b2db      	uxtb	r3, r3
 8001170:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d049      	beq.n	800120c <HAL_ADC_IRQHandler+0xd6>
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d046      	beq.n	800120c <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001182:	f003 0310 	and.w	r3, r3, #16
 8001186:	2b00      	cmp	r3, #0
 8001188:	d105      	bne.n	8001196 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d12b      	bne.n	80011fc <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d127      	bne.n	80011fc <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011b2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d006      	beq.n	80011c8 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	689b      	ldr	r3, [r3, #8]
 80011c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d119      	bne.n	80011fc <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	685a      	ldr	r2, [r3, #4]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f022 0220 	bic.w	r2, r2, #32
 80011d6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d105      	bne.n	80011fc <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f4:	f043 0201 	orr.w	r2, r3, #1
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80011fc:	6878      	ldr	r0, [r7, #4]
 80011fe:	f00a fd21 	bl	800bc44 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f06f 0212 	mvn.w	r2, #18
 800120a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0304 	and.w	r3, r3, #4
 8001216:	2b04      	cmp	r3, #4
 8001218:	bf0c      	ite	eq
 800121a:	2301      	moveq	r3, #1
 800121c:	2300      	movne	r3, #0
 800121e:	b2db      	uxtb	r3, r3
 8001220:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800122c:	2b80      	cmp	r3, #128	; 0x80
 800122e:	bf0c      	ite	eq
 8001230:	2301      	moveq	r3, #1
 8001232:	2300      	movne	r3, #0
 8001234:	b2db      	uxtb	r3, r3
 8001236:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d057      	beq.n	80012ee <HAL_ADC_IRQHandler+0x1b8>
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d054      	beq.n	80012ee <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001248:	f003 0310 	and.w	r3, r3, #16
 800124c:	2b00      	cmp	r3, #0
 800124e:	d105      	bne.n	800125c <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001254:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	689b      	ldr	r3, [r3, #8]
 8001262:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001266:	2b00      	cmp	r3, #0
 8001268:	d139      	bne.n	80012de <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001270:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001274:	2b00      	cmp	r3, #0
 8001276:	d006      	beq.n	8001286 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001282:	2b00      	cmp	r3, #0
 8001284:	d12b      	bne.n	80012de <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001290:	2b00      	cmp	r3, #0
 8001292:	d124      	bne.n	80012de <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d11d      	bne.n	80012de <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d119      	bne.n	80012de <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	685a      	ldr	r2, [r3, #4]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80012b8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d105      	bne.n	80012de <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d6:	f043 0201 	orr.w	r2, r3, #1
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f000 fd06 	bl	8001cf0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f06f 020c 	mvn.w	r2, #12
 80012ec:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0301 	and.w	r3, r3, #1
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	bf0c      	ite	eq
 80012fc:	2301      	moveq	r3, #1
 80012fe:	2300      	movne	r3, #0
 8001300:	b2db      	uxtb	r3, r3
 8001302:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800130e:	2b40      	cmp	r3, #64	; 0x40
 8001310:	bf0c      	ite	eq
 8001312:	2301      	moveq	r3, #1
 8001314:	2300      	movne	r3, #0
 8001316:	b2db      	uxtb	r3, r3
 8001318:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d017      	beq.n	8001350 <HAL_ADC_IRQHandler+0x21a>
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d014      	beq.n	8001350 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 0301 	and.w	r3, r3, #1
 8001330:	2b01      	cmp	r3, #1
 8001332:	d10d      	bne.n	8001350 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001338:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f000 f92b 	bl	800159c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f06f 0201 	mvn.w	r2, #1
 800134e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0320 	and.w	r3, r3, #32
 800135a:	2b20      	cmp	r3, #32
 800135c:	bf0c      	ite	eq
 800135e:	2301      	moveq	r3, #1
 8001360:	2300      	movne	r3, #0
 8001362:	b2db      	uxtb	r3, r3
 8001364:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001370:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001374:	bf0c      	ite	eq
 8001376:	2301      	moveq	r3, #1
 8001378:	2300      	movne	r3, #0
 800137a:	b2db      	uxtb	r3, r3
 800137c:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d015      	beq.n	80013b0 <HAL_ADC_IRQHandler+0x27a>
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d012      	beq.n	80013b0 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800138e:	f043 0202 	orr.w	r2, r3, #2
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f06f 0220 	mvn.w	r2, #32
 800139e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f000 f905 	bl	80015b0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f06f 0220 	mvn.w	r2, #32
 80013ae:	601a      	str	r2, [r3, #0]
  }
}
 80013b0:	bf00      	nop
 80013b2:	3710      	adds	r7, #16
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b086      	sub	sp, #24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	60f8      	str	r0, [r7, #12]
 80013c0:	60b9      	str	r1, [r7, #8]
 80013c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80013c4:	2300      	movs	r3, #0
 80013c6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d101      	bne.n	80013d6 <HAL_ADC_Start_DMA+0x1e>
 80013d2:	2302      	movs	r3, #2
 80013d4:	e0cc      	b.n	8001570 <HAL_ADC_Start_DMA+0x1b8>
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	2201      	movs	r2, #1
 80013da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	f003 0301 	and.w	r3, r3, #1
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d018      	beq.n	800141e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	689a      	ldr	r2, [r3, #8]
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f042 0201 	orr.w	r2, r2, #1
 80013fa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80013fc:	4b5e      	ldr	r3, [pc, #376]	; (8001578 <HAL_ADC_Start_DMA+0x1c0>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a5e      	ldr	r2, [pc, #376]	; (800157c <HAL_ADC_Start_DMA+0x1c4>)
 8001402:	fba2 2303 	umull	r2, r3, r2, r3
 8001406:	0c9a      	lsrs	r2, r3, #18
 8001408:	4613      	mov	r3, r2
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	4413      	add	r3, r2
 800140e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001410:	e002      	b.n	8001418 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	3b01      	subs	r3, #1
 8001416:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d1f9      	bne.n	8001412 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	f003 0301 	and.w	r3, r3, #1
 8001428:	2b01      	cmp	r3, #1
 800142a:	f040 80a0 	bne.w	800156e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001432:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001436:	f023 0301 	bic.w	r3, r3, #1
 800143a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800144c:	2b00      	cmp	r3, #0
 800144e:	d007      	beq.n	8001460 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001454:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001458:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001464:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001468:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800146c:	d106      	bne.n	800147c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001472:	f023 0206 	bic.w	r2, r3, #6
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	645a      	str	r2, [r3, #68]	; 0x44
 800147a:	e002      	b.n	8001482 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	2200      	movs	r2, #0
 8001480:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	2200      	movs	r2, #0
 8001486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800148a:	4b3d      	ldr	r3, [pc, #244]	; (8001580 <HAL_ADC_Start_DMA+0x1c8>)
 800148c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001492:	4a3c      	ldr	r2, [pc, #240]	; (8001584 <HAL_ADC_Start_DMA+0x1cc>)
 8001494:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800149a:	4a3b      	ldr	r2, [pc, #236]	; (8001588 <HAL_ADC_Start_DMA+0x1d0>)
 800149c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014a2:	4a3a      	ldr	r2, [pc, #232]	; (800158c <HAL_ADC_Start_DMA+0x1d4>)
 80014a4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80014ae:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	685a      	ldr	r2, [r3, #4]
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80014be:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	689a      	ldr	r2, [r3, #8]
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80014ce:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	334c      	adds	r3, #76	; 0x4c
 80014da:	4619      	mov	r1, r3
 80014dc:	68ba      	ldr	r2, [r7, #8]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f001 fdca 	bl	8003078 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f003 031f 	and.w	r3, r3, #31
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d12a      	bne.n	8001546 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a26      	ldr	r2, [pc, #152]	; (8001590 <HAL_ADC_Start_DMA+0x1d8>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d015      	beq.n	8001526 <HAL_ADC_Start_DMA+0x16e>
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a25      	ldr	r2, [pc, #148]	; (8001594 <HAL_ADC_Start_DMA+0x1dc>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d105      	bne.n	8001510 <HAL_ADC_Start_DMA+0x158>
 8001504:	4b1e      	ldr	r3, [pc, #120]	; (8001580 <HAL_ADC_Start_DMA+0x1c8>)
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f003 031f 	and.w	r3, r3, #31
 800150c:	2b00      	cmp	r3, #0
 800150e:	d00a      	beq.n	8001526 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a20      	ldr	r2, [pc, #128]	; (8001598 <HAL_ADC_Start_DMA+0x1e0>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d129      	bne.n	800156e <HAL_ADC_Start_DMA+0x1b6>
 800151a:	4b19      	ldr	r3, [pc, #100]	; (8001580 <HAL_ADC_Start_DMA+0x1c8>)
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	f003 031f 	and.w	r3, r3, #31
 8001522:	2b0f      	cmp	r3, #15
 8001524:	d823      	bhi.n	800156e <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001530:	2b00      	cmp	r3, #0
 8001532:	d11c      	bne.n	800156e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	689a      	ldr	r2, [r3, #8]
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	e013      	b.n	800156e <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a11      	ldr	r2, [pc, #68]	; (8001590 <HAL_ADC_Start_DMA+0x1d8>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d10e      	bne.n	800156e <HAL_ADC_Start_DMA+0x1b6>
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800155a:	2b00      	cmp	r3, #0
 800155c:	d107      	bne.n	800156e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	689a      	ldr	r2, [r3, #8]
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800156c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800156e:	2300      	movs	r3, #0
}
 8001570:	4618      	mov	r0, r3
 8001572:	3718      	adds	r7, #24
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	2000003c 	.word	0x2000003c
 800157c:	431bde83 	.word	0x431bde83
 8001580:	40012300 	.word	0x40012300
 8001584:	08001a01 	.word	0x08001a01
 8001588:	08001abb 	.word	0x08001abb
 800158c:	08001ad7 	.word	0x08001ad7
 8001590:	40012000 	.word	0x40012000
 8001594:	40012100 	.word	0x40012100
 8001598:	40012200 	.word	0x40012200

0800159c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80015a4:	bf00      	nop
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80015b8:	bf00      	nop
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80015ce:	2300      	movs	r3, #0
 80015d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d101      	bne.n	80015e0 <HAL_ADC_ConfigChannel+0x1c>
 80015dc:	2302      	movs	r3, #2
 80015de:	e105      	b.n	80017ec <HAL_ADC_ConfigChannel+0x228>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2201      	movs	r2, #1
 80015e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2b09      	cmp	r3, #9
 80015ee:	d925      	bls.n	800163c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	68d9      	ldr	r1, [r3, #12]
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	461a      	mov	r2, r3
 80015fe:	4613      	mov	r3, r2
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	4413      	add	r3, r2
 8001604:	3b1e      	subs	r3, #30
 8001606:	2207      	movs	r2, #7
 8001608:	fa02 f303 	lsl.w	r3, r2, r3
 800160c:	43da      	mvns	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	400a      	ands	r2, r1
 8001614:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	68d9      	ldr	r1, [r3, #12]
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	b29b      	uxth	r3, r3
 8001626:	4618      	mov	r0, r3
 8001628:	4603      	mov	r3, r0
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	4403      	add	r3, r0
 800162e:	3b1e      	subs	r3, #30
 8001630:	409a      	lsls	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	430a      	orrs	r2, r1
 8001638:	60da      	str	r2, [r3, #12]
 800163a:	e022      	b.n	8001682 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	6919      	ldr	r1, [r3, #16]
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	b29b      	uxth	r3, r3
 8001648:	461a      	mov	r2, r3
 800164a:	4613      	mov	r3, r2
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	4413      	add	r3, r2
 8001650:	2207      	movs	r2, #7
 8001652:	fa02 f303 	lsl.w	r3, r2, r3
 8001656:	43da      	mvns	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	400a      	ands	r2, r1
 800165e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	6919      	ldr	r1, [r3, #16]
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	689a      	ldr	r2, [r3, #8]
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	b29b      	uxth	r3, r3
 8001670:	4618      	mov	r0, r3
 8001672:	4603      	mov	r3, r0
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	4403      	add	r3, r0
 8001678:	409a      	lsls	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	430a      	orrs	r2, r1
 8001680:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	2b06      	cmp	r3, #6
 8001688:	d824      	bhi.n	80016d4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685a      	ldr	r2, [r3, #4]
 8001694:	4613      	mov	r3, r2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	4413      	add	r3, r2
 800169a:	3b05      	subs	r3, #5
 800169c:	221f      	movs	r2, #31
 800169e:	fa02 f303 	lsl.w	r3, r2, r3
 80016a2:	43da      	mvns	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	400a      	ands	r2, r1
 80016aa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	4618      	mov	r0, r3
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685a      	ldr	r2, [r3, #4]
 80016be:	4613      	mov	r3, r2
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	4413      	add	r3, r2
 80016c4:	3b05      	subs	r3, #5
 80016c6:	fa00 f203 	lsl.w	r2, r0, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	430a      	orrs	r2, r1
 80016d0:	635a      	str	r2, [r3, #52]	; 0x34
 80016d2:	e04c      	b.n	800176e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	2b0c      	cmp	r3, #12
 80016da:	d824      	bhi.n	8001726 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685a      	ldr	r2, [r3, #4]
 80016e6:	4613      	mov	r3, r2
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	4413      	add	r3, r2
 80016ec:	3b23      	subs	r3, #35	; 0x23
 80016ee:	221f      	movs	r2, #31
 80016f0:	fa02 f303 	lsl.w	r3, r2, r3
 80016f4:	43da      	mvns	r2, r3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	400a      	ands	r2, r1
 80016fc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	b29b      	uxth	r3, r3
 800170a:	4618      	mov	r0, r3
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685a      	ldr	r2, [r3, #4]
 8001710:	4613      	mov	r3, r2
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	3b23      	subs	r3, #35	; 0x23
 8001718:	fa00 f203 	lsl.w	r2, r0, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	430a      	orrs	r2, r1
 8001722:	631a      	str	r2, [r3, #48]	; 0x30
 8001724:	e023      	b.n	800176e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685a      	ldr	r2, [r3, #4]
 8001730:	4613      	mov	r3, r2
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	4413      	add	r3, r2
 8001736:	3b41      	subs	r3, #65	; 0x41
 8001738:	221f      	movs	r2, #31
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	43da      	mvns	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	400a      	ands	r2, r1
 8001746:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	b29b      	uxth	r3, r3
 8001754:	4618      	mov	r0, r3
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685a      	ldr	r2, [r3, #4]
 800175a:	4613      	mov	r3, r2
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	4413      	add	r3, r2
 8001760:	3b41      	subs	r3, #65	; 0x41
 8001762:	fa00 f203 	lsl.w	r2, r0, r3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	430a      	orrs	r2, r1
 800176c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800176e:	4b22      	ldr	r3, [pc, #136]	; (80017f8 <HAL_ADC_ConfigChannel+0x234>)
 8001770:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a21      	ldr	r2, [pc, #132]	; (80017fc <HAL_ADC_ConfigChannel+0x238>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d109      	bne.n	8001790 <HAL_ADC_ConfigChannel+0x1cc>
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2b12      	cmp	r3, #18
 8001782:	d105      	bne.n	8001790 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a19      	ldr	r2, [pc, #100]	; (80017fc <HAL_ADC_ConfigChannel+0x238>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d123      	bne.n	80017e2 <HAL_ADC_ConfigChannel+0x21e>
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	2b10      	cmp	r3, #16
 80017a0:	d003      	beq.n	80017aa <HAL_ADC_ConfigChannel+0x1e6>
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2b11      	cmp	r3, #17
 80017a8:	d11b      	bne.n	80017e2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2b10      	cmp	r3, #16
 80017bc:	d111      	bne.n	80017e2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80017be:	4b10      	ldr	r3, [pc, #64]	; (8001800 <HAL_ADC_ConfigChannel+0x23c>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a10      	ldr	r2, [pc, #64]	; (8001804 <HAL_ADC_ConfigChannel+0x240>)
 80017c4:	fba2 2303 	umull	r2, r3, r2, r3
 80017c8:	0c9a      	lsrs	r2, r3, #18
 80017ca:	4613      	mov	r3, r2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	4413      	add	r3, r2
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80017d4:	e002      	b.n	80017dc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	3b01      	subs	r3, #1
 80017da:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d1f9      	bne.n	80017d6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2200      	movs	r2, #0
 80017e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80017ea:	2300      	movs	r3, #0
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3714      	adds	r7, #20
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	40012300 	.word	0x40012300
 80017fc:	40012000 	.word	0x40012000
 8001800:	2000003c 	.word	0x2000003c
 8001804:	431bde83 	.word	0x431bde83

08001808 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001810:	4b79      	ldr	r3, [pc, #484]	; (80019f8 <ADC_Init+0x1f0>)
 8001812:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	685a      	ldr	r2, [r3, #4]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	431a      	orrs	r2, r3
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	685a      	ldr	r2, [r3, #4]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800183c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	6859      	ldr	r1, [r3, #4]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	021a      	lsls	r2, r3, #8
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	430a      	orrs	r2, r1
 8001850:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	685a      	ldr	r2, [r3, #4]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001860:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	6859      	ldr	r1, [r3, #4]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	430a      	orrs	r2, r1
 8001872:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	689a      	ldr	r2, [r3, #8]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001882:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6899      	ldr	r1, [r3, #8]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	68da      	ldr	r2, [r3, #12]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	430a      	orrs	r2, r1
 8001894:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800189a:	4a58      	ldr	r2, [pc, #352]	; (80019fc <ADC_Init+0x1f4>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d022      	beq.n	80018e6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	689a      	ldr	r2, [r3, #8]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80018ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6899      	ldr	r1, [r3, #8]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	430a      	orrs	r2, r1
 80018c0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	689a      	ldr	r2, [r3, #8]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80018d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	6899      	ldr	r1, [r3, #8]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	430a      	orrs	r2, r1
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	e00f      	b.n	8001906 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	689a      	ldr	r2, [r3, #8]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80018f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	689a      	ldr	r2, [r3, #8]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001904:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	689a      	ldr	r2, [r3, #8]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f022 0202 	bic.w	r2, r2, #2
 8001914:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	6899      	ldr	r1, [r3, #8]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	7e1b      	ldrb	r3, [r3, #24]
 8001920:	005a      	lsls	r2, r3, #1
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	430a      	orrs	r2, r1
 8001928:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d01b      	beq.n	800196c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	685a      	ldr	r2, [r3, #4]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001942:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	685a      	ldr	r2, [r3, #4]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001952:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	6859      	ldr	r1, [r3, #4]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195e:	3b01      	subs	r3, #1
 8001960:	035a      	lsls	r2, r3, #13
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	430a      	orrs	r2, r1
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	e007      	b.n	800197c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	685a      	ldr	r2, [r3, #4]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800197a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800198a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	3b01      	subs	r3, #1
 8001998:	051a      	lsls	r2, r3, #20
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	430a      	orrs	r2, r1
 80019a0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	689a      	ldr	r2, [r3, #8]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80019b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	6899      	ldr	r1, [r3, #8]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80019be:	025a      	lsls	r2, r3, #9
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	430a      	orrs	r2, r1
 80019c6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	689a      	ldr	r2, [r3, #8]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80019d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	6899      	ldr	r1, [r3, #8]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	695b      	ldr	r3, [r3, #20]
 80019e2:	029a      	lsls	r2, r3, #10
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	430a      	orrs	r2, r1
 80019ea:	609a      	str	r2, [r3, #8]
}
 80019ec:	bf00      	nop
 80019ee:	3714      	adds	r7, #20
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	40012300 	.word	0x40012300
 80019fc:	0f000001 	.word	0x0f000001

08001a00 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a0c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a12:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d13c      	bne.n	8001a94 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d12b      	bne.n	8001a8c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d127      	bne.n	8001a8c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a42:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d006      	beq.n	8001a58 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d119      	bne.n	8001a8c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	685a      	ldr	r2, [r3, #4]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f022 0220 	bic.w	r2, r2, #32
 8001a66:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d105      	bne.n	8001a8c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a84:	f043 0201 	orr.w	r2, r3, #1
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a8c:	68f8      	ldr	r0, [r7, #12]
 8001a8e:	f00a f8d9 	bl	800bc44 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001a92:	e00e      	b.n	8001ab2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a98:	f003 0310 	and.w	r3, r3, #16
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d003      	beq.n	8001aa8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001aa0:	68f8      	ldr	r0, [r7, #12]
 8001aa2:	f7ff fd85 	bl	80015b0 <HAL_ADC_ErrorCallback>
}
 8001aa6:	e004      	b.n	8001ab2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	4798      	blx	r3
}
 8001ab2:	bf00      	nop
 8001ab4:	3710      	adds	r7, #16
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b084      	sub	sp, #16
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ac6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001ac8:	68f8      	ldr	r0, [r7, #12]
 8001aca:	f00a f8ab 	bl	800bc24 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ace:	bf00      	nop
 8001ad0:	3710      	adds	r7, #16
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b084      	sub	sp, #16
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ae2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	2240      	movs	r2, #64	; 0x40
 8001ae8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aee:	f043 0204 	orr.w	r2, r3, #4
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001af6:	68f8      	ldr	r0, [r7, #12]
 8001af8:	f7ff fd5a 	bl	80015b0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001afc:	bf00      	nop
 8001afe:	3710      	adds	r7, #16
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <HAL_ADCEx_InjectedStart>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef* hadc)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b087      	sub	sp, #28
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001b10:	2300      	movs	r3, #0
 8001b12:	617b      	str	r3, [r7, #20]
 8001b14:	2300      	movs	r3, #0
 8001b16:	613b      	str	r3, [r7, #16]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d101      	bne.n	8001b26 <HAL_ADCEx_InjectedStart+0x22>
 8001b22:	2302      	movs	r3, #2
 8001b24:	e09d      	b.n	8001c62 <HAL_ADCEx_InjectedStart+0x15e>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2201      	movs	r2, #1
 8001b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d018      	beq.n	8001b6e <HAL_ADCEx_InjectedStart+0x6a>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	689a      	ldr	r2, [r3, #8]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f042 0201 	orr.w	r2, r2, #1
 8001b4a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b4c:	4b48      	ldr	r3, [pc, #288]	; (8001c70 <HAL_ADCEx_InjectedStart+0x16c>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a48      	ldr	r2, [pc, #288]	; (8001c74 <HAL_ADCEx_InjectedStart+0x170>)
 8001b52:	fba2 2303 	umull	r2, r3, r2, r3
 8001b56:	0c9a      	lsrs	r2, r3, #18
 8001b58:	4613      	mov	r3, r2
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	4413      	add	r3, r2
 8001b5e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001b60:	e002      	b.n	8001b68 <HAL_ADCEx_InjectedStart+0x64>
    {
      counter--;
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	3b01      	subs	r3, #1
 8001b66:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d1f9      	bne.n	8001b62 <HAL_ADCEx_InjectedStart+0x5e>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f003 0301 	and.w	r3, r3, #1
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d171      	bne.n	8001c60 <HAL_ADCEx_InjectedStart+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b80:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b84:	f023 0301 	bic.w	r3, r3, #1
 8001b88:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d102      	bne.n	8001ba2 <HAL_ADCEx_InjectedStart+0x9e>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f06f 0204 	mvn.w	r2, #4
 8001bb2:	601a      	str	r2, [r3, #0]

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001bb4:	4b30      	ldr	r3, [pc, #192]	; (8001c78 <HAL_ADCEx_InjectedStart+0x174>)
 8001bb6:	60fb      	str	r3, [r7, #12]

    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f003 031f 	and.w	r3, r3, #31
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d124      	bne.n	8001c0e <HAL_ADCEx_InjectedStart+0x10a>
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	bf0c      	ite	eq
 8001bd2:	2301      	moveq	r3, #1
 8001bd4:	2300      	movne	r3, #0
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	bf0c      	ite	eq
 8001be8:	2301      	moveq	r3, #1
 8001bea:	2300      	movne	r3, #0
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	613b      	str	r3, [r7, #16]
      if(tmp1 && tmp2)
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d034      	beq.n	8001c60 <HAL_ADCEx_InjectedStart+0x15c>
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d031      	beq.n	8001c60 <HAL_ADCEx_InjectedStart+0x15c>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	689a      	ldr	r2, [r3, #8]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001c0a:	609a      	str	r2, [r3, #8]
 8001c0c:	e028      	b.n	8001c60 <HAL_ADCEx_InjectedStart+0x15c>
      }
    }
    else
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	bf0c      	ite	eq
 8001c1c:	2301      	moveq	r3, #1
 8001c1e:	2300      	movne	r3, #0
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	bf0c      	ite	eq
 8001c32:	2301      	moveq	r3, #1
 8001c34:	2300      	movne	r3, #0
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	613b      	str	r3, [r7, #16]
      if((hadc->Instance == ADC1) && tmp1 && tmp2)  
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a0f      	ldr	r2, [pc, #60]	; (8001c7c <HAL_ADCEx_InjectedStart+0x178>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d10d      	bne.n	8001c60 <HAL_ADCEx_InjectedStart+0x15c>
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d00a      	beq.n	8001c60 <HAL_ADCEx_InjectedStart+0x15c>
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d007      	beq.n	8001c60 <HAL_ADCEx_InjectedStart+0x15c>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	689a      	ldr	r2, [r3, #8]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001c5e:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	371c      	adds	r7, #28
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	2000003c 	.word	0x2000003c
 8001c74:	431bde83 	.word	0x431bde83
 8001c78:	40012300 	.word	0x40012300
 8001c7c:	40012000 	.word	0x40012000

08001c80 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval None
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0U;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Clear injected group conversion flag to have similar behaviour as        */
  /* regular group: reading data register also clears end of conversion flag. */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f06f 0204 	mvn.w	r2, #4
 8001c96:	601a      	str	r2, [r3, #0]
  
  /* Return the selected ADC converted value */ 
  switch(InjectedRank)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	3b01      	subs	r3, #1
 8001c9c:	2b03      	cmp	r3, #3
 8001c9e:	d81f      	bhi.n	8001ce0 <HAL_ADCEx_InjectedGetValue+0x60>
 8001ca0:	a201      	add	r2, pc, #4	; (adr r2, 8001ca8 <HAL_ADCEx_InjectedGetValue+0x28>)
 8001ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca6:	bf00      	nop
 8001ca8:	08001cd7 	.word	0x08001cd7
 8001cac:	08001ccd 	.word	0x08001ccd
 8001cb0:	08001cc3 	.word	0x08001cc3
 8001cb4:	08001cb9 	.word	0x08001cb9
  {  
    case ADC_INJECTED_RANK_4:
    {
      tmp =  hadc->Instance->JDR4;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cbe:	60fb      	str	r3, [r7, #12]
    }  
    break;
 8001cc0:	e00f      	b.n	8001ce2 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3: 
    {  
      tmp =  hadc->Instance->JDR3;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc8:	60fb      	str	r3, [r7, #12]
    }  
    break;
 8001cca:	e00a      	b.n	8001ce2 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2: 
    {  
      tmp =  hadc->Instance->JDR2;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd2:	60fb      	str	r3, [r7, #12]
    }
    break;
 8001cd4:	e005      	b.n	8001ce2 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    {
      tmp =  hadc->Instance->JDR1;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cdc:	60fb      	str	r3, [r7, #12]
    }
    break;
 8001cde:	e000      	b.n	8001ce2 <HAL_ADCEx_InjectedGetValue+0x62>
    default:
    break;  
 8001ce0:	bf00      	nop
  }
  return tmp;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3714      	adds	r7, #20
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr

08001cf0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001cf8:	bf00      	nop
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel. 
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b085      	sub	sp, #20
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d101      	bne.n	8001d1c <HAL_ADCEx_InjectedConfigChannel+0x18>
 8001d18:	2302      	movs	r3, #2
 8001d1a:	e17a      	b.n	8002012 <HAL_ADCEx_InjectedConfigChannel+0x30e>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2b09      	cmp	r3, #9
 8001d2a:	d925      	bls.n	8001d78 <HAL_ADCEx_InjectedConfigChannel+0x74>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	68d9      	ldr	r1, [r3, #12]
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	461a      	mov	r2, r3
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	4413      	add	r3, r2
 8001d40:	3b1e      	subs	r3, #30
 8001d42:	2207      	movs	r2, #7
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	43da      	mvns	r2, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	400a      	ands	r2, r1
 8001d50:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	68d9      	ldr	r1, [r3, #12]
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	689a      	ldr	r2, [r3, #8]
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	4618      	mov	r0, r3
 8001d64:	4603      	mov	r3, r0
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	4403      	add	r3, r0
 8001d6a:	3b1e      	subs	r3, #30
 8001d6c:	409a      	lsls	r2, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	430a      	orrs	r2, r1
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	e022      	b.n	8001dbe <HAL_ADCEx_InjectedConfigChannel+0xba>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	6919      	ldr	r1, [r3, #16]
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	b29b      	uxth	r3, r3
 8001d84:	461a      	mov	r2, r3
 8001d86:	4613      	mov	r3, r2
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	4413      	add	r3, r2
 8001d8c:	2207      	movs	r2, #7
 8001d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d92:	43da      	mvns	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	400a      	ands	r2, r1
 8001d9a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	6919      	ldr	r1, [r3, #16]
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	689a      	ldr	r2, [r3, #8]
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	b29b      	uxth	r3, r3
 8001dac:	4618      	mov	r0, r3
 8001dae:	4603      	mov	r3, r0
 8001db0:	005b      	lsls	r3, r3, #1
 8001db2:	4403      	add	r3, r0
 8001db4:	409a      	lsls	r2, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	611a      	str	r2, [r3, #16]
  }
  
  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001dcc:	639a      	str	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	3b01      	subs	r3, #1
 8001dda:	051a      	lsls	r2, r3, #20
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	430a      	orrs	r2, r1
 8001de2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Rank configuration */
  
  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	b2da      	uxtb	r2, r3
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	691b      	ldr	r3, [r3, #16]
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	3303      	adds	r3, #3
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	461a      	mov	r2, r3
 8001e00:	4613      	mov	r3, r2
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	4413      	add	r3, r2
 8001e06:	221f      	movs	r2, #31
 8001e08:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0c:	43da      	mvns	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	400a      	ands	r2, r1
 8001e14:	639a      	str	r2, [r3, #56]	; 0x38
   
  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	4618      	mov	r0, r3
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	b2da      	uxtb	r2, r3
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	691b      	ldr	r3, [r3, #16]
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	3303      	adds	r3, #3
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	4413      	add	r3, r2
 8001e40:	fa00 f203 	lsl.w	r2, r0, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	430a      	orrs	r2, r1
 8001e4a:	639a      	str	r2, [r3, #56]	; 0x38
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */ 
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	699b      	ldr	r3, [r3, #24]
 8001e50:	4a73      	ldr	r2, [pc, #460]	; (8002020 <HAL_ADCEx_InjectedConfigChannel+0x31c>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d022      	beq.n	8001e9c <HAL_ADCEx_InjectedConfigChannel+0x198>
  {  
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	689a      	ldr	r2, [r3, #8]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8001e64:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	6899      	ldr	r1, [r3, #8]
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	699a      	ldr	r2, [r3, #24]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	430a      	orrs	r2, r1
 8001e76:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	689a      	ldr	r2, [r3, #8]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001e86:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6899      	ldr	r1, [r3, #8]
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	69da      	ldr	r2, [r3, #28]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	430a      	orrs	r2, r1
 8001e98:	609a      	str	r2, [r3, #8]
 8001e9a:	e00f      	b.n	8001ebc <HAL_ADCEx_InjectedConfigChannel+0x1b8>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	689a      	ldr	r2, [r3, #8]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8001eaa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	689a      	ldr	r2, [r3, #8]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001eba:	609a      	str	r2, [r3, #8]
  }
  
  if (sConfigInjected->AutoInjectedConv != DISABLE)
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	7d5b      	ldrb	r3, [r3, #21]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d008      	beq.n	8001ed6 <HAL_ADCEx_InjectedConfigChannel+0x1d2>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	685a      	ldr	r2, [r3, #4]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001ed2:	605a      	str	r2, [r3, #4]
 8001ed4:	e007      	b.n	8001ee6 <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ee4:	605a      	str	r2, [r3, #4]
  }
  
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	7d1b      	ldrb	r3, [r3, #20]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d008      	beq.n	8001f00 <HAL_ADCEx_InjectedConfigChannel+0x1fc>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	685a      	ldr	r2, [r3, #4]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	e007      	b.n	8001f10 <HAL_ADCEx_InjectedConfigChannel+0x20c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	685a      	ldr	r2, [r3, #4]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001f0e:	605a      	str	r2, [r3, #4]
  }
  
  switch(sConfigInjected->InjectedRank)
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	2b02      	cmp	r3, #2
 8001f16:	d017      	beq.n	8001f48 <HAL_ADCEx_InjectedConfigChannel+0x244>
 8001f18:	2b03      	cmp	r3, #3
 8001f1a:	d029      	beq.n	8001f70 <HAL_ADCEx_InjectedConfigChannel+0x26c>
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d13b      	bne.n	8001f98 <HAL_ADCEx_InjectedConfigChannel+0x294>
  {
    case 1U:
      /* Set injected channel 1 offset */
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	695b      	ldr	r3, [r3, #20]
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	6812      	ldr	r2, [r2, #0]
 8001f2a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8001f2e:	f023 030f 	bic.w	r3, r3, #15
 8001f32:	6153      	str	r3, [r2, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	6959      	ldr	r1, [r3, #20]
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	68da      	ldr	r2, [r3, #12]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	430a      	orrs	r2, r1
 8001f44:	615a      	str	r2, [r3, #20]
      break;
 8001f46:	e03b      	b.n	8001fc0 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 2U:
      /* Set injected channel 2 offset */
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	699b      	ldr	r3, [r3, #24]
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	6812      	ldr	r2, [r2, #0]
 8001f52:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8001f56:	f023 030f 	bic.w	r3, r3, #15
 8001f5a:	6193      	str	r3, [r2, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	6999      	ldr	r1, [r3, #24]
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	68da      	ldr	r2, [r3, #12]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	619a      	str	r2, [r3, #24]
      break;
 8001f6e:	e027      	b.n	8001fc0 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 3U:
      /* Set injected channel 3 offset */
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	69db      	ldr	r3, [r3, #28]
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	6812      	ldr	r2, [r2, #0]
 8001f7a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8001f7e:	f023 030f 	bic.w	r3, r3, #15
 8001f82:	61d3      	str	r3, [r2, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	69d9      	ldr	r1, [r3, #28]
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	68da      	ldr	r2, [r3, #12]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	430a      	orrs	r2, r1
 8001f94:	61da      	str	r2, [r3, #28]
      break;
 8001f96:	e013      	b.n	8001fc0 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	6a1b      	ldr	r3, [r3, #32]
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	6812      	ldr	r2, [r2, #0]
 8001fa2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8001fa6:	f023 030f 	bic.w	r3, r3, #15
 8001faa:	6213      	str	r3, [r2, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	6a19      	ldr	r1, [r3, #32]
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	68da      	ldr	r2, [r3, #12]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	621a      	str	r2, [r3, #32]
      break;
 8001fbe:	bf00      	nop
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fc0:	4b18      	ldr	r3, [pc, #96]	; (8002024 <HAL_ADCEx_InjectedConfigChannel+0x320>)
 8001fc2:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a17      	ldr	r2, [pc, #92]	; (8002028 <HAL_ADCEx_InjectedConfigChannel+0x324>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d109      	bne.n	8001fe2 <HAL_ADCEx_InjectedConfigChannel+0x2de>
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2b12      	cmp	r3, #18
 8001fd4:	d105      	bne.n	8001fe2 <HAL_ADCEx_InjectedConfigChannel+0x2de>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a10      	ldr	r2, [pc, #64]	; (8002028 <HAL_ADCEx_InjectedConfigChannel+0x324>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d10d      	bne.n	8002008 <HAL_ADCEx_InjectedConfigChannel+0x304>
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2b10      	cmp	r3, #16
 8001ff2:	d003      	beq.n	8001ffc <HAL_ADCEx_InjectedConfigChannel+0x2f8>
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2b11      	cmp	r3, #17
 8001ffa:	d105      	bne.n	8002008 <HAL_ADCEx_InjectedConfigChannel+0x304>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	605a      	str	r2, [r3, #4]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002010:	2300      	movs	r3, #0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3714      	adds	r7, #20
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	000f0001 	.word	0x000f0001
 8002024:	40012300 	.word	0x40012300
 8002028:	40012000 	.word	0x40012000

0800202c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e0ed      	b.n	800221a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d102      	bne.n	8002050 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f00a febe 	bl	800cdcc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f022 0202 	bic.w	r2, r2, #2
 800205e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002060:	f7fe fff8 	bl	8001054 <HAL_GetTick>
 8002064:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002066:	e012      	b.n	800208e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002068:	f7fe fff4 	bl	8001054 <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b0a      	cmp	r3, #10
 8002074:	d90b      	bls.n	800208e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800207a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2205      	movs	r2, #5
 8002086:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e0c5      	b.n	800221a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1e5      	bne.n	8002068 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f042 0201 	orr.w	r2, r2, #1
 80020aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80020ac:	f7fe ffd2 	bl	8001054 <HAL_GetTick>
 80020b0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80020b2:	e012      	b.n	80020da <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80020b4:	f7fe ffce 	bl	8001054 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b0a      	cmp	r3, #10
 80020c0:	d90b      	bls.n	80020da <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2205      	movs	r2, #5
 80020d2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e09f      	b.n	800221a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f003 0301 	and.w	r3, r3, #1
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d0e5      	beq.n	80020b4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	7e1b      	ldrb	r3, [r3, #24]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d108      	bne.n	8002102 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80020fe:	601a      	str	r2, [r3, #0]
 8002100:	e007      	b.n	8002112 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002110:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	7e5b      	ldrb	r3, [r3, #25]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d108      	bne.n	800212c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	e007      	b.n	800213c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800213a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	7e9b      	ldrb	r3, [r3, #26]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d108      	bne.n	8002156 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f042 0220 	orr.w	r2, r2, #32
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	e007      	b.n	8002166 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f022 0220 	bic.w	r2, r2, #32
 8002164:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	7edb      	ldrb	r3, [r3, #27]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d108      	bne.n	8002180 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f022 0210 	bic.w	r2, r2, #16
 800217c:	601a      	str	r2, [r3, #0]
 800217e:	e007      	b.n	8002190 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f042 0210 	orr.w	r2, r2, #16
 800218e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	7f1b      	ldrb	r3, [r3, #28]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d108      	bne.n	80021aa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f042 0208 	orr.w	r2, r2, #8
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	e007      	b.n	80021ba <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f022 0208 	bic.w	r2, r2, #8
 80021b8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	7f5b      	ldrb	r3, [r3, #29]
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d108      	bne.n	80021d4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f042 0204 	orr.w	r2, r2, #4
 80021d0:	601a      	str	r2, [r3, #0]
 80021d2:	e007      	b.n	80021e4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f022 0204 	bic.w	r2, r2, #4
 80021e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	689a      	ldr	r2, [r3, #8]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	431a      	orrs	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	431a      	orrs	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	695b      	ldr	r3, [r3, #20]
 80021f8:	ea42 0103 	orr.w	r1, r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	1e5a      	subs	r2, r3, #1
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	430a      	orrs	r2, r1
 8002208:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2200      	movs	r2, #0
 800220e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2201      	movs	r2, #1
 8002214:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002218:	2300      	movs	r3, #0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3710      	adds	r7, #16
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
	...

08002224 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002224:	b480      	push	{r7}
 8002226:	b087      	sub	sp, #28
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f893 3020 	ldrb.w	r3, [r3, #32]
 800223a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800223c:	7cfb      	ldrb	r3, [r7, #19]
 800223e:	2b01      	cmp	r3, #1
 8002240:	d003      	beq.n	800224a <HAL_CAN_ConfigFilter+0x26>
 8002242:	7cfb      	ldrb	r3, [r7, #19]
 8002244:	2b02      	cmp	r3, #2
 8002246:	f040 80be 	bne.w	80023c6 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800224a:	4b65      	ldr	r3, [pc, #404]	; (80023e0 <HAL_CAN_ConfigFilter+0x1bc>)
 800224c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002254:	f043 0201 	orr.w	r2, r3, #1
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002264:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002278:	021b      	lsls	r3, r3, #8
 800227a:	431a      	orrs	r2, r3
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	695b      	ldr	r3, [r3, #20]
 8002286:	f003 031f 	and.w	r3, r3, #31
 800228a:	2201      	movs	r2, #1
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	43db      	mvns	r3, r3
 800229c:	401a      	ands	r2, r3
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	69db      	ldr	r3, [r3, #28]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d123      	bne.n	80022f4 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	43db      	mvns	r3, r3
 80022b6:	401a      	ands	r2, r3
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80022ca:	683a      	ldr	r2, [r7, #0]
 80022cc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80022ce:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	3248      	adds	r2, #72	; 0x48
 80022d4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80022e8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80022ea:	6979      	ldr	r1, [r7, #20]
 80022ec:	3348      	adds	r3, #72	; 0x48
 80022ee:	00db      	lsls	r3, r3, #3
 80022f0:	440b      	add	r3, r1
 80022f2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	69db      	ldr	r3, [r3, #28]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d122      	bne.n	8002342 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	431a      	orrs	r2, r3
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002318:	683a      	ldr	r2, [r7, #0]
 800231a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800231c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	3248      	adds	r2, #72	; 0x48
 8002322:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002336:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002338:	6979      	ldr	r1, [r7, #20]
 800233a:	3348      	adds	r3, #72	; 0x48
 800233c:	00db      	lsls	r3, r3, #3
 800233e:	440b      	add	r3, r1
 8002340:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	699b      	ldr	r3, [r3, #24]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d109      	bne.n	800235e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	43db      	mvns	r3, r3
 8002354:	401a      	ands	r2, r3
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800235c:	e007      	b.n	800236e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	431a      	orrs	r2, r3
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d109      	bne.n	800238a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	43db      	mvns	r3, r3
 8002380:	401a      	ands	r2, r3
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002388:	e007      	b.n	800239a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	431a      	orrs	r2, r3
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	6a1b      	ldr	r3, [r3, #32]
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d107      	bne.n	80023b2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	431a      	orrs	r2, r3
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80023b8:	f023 0201 	bic.w	r2, r3, #1
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80023c2:	2300      	movs	r3, #0
 80023c4:	e006      	b.n	80023d4 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ca:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
  }
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	371c      	adds	r7, #28
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr
 80023e0:	40006400 	.word	0x40006400

080023e4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d12e      	bne.n	8002456 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2202      	movs	r2, #2
 80023fc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f022 0201 	bic.w	r2, r2, #1
 800240e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002410:	f7fe fe20 	bl	8001054 <HAL_GetTick>
 8002414:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002416:	e012      	b.n	800243e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002418:	f7fe fe1c 	bl	8001054 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b0a      	cmp	r3, #10
 8002424:	d90b      	bls.n	800243e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2205      	movs	r2, #5
 8002436:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e012      	b.n	8002464 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f003 0301 	and.w	r3, r3, #1
 8002448:	2b00      	cmp	r3, #0
 800244a:	d1e5      	bne.n	8002418 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2200      	movs	r2, #0
 8002450:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002452:	2300      	movs	r3, #0
 8002454:	e006      	b.n	8002464 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
  }
}
 8002464:	4618      	mov	r0, r3
 8002466:	3710      	adds	r7, #16
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}

0800246c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800246c:	b480      	push	{r7}
 800246e:	b089      	sub	sp, #36	; 0x24
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	60b9      	str	r1, [r7, #8]
 8002476:	607a      	str	r2, [r7, #4]
 8002478:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002480:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800248a:	7ffb      	ldrb	r3, [r7, #31]
 800248c:	2b01      	cmp	r3, #1
 800248e:	d003      	beq.n	8002498 <HAL_CAN_AddTxMessage+0x2c>
 8002490:	7ffb      	ldrb	r3, [r7, #31]
 8002492:	2b02      	cmp	r3, #2
 8002494:	f040 80b8 	bne.w	8002608 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10a      	bne.n	80024b8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d105      	bne.n	80024b8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	f000 80a0 	beq.w	80025f8 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	0e1b      	lsrs	r3, r3, #24
 80024bc:	f003 0303 	and.w	r3, r3, #3
 80024c0:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d907      	bls.n	80024d8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024cc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e09e      	b.n	8002616 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80024d8:	2201      	movs	r2, #1
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	409a      	lsls	r2, r3
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d10d      	bne.n	8002506 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80024f4:	68f9      	ldr	r1, [r7, #12]
 80024f6:	6809      	ldr	r1, [r1, #0]
 80024f8:	431a      	orrs	r2, r3
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	3318      	adds	r3, #24
 80024fe:	011b      	lsls	r3, r3, #4
 8002500:	440b      	add	r3, r1
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	e00f      	b.n	8002526 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002510:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002516:	68f9      	ldr	r1, [r7, #12]
 8002518:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800251a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	3318      	adds	r3, #24
 8002520:	011b      	lsls	r3, r3, #4
 8002522:	440b      	add	r3, r1
 8002524:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6819      	ldr	r1, [r3, #0]
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	691a      	ldr	r2, [r3, #16]
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	3318      	adds	r3, #24
 8002532:	011b      	lsls	r3, r3, #4
 8002534:	440b      	add	r3, r1
 8002536:	3304      	adds	r3, #4
 8002538:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	7d1b      	ldrb	r3, [r3, #20]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d111      	bne.n	8002566 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	3318      	adds	r3, #24
 800254a:	011b      	lsls	r3, r3, #4
 800254c:	4413      	add	r3, r2
 800254e:	3304      	adds	r3, #4
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	68fa      	ldr	r2, [r7, #12]
 8002554:	6811      	ldr	r1, [r2, #0]
 8002556:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	3318      	adds	r3, #24
 800255e:	011b      	lsls	r3, r3, #4
 8002560:	440b      	add	r3, r1
 8002562:	3304      	adds	r3, #4
 8002564:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	3307      	adds	r3, #7
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	061a      	lsls	r2, r3, #24
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	3306      	adds	r3, #6
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	041b      	lsls	r3, r3, #16
 8002576:	431a      	orrs	r2, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	3305      	adds	r3, #5
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	021b      	lsls	r3, r3, #8
 8002580:	4313      	orrs	r3, r2
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	3204      	adds	r2, #4
 8002586:	7812      	ldrb	r2, [r2, #0]
 8002588:	4610      	mov	r0, r2
 800258a:	68fa      	ldr	r2, [r7, #12]
 800258c:	6811      	ldr	r1, [r2, #0]
 800258e:	ea43 0200 	orr.w	r2, r3, r0
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	011b      	lsls	r3, r3, #4
 8002596:	440b      	add	r3, r1
 8002598:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800259c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	3303      	adds	r3, #3
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	061a      	lsls	r2, r3, #24
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	3302      	adds	r3, #2
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	041b      	lsls	r3, r3, #16
 80025ae:	431a      	orrs	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3301      	adds	r3, #1
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	021b      	lsls	r3, r3, #8
 80025b8:	4313      	orrs	r3, r2
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	7812      	ldrb	r2, [r2, #0]
 80025be:	4610      	mov	r0, r2
 80025c0:	68fa      	ldr	r2, [r7, #12]
 80025c2:	6811      	ldr	r1, [r2, #0]
 80025c4:	ea43 0200 	orr.w	r2, r3, r0
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	011b      	lsls	r3, r3, #4
 80025cc:	440b      	add	r3, r1
 80025ce:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80025d2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	3318      	adds	r3, #24
 80025dc:	011b      	lsls	r3, r3, #4
 80025de:	4413      	add	r3, r2
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	68fa      	ldr	r2, [r7, #12]
 80025e4:	6811      	ldr	r1, [r2, #0]
 80025e6:	f043 0201 	orr.w	r2, r3, #1
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	3318      	adds	r3, #24
 80025ee:	011b      	lsls	r3, r3, #4
 80025f0:	440b      	add	r3, r1
 80025f2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80025f4:	2300      	movs	r3, #0
 80025f6:	e00e      	b.n	8002616 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025fc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e006      	b.n	8002616 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
  }
}
 8002616:	4618      	mov	r0, r3
 8002618:	3724      	adds	r7, #36	; 0x24
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr

08002622 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002622:	b480      	push	{r7}
 8002624:	b087      	sub	sp, #28
 8002626:	af00      	add	r7, sp, #0
 8002628:	60f8      	str	r0, [r7, #12]
 800262a:	60b9      	str	r1, [r7, #8]
 800262c:	607a      	str	r2, [r7, #4]
 800262e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002636:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002638:	7dfb      	ldrb	r3, [r7, #23]
 800263a:	2b01      	cmp	r3, #1
 800263c:	d003      	beq.n	8002646 <HAL_CAN_GetRxMessage+0x24>
 800263e:	7dfb      	ldrb	r3, [r7, #23]
 8002640:	2b02      	cmp	r3, #2
 8002642:	f040 80f3 	bne.w	800282c <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d10e      	bne.n	800266a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	f003 0303 	and.w	r3, r3, #3
 8002656:	2b00      	cmp	r3, #0
 8002658:	d116      	bne.n	8002688 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800265e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e0e7      	b.n	800283a <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	691b      	ldr	r3, [r3, #16]
 8002670:	f003 0303 	and.w	r3, r3, #3
 8002674:	2b00      	cmp	r3, #0
 8002676:	d107      	bne.n	8002688 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800267c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e0d8      	b.n	800283a <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	331b      	adds	r3, #27
 8002690:	011b      	lsls	r3, r3, #4
 8002692:	4413      	add	r3, r2
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0204 	and.w	r2, r3, #4
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d10c      	bne.n	80026c0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	331b      	adds	r3, #27
 80026ae:	011b      	lsls	r3, r3, #4
 80026b0:	4413      	add	r3, r2
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	0d5b      	lsrs	r3, r3, #21
 80026b6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	e00b      	b.n	80026d8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	331b      	adds	r3, #27
 80026c8:	011b      	lsls	r3, r3, #4
 80026ca:	4413      	add	r3, r2
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	08db      	lsrs	r3, r3, #3
 80026d0:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	331b      	adds	r3, #27
 80026e0:	011b      	lsls	r3, r3, #4
 80026e2:	4413      	add	r3, r2
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0202 	and.w	r2, r3, #2
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	331b      	adds	r3, #27
 80026f6:	011b      	lsls	r3, r3, #4
 80026f8:	4413      	add	r3, r2
 80026fa:	3304      	adds	r3, #4
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 020f 	and.w	r2, r3, #15
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	331b      	adds	r3, #27
 800270e:	011b      	lsls	r3, r3, #4
 8002710:	4413      	add	r3, r2
 8002712:	3304      	adds	r3, #4
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	0a1b      	lsrs	r3, r3, #8
 8002718:	b2da      	uxtb	r2, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	331b      	adds	r3, #27
 8002726:	011b      	lsls	r3, r3, #4
 8002728:	4413      	add	r3, r2
 800272a:	3304      	adds	r3, #4
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	0c1b      	lsrs	r3, r3, #16
 8002730:	b29a      	uxth	r2, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	011b      	lsls	r3, r3, #4
 800273e:	4413      	add	r3, r2
 8002740:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	b2da      	uxtb	r2, r3
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	011b      	lsls	r3, r3, #4
 8002754:	4413      	add	r3, r2
 8002756:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	0a1a      	lsrs	r2, r3, #8
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	3301      	adds	r3, #1
 8002762:	b2d2      	uxtb	r2, r2
 8002764:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	011b      	lsls	r3, r3, #4
 800276e:	4413      	add	r3, r2
 8002770:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	0c1a      	lsrs	r2, r3, #16
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	3302      	adds	r3, #2
 800277c:	b2d2      	uxtb	r2, r2
 800277e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	011b      	lsls	r3, r3, #4
 8002788:	4413      	add	r3, r2
 800278a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	0e1a      	lsrs	r2, r3, #24
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	3303      	adds	r3, #3
 8002796:	b2d2      	uxtb	r2, r2
 8002798:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	011b      	lsls	r3, r3, #4
 80027a2:	4413      	add	r3, r2
 80027a4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	3304      	adds	r3, #4
 80027ae:	b2d2      	uxtb	r2, r2
 80027b0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	011b      	lsls	r3, r3, #4
 80027ba:	4413      	add	r3, r2
 80027bc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	0a1a      	lsrs	r2, r3, #8
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	3305      	adds	r3, #5
 80027c8:	b2d2      	uxtb	r2, r2
 80027ca:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	011b      	lsls	r3, r3, #4
 80027d4:	4413      	add	r3, r2
 80027d6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	0c1a      	lsrs	r2, r3, #16
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	3306      	adds	r3, #6
 80027e2:	b2d2      	uxtb	r2, r2
 80027e4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	011b      	lsls	r3, r3, #4
 80027ee:	4413      	add	r3, r2
 80027f0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	0e1a      	lsrs	r2, r3, #24
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	3307      	adds	r3, #7
 80027fc:	b2d2      	uxtb	r2, r2
 80027fe:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d108      	bne.n	8002818 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	68da      	ldr	r2, [r3, #12]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f042 0220 	orr.w	r2, r2, #32
 8002814:	60da      	str	r2, [r3, #12]
 8002816:	e007      	b.n	8002828 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	691a      	ldr	r2, [r3, #16]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f042 0220 	orr.w	r2, r2, #32
 8002826:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002828:	2300      	movs	r3, #0
 800282a:	e006      	b.n	800283a <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002830:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
  }
}
 800283a:	4618      	mov	r0, r3
 800283c:	371c      	adds	r7, #28
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr

08002846 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002846:	b480      	push	{r7}
 8002848:	b085      	sub	sp, #20
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
 800284e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002856:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002858:	7bfb      	ldrb	r3, [r7, #15]
 800285a:	2b01      	cmp	r3, #1
 800285c:	d002      	beq.n	8002864 <HAL_CAN_ActivateNotification+0x1e>
 800285e:	7bfb      	ldrb	r3, [r7, #15]
 8002860:	2b02      	cmp	r3, #2
 8002862:	d109      	bne.n	8002878 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6959      	ldr	r1, [r3, #20]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	683a      	ldr	r2, [r7, #0]
 8002870:	430a      	orrs	r2, r1
 8002872:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002874:	2300      	movs	r3, #0
 8002876:	e006      	b.n	8002886 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
  }
}
 8002886:	4618      	mov	r0, r3
 8002888:	3714      	adds	r7, #20
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr

08002892 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002892:	b580      	push	{r7, lr}
 8002894:	b08a      	sub	sp, #40	; 0x28
 8002896:	af00      	add	r7, sp, #0
 8002898:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800289a:	2300      	movs	r3, #0
 800289c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	695b      	ldr	r3, [r3, #20]
 80028a4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	691b      	ldr	r3, [r3, #16]
 80028c4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80028ce:	6a3b      	ldr	r3, [r7, #32]
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d07c      	beq.n	80029d2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d023      	beq.n	800292a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2201      	movs	r2, #1
 80028e8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	f003 0302 	and.w	r3, r3, #2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d003      	beq.n	80028fc <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 f97d 	bl	8002bf4 <HAL_CAN_TxMailbox0CompleteCallback>
 80028fa:	e016      	b.n	800292a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	f003 0304 	and.w	r3, r3, #4
 8002902:	2b00      	cmp	r3, #0
 8002904:	d004      	beq.n	8002910 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002908:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800290c:	627b      	str	r3, [r7, #36]	; 0x24
 800290e:	e00c      	b.n	800292a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002910:	69bb      	ldr	r3, [r7, #24]
 8002912:	f003 0308 	and.w	r3, r3, #8
 8002916:	2b00      	cmp	r3, #0
 8002918:	d004      	beq.n	8002924 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800291a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002920:	627b      	str	r3, [r7, #36]	; 0x24
 8002922:	e002      	b.n	800292a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f000 f983 	bl	8002c30 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002930:	2b00      	cmp	r3, #0
 8002932:	d024      	beq.n	800297e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f44f 7280 	mov.w	r2, #256	; 0x100
 800293c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002944:	2b00      	cmp	r3, #0
 8002946:	d003      	beq.n	8002950 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f000 f95d 	bl	8002c08 <HAL_CAN_TxMailbox1CompleteCallback>
 800294e:	e016      	b.n	800297e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002956:	2b00      	cmp	r3, #0
 8002958:	d004      	beq.n	8002964 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800295a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002960:	627b      	str	r3, [r7, #36]	; 0x24
 8002962:	e00c      	b.n	800297e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800296a:	2b00      	cmp	r3, #0
 800296c:	d004      	beq.n	8002978 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800296e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002970:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002974:	627b      	str	r3, [r7, #36]	; 0x24
 8002976:	e002      	b.n	800297e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f000 f963 	bl	8002c44 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d024      	beq.n	80029d2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002990:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d003      	beq.n	80029a4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f000 f93d 	bl	8002c1c <HAL_CAN_TxMailbox2CompleteCallback>
 80029a2:	e016      	b.n	80029d2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d004      	beq.n	80029b8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80029ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029b4:	627b      	str	r3, [r7, #36]	; 0x24
 80029b6:	e00c      	b.n	80029d2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d004      	beq.n	80029cc <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80029c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029c8:	627b      	str	r3, [r7, #36]	; 0x24
 80029ca:	e002      	b.n	80029d2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f000 f943 	bl	8002c58 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80029d2:	6a3b      	ldr	r3, [r7, #32]
 80029d4:	f003 0308 	and.w	r3, r3, #8
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d00c      	beq.n	80029f6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	f003 0310 	and.w	r3, r3, #16
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d007      	beq.n	80029f6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80029e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029ec:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2210      	movs	r2, #16
 80029f4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80029f6:	6a3b      	ldr	r3, [r7, #32]
 80029f8:	f003 0304 	and.w	r3, r3, #4
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d00b      	beq.n	8002a18 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	f003 0308 	and.w	r3, r3, #8
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d006      	beq.n	8002a18 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2208      	movs	r2, #8
 8002a10:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f000 f934 	bl	8002c80 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002a18:	6a3b      	ldr	r3, [r7, #32]
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d009      	beq.n	8002a36 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	f003 0303 	and.w	r3, r3, #3
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d002      	beq.n	8002a36 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f000 f91b 	bl	8002c6c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002a36:	6a3b      	ldr	r3, [r7, #32]
 8002a38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d00c      	beq.n	8002a5a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	f003 0310 	and.w	r3, r3, #16
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d007      	beq.n	8002a5a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a50:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2210      	movs	r2, #16
 8002a58:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002a5a:	6a3b      	ldr	r3, [r7, #32]
 8002a5c:	f003 0320 	and.w	r3, r3, #32
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d00b      	beq.n	8002a7c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	f003 0308 	and.w	r3, r3, #8
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d006      	beq.n	8002a7c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2208      	movs	r2, #8
 8002a74:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f000 f916 	bl	8002ca8 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002a7c:	6a3b      	ldr	r3, [r7, #32]
 8002a7e:	f003 0310 	and.w	r3, r3, #16
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d009      	beq.n	8002a9a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	f003 0303 	and.w	r3, r3, #3
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d002      	beq.n	8002a9a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f000 f8fd 	bl	8002c94 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002a9a:	6a3b      	ldr	r3, [r7, #32]
 8002a9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d00b      	beq.n	8002abc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	f003 0310 	and.w	r3, r3, #16
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d006      	beq.n	8002abc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2210      	movs	r2, #16
 8002ab4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f000 f900 	bl	8002cbc <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002abc:	6a3b      	ldr	r3, [r7, #32]
 8002abe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d00b      	beq.n	8002ade <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	f003 0308 	and.w	r3, r3, #8
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d006      	beq.n	8002ade <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2208      	movs	r2, #8
 8002ad6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f000 f8f9 	bl	8002cd0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002ade:	6a3b      	ldr	r3, [r7, #32]
 8002ae0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d075      	beq.n	8002bd4 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	f003 0304 	and.w	r3, r3, #4
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d06c      	beq.n	8002bcc <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002af2:	6a3b      	ldr	r3, [r7, #32]
 8002af4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d008      	beq.n	8002b0e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d003      	beq.n	8002b0e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b08:	f043 0301 	orr.w	r3, r3, #1
 8002b0c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002b0e:	6a3b      	ldr	r3, [r7, #32]
 8002b10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d008      	beq.n	8002b2a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d003      	beq.n	8002b2a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b24:	f043 0302 	orr.w	r3, r3, #2
 8002b28:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002b2a:	6a3b      	ldr	r3, [r7, #32]
 8002b2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d008      	beq.n	8002b46 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d003      	beq.n	8002b46 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b40:	f043 0304 	orr.w	r3, r3, #4
 8002b44:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002b46:	6a3b      	ldr	r3, [r7, #32]
 8002b48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d03d      	beq.n	8002bcc <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d038      	beq.n	8002bcc <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002b60:	2b30      	cmp	r3, #48	; 0x30
 8002b62:	d017      	beq.n	8002b94 <HAL_CAN_IRQHandler+0x302>
 8002b64:	2b30      	cmp	r3, #48	; 0x30
 8002b66:	d804      	bhi.n	8002b72 <HAL_CAN_IRQHandler+0x2e0>
 8002b68:	2b10      	cmp	r3, #16
 8002b6a:	d009      	beq.n	8002b80 <HAL_CAN_IRQHandler+0x2ee>
 8002b6c:	2b20      	cmp	r3, #32
 8002b6e:	d00c      	beq.n	8002b8a <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002b70:	e024      	b.n	8002bbc <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8002b72:	2b50      	cmp	r3, #80	; 0x50
 8002b74:	d018      	beq.n	8002ba8 <HAL_CAN_IRQHandler+0x316>
 8002b76:	2b60      	cmp	r3, #96	; 0x60
 8002b78:	d01b      	beq.n	8002bb2 <HAL_CAN_IRQHandler+0x320>
 8002b7a:	2b40      	cmp	r3, #64	; 0x40
 8002b7c:	d00f      	beq.n	8002b9e <HAL_CAN_IRQHandler+0x30c>
            break;
 8002b7e:	e01d      	b.n	8002bbc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8002b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b82:	f043 0308 	orr.w	r3, r3, #8
 8002b86:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002b88:	e018      	b.n	8002bbc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8c:	f043 0310 	orr.w	r3, r3, #16
 8002b90:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002b92:	e013      	b.n	8002bbc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b96:	f043 0320 	orr.w	r3, r3, #32
 8002b9a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002b9c:	e00e      	b.n	8002bbc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ba4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002ba6:	e009      	b.n	8002bbc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8002ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002baa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bae:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002bb0:	e004      	b.n	8002bbc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bb8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002bba:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	699a      	ldr	r2, [r3, #24]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002bca:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2204      	movs	r2, #4
 8002bd2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d008      	beq.n	8002bec <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be0:	431a      	orrs	r2, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f000 f87c 	bl	8002ce4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002bec:	bf00      	nop
 8002bee:	3728      	adds	r7, #40	; 0x28
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002c38:	bf00      	nop
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002c60:	bf00      	nop
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002c88:	bf00      	nop
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr

08002c94 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002c9c:	bf00      	nop
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002cd8:	bf00      	nop
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr

08002ce4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f003 0307 	and.w	r3, r3, #7
 8002d06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d08:	4b0c      	ldr	r3, [pc, #48]	; (8002d3c <__NVIC_SetPriorityGrouping+0x44>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d14:	4013      	ands	r3, r2
 8002d16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d2a:	4a04      	ldr	r2, [pc, #16]	; (8002d3c <__NVIC_SetPriorityGrouping+0x44>)
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	60d3      	str	r3, [r2, #12]
}
 8002d30:	bf00      	nop
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr
 8002d3c:	e000ed00 	.word	0xe000ed00

08002d40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d44:	4b04      	ldr	r3, [pc, #16]	; (8002d58 <__NVIC_GetPriorityGrouping+0x18>)
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	0a1b      	lsrs	r3, r3, #8
 8002d4a:	f003 0307 	and.w	r3, r3, #7
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr
 8002d58:	e000ed00 	.word	0xe000ed00

08002d5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	4603      	mov	r3, r0
 8002d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	db0b      	blt.n	8002d86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d6e:	79fb      	ldrb	r3, [r7, #7]
 8002d70:	f003 021f 	and.w	r2, r3, #31
 8002d74:	4907      	ldr	r1, [pc, #28]	; (8002d94 <__NVIC_EnableIRQ+0x38>)
 8002d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7a:	095b      	lsrs	r3, r3, #5
 8002d7c:	2001      	movs	r0, #1
 8002d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d86:	bf00      	nop
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	e000e100 	.word	0xe000e100

08002d98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	6039      	str	r1, [r7, #0]
 8002da2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	db0a      	blt.n	8002dc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	b2da      	uxtb	r2, r3
 8002db0:	490c      	ldr	r1, [pc, #48]	; (8002de4 <__NVIC_SetPriority+0x4c>)
 8002db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db6:	0112      	lsls	r2, r2, #4
 8002db8:	b2d2      	uxtb	r2, r2
 8002dba:	440b      	add	r3, r1
 8002dbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dc0:	e00a      	b.n	8002dd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	b2da      	uxtb	r2, r3
 8002dc6:	4908      	ldr	r1, [pc, #32]	; (8002de8 <__NVIC_SetPriority+0x50>)
 8002dc8:	79fb      	ldrb	r3, [r7, #7]
 8002dca:	f003 030f 	and.w	r3, r3, #15
 8002dce:	3b04      	subs	r3, #4
 8002dd0:	0112      	lsls	r2, r2, #4
 8002dd2:	b2d2      	uxtb	r2, r2
 8002dd4:	440b      	add	r3, r1
 8002dd6:	761a      	strb	r2, [r3, #24]
}
 8002dd8:	bf00      	nop
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	e000e100 	.word	0xe000e100
 8002de8:	e000ed00 	.word	0xe000ed00

08002dec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b089      	sub	sp, #36	; 0x24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f003 0307 	and.w	r3, r3, #7
 8002dfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	f1c3 0307 	rsb	r3, r3, #7
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	bf28      	it	cs
 8002e0a:	2304      	movcs	r3, #4
 8002e0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	3304      	adds	r3, #4
 8002e12:	2b06      	cmp	r3, #6
 8002e14:	d902      	bls.n	8002e1c <NVIC_EncodePriority+0x30>
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	3b03      	subs	r3, #3
 8002e1a:	e000      	b.n	8002e1e <NVIC_EncodePriority+0x32>
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2a:	43da      	mvns	r2, r3
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	401a      	ands	r2, r3
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e34:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3e:	43d9      	mvns	r1, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e44:	4313      	orrs	r3, r2
         );
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3724      	adds	r7, #36	; 0x24
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
	...

08002e54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e64:	d301      	bcc.n	8002e6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e66:	2301      	movs	r3, #1
 8002e68:	e00f      	b.n	8002e8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e6a:	4a0a      	ldr	r2, [pc, #40]	; (8002e94 <SysTick_Config+0x40>)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e72:	210f      	movs	r1, #15
 8002e74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e78:	f7ff ff8e 	bl	8002d98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e7c:	4b05      	ldr	r3, [pc, #20]	; (8002e94 <SysTick_Config+0x40>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e82:	4b04      	ldr	r3, [pc, #16]	; (8002e94 <SysTick_Config+0x40>)
 8002e84:	2207      	movs	r2, #7
 8002e86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3708      	adds	r7, #8
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	e000e010 	.word	0xe000e010

08002e98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f7ff ff29 	bl	8002cf8 <__NVIC_SetPriorityGrouping>
}
 8002ea6:	bf00      	nop
 8002ea8:	3708      	adds	r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}

08002eae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	b086      	sub	sp, #24
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	60b9      	str	r1, [r7, #8]
 8002eb8:	607a      	str	r2, [r7, #4]
 8002eba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ec0:	f7ff ff3e 	bl	8002d40 <__NVIC_GetPriorityGrouping>
 8002ec4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	68b9      	ldr	r1, [r7, #8]
 8002eca:	6978      	ldr	r0, [r7, #20]
 8002ecc:	f7ff ff8e 	bl	8002dec <NVIC_EncodePriority>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ed6:	4611      	mov	r1, r2
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7ff ff5d 	bl	8002d98 <__NVIC_SetPriority>
}
 8002ede:	bf00      	nop
 8002ee0:	3718      	adds	r7, #24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	b082      	sub	sp, #8
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	4603      	mov	r3, r0
 8002eee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7ff ff31 	bl	8002d5c <__NVIC_EnableIRQ>
}
 8002efa:	bf00      	nop
 8002efc:	3708      	adds	r7, #8
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b082      	sub	sp, #8
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f7ff ffa2 	bl	8002e54 <SysTick_Config>
 8002f10:	4603      	mov	r3, r0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3708      	adds	r7, #8
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
	...

08002f1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f24:	2300      	movs	r3, #0
 8002f26:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002f28:	f7fe f894 	bl	8001054 <HAL_GetTick>
 8002f2c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e099      	b.n	800306c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2202      	movs	r2, #2
 8002f44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f022 0201 	bic.w	r2, r2, #1
 8002f56:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f58:	e00f      	b.n	8002f7a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f5a:	f7fe f87b 	bl	8001054 <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	2b05      	cmp	r3, #5
 8002f66:	d908      	bls.n	8002f7a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2203      	movs	r2, #3
 8002f72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e078      	b.n	800306c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d1e8      	bne.n	8002f5a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f90:	697a      	ldr	r2, [r7, #20]
 8002f92:	4b38      	ldr	r3, [pc, #224]	; (8003074 <HAL_DMA_Init+0x158>)
 8002f94:	4013      	ands	r3, r2
 8002f96:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685a      	ldr	r2, [r3, #4]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fbe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6a1b      	ldr	r3, [r3, #32]
 8002fc4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fc6:	697a      	ldr	r2, [r7, #20]
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd0:	2b04      	cmp	r3, #4
 8002fd2:	d107      	bne.n	8002fe4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	697a      	ldr	r2, [r7, #20]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	697a      	ldr	r2, [r7, #20]
 8002fea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	f023 0307 	bic.w	r3, r3, #7
 8002ffa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003000:	697a      	ldr	r2, [r7, #20]
 8003002:	4313      	orrs	r3, r2
 8003004:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300a:	2b04      	cmp	r3, #4
 800300c:	d117      	bne.n	800303e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003012:	697a      	ldr	r2, [r7, #20]
 8003014:	4313      	orrs	r3, r2
 8003016:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800301c:	2b00      	cmp	r3, #0
 800301e:	d00e      	beq.n	800303e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f000 fae5 	bl	80035f0 <DMA_CheckFifoParam>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d008      	beq.n	800303e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2240      	movs	r2, #64	; 0x40
 8003030:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2201      	movs	r2, #1
 8003036:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800303a:	2301      	movs	r3, #1
 800303c:	e016      	b.n	800306c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	697a      	ldr	r2, [r7, #20]
 8003044:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 fa9c 	bl	8003584 <DMA_CalcBaseAndBitshift>
 800304c:	4603      	mov	r3, r0
 800304e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003054:	223f      	movs	r2, #63	; 0x3f
 8003056:	409a      	lsls	r2, r3
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2201      	movs	r2, #1
 8003066:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800306a:	2300      	movs	r3, #0
}
 800306c:	4618      	mov	r0, r3
 800306e:	3718      	adds	r7, #24
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}
 8003074:	f010803f 	.word	0xf010803f

08003078 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b086      	sub	sp, #24
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]
 8003084:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003086:	2300      	movs	r3, #0
 8003088:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800308e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003096:	2b01      	cmp	r3, #1
 8003098:	d101      	bne.n	800309e <HAL_DMA_Start_IT+0x26>
 800309a:	2302      	movs	r3, #2
 800309c:	e040      	b.n	8003120 <HAL_DMA_Start_IT+0xa8>
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2201      	movs	r2, #1
 80030a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d12f      	bne.n	8003112 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2202      	movs	r2, #2
 80030b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	68b9      	ldr	r1, [r7, #8]
 80030c6:	68f8      	ldr	r0, [r7, #12]
 80030c8:	f000 fa2e 	bl	8003528 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030d0:	223f      	movs	r2, #63	; 0x3f
 80030d2:	409a      	lsls	r2, r3
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f042 0216 	orr.w	r2, r2, #22
 80030e6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d007      	beq.n	8003100 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f042 0208 	orr.w	r2, r2, #8
 80030fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f042 0201 	orr.w	r2, r2, #1
 800310e:	601a      	str	r2, [r3, #0]
 8003110:	e005      	b.n	800311e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800311a:	2302      	movs	r3, #2
 800311c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800311e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003120:	4618      	mov	r0, r3
 8003122:	3718      	adds	r7, #24
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003136:	b2db      	uxtb	r3, r3
 8003138:	2b02      	cmp	r3, #2
 800313a:	d004      	beq.n	8003146 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2280      	movs	r2, #128	; 0x80
 8003140:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e00c      	b.n	8003160 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2205      	movs	r2, #5
 800314a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f022 0201 	bic.w	r2, r2, #1
 800315c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800315e:	2300      	movs	r3, #0
}
 8003160:	4618      	mov	r0, r3
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b086      	sub	sp, #24
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003174:	2300      	movs	r3, #0
 8003176:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003178:	4b92      	ldr	r3, [pc, #584]	; (80033c4 <HAL_DMA_IRQHandler+0x258>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a92      	ldr	r2, [pc, #584]	; (80033c8 <HAL_DMA_IRQHandler+0x25c>)
 800317e:	fba2 2303 	umull	r2, r3, r2, r3
 8003182:	0a9b      	lsrs	r3, r3, #10
 8003184:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800318a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003196:	2208      	movs	r2, #8
 8003198:	409a      	lsls	r2, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	4013      	ands	r3, r2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d01a      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0304 	and.w	r3, r3, #4
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d013      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f022 0204 	bic.w	r2, r2, #4
 80031be:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031c4:	2208      	movs	r2, #8
 80031c6:	409a      	lsls	r2, r3
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031d0:	f043 0201 	orr.w	r2, r3, #1
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031dc:	2201      	movs	r2, #1
 80031de:	409a      	lsls	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	4013      	ands	r3, r2
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d012      	beq.n	800320e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00b      	beq.n	800320e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031fa:	2201      	movs	r2, #1
 80031fc:	409a      	lsls	r2, r3
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003206:	f043 0202 	orr.w	r2, r3, #2
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003212:	2204      	movs	r2, #4
 8003214:	409a      	lsls	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	4013      	ands	r3, r2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d012      	beq.n	8003244 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0302 	and.w	r3, r3, #2
 8003228:	2b00      	cmp	r3, #0
 800322a:	d00b      	beq.n	8003244 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003230:	2204      	movs	r2, #4
 8003232:	409a      	lsls	r2, r3
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800323c:	f043 0204 	orr.w	r2, r3, #4
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003248:	2210      	movs	r2, #16
 800324a:	409a      	lsls	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	4013      	ands	r3, r2
 8003250:	2b00      	cmp	r3, #0
 8003252:	d043      	beq.n	80032dc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0308 	and.w	r3, r3, #8
 800325e:	2b00      	cmp	r3, #0
 8003260:	d03c      	beq.n	80032dc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003266:	2210      	movs	r2, #16
 8003268:	409a      	lsls	r2, r3
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d018      	beq.n	80032ae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d108      	bne.n	800329c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328e:	2b00      	cmp	r3, #0
 8003290:	d024      	beq.n	80032dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	4798      	blx	r3
 800329a:	e01f      	b.n	80032dc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d01b      	beq.n	80032dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	4798      	blx	r3
 80032ac:	e016      	b.n	80032dc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d107      	bne.n	80032cc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f022 0208 	bic.w	r2, r2, #8
 80032ca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d003      	beq.n	80032dc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032e0:	2220      	movs	r2, #32
 80032e2:	409a      	lsls	r2, r3
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	4013      	ands	r3, r2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	f000 808e 	beq.w	800340a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0310 	and.w	r3, r3, #16
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f000 8086 	beq.w	800340a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003302:	2220      	movs	r2, #32
 8003304:	409a      	lsls	r2, r3
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b05      	cmp	r3, #5
 8003314:	d136      	bne.n	8003384 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f022 0216 	bic.w	r2, r2, #22
 8003324:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	695a      	ldr	r2, [r3, #20]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003334:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	2b00      	cmp	r3, #0
 800333c:	d103      	bne.n	8003346 <HAL_DMA_IRQHandler+0x1da>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003342:	2b00      	cmp	r3, #0
 8003344:	d007      	beq.n	8003356 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f022 0208 	bic.w	r2, r2, #8
 8003354:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800335a:	223f      	movs	r2, #63	; 0x3f
 800335c:	409a      	lsls	r2, r3
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2201      	movs	r2, #1
 800336e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003376:	2b00      	cmp	r3, #0
 8003378:	d07d      	beq.n	8003476 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	4798      	blx	r3
        }
        return;
 8003382:	e078      	b.n	8003476 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d01c      	beq.n	80033cc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d108      	bne.n	80033b2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d030      	beq.n	800340a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	4798      	blx	r3
 80033b0:	e02b      	b.n	800340a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d027      	beq.n	800340a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	4798      	blx	r3
 80033c2:	e022      	b.n	800340a <HAL_DMA_IRQHandler+0x29e>
 80033c4:	2000003c 	.word	0x2000003c
 80033c8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d10f      	bne.n	80033fa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f022 0210 	bic.w	r2, r2, #16
 80033e8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2200      	movs	r2, #0
 80033ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2201      	movs	r2, #1
 80033f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d003      	beq.n	800340a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800340e:	2b00      	cmp	r3, #0
 8003410:	d032      	beq.n	8003478 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b00      	cmp	r3, #0
 800341c:	d022      	beq.n	8003464 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2205      	movs	r2, #5
 8003422:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f022 0201 	bic.w	r2, r2, #1
 8003434:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	3301      	adds	r3, #1
 800343a:	60bb      	str	r3, [r7, #8]
 800343c:	697a      	ldr	r2, [r7, #20]
 800343e:	429a      	cmp	r2, r3
 8003440:	d307      	bcc.n	8003452 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0301 	and.w	r3, r3, #1
 800344c:	2b00      	cmp	r3, #0
 800344e:	d1f2      	bne.n	8003436 <HAL_DMA_IRQHandler+0x2ca>
 8003450:	e000      	b.n	8003454 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003452:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2201      	movs	r2, #1
 8003460:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003468:	2b00      	cmp	r3, #0
 800346a:	d005      	beq.n	8003478 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	4798      	blx	r3
 8003474:	e000      	b.n	8003478 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003476:	bf00      	nop
    }
  }
}
 8003478:	3718      	adds	r7, #24
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop

08003480 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 8003480:	b480      	push	{r7}
 8003482:	b087      	sub	sp, #28
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	460b      	mov	r3, r1
 800348a:	607a      	str	r2, [r7, #4]
 800348c:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 800348e:	2300      	movs	r3, #0
 8003490:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003498:	2b01      	cmp	r3, #1
 800349a:	d101      	bne.n	80034a0 <HAL_DMA_RegisterCallback+0x20>
 800349c:	2302      	movs	r3, #2
 800349e:	e03c      	b.n	800351a <HAL_DMA_RegisterCallback+0x9a>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d129      	bne.n	8003508 <HAL_DMA_RegisterCallback+0x88>
  {
    switch (CallbackID)
 80034b4:	7afb      	ldrb	r3, [r7, #11]
 80034b6:	2b05      	cmp	r3, #5
 80034b8:	d829      	bhi.n	800350e <HAL_DMA_RegisterCallback+0x8e>
 80034ba:	a201      	add	r2, pc, #4	; (adr r2, 80034c0 <HAL_DMA_RegisterCallback+0x40>)
 80034bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034c0:	080034d9 	.word	0x080034d9
 80034c4:	080034e1 	.word	0x080034e1
 80034c8:	080034e9 	.word	0x080034e9
 80034cc:	080034f1 	.word	0x080034f1
 80034d0:	080034f9 	.word	0x080034f9
 80034d4:	08003501 	.word	0x08003501
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 80034de:	e017      	b.n	8003510 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80034e6:	e013      	b.n	8003510 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 80034ee:	e00f      	b.n	8003510 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 80034f6:	e00b      	b.n	8003510 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 80034fe:	e007      	b.n	8003510 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8003506:	e003      	b.n	8003510 <HAL_DMA_RegisterCallback+0x90>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	75fb      	strb	r3, [r7, #23]
 800350c:	e000      	b.n	8003510 <HAL_DMA_RegisterCallback+0x90>
      break;
 800350e:	bf00      	nop
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2200      	movs	r2, #0
 8003514:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return status;
 8003518:	7dfb      	ldrb	r3, [r7, #23]
}
 800351a:	4618      	mov	r0, r3
 800351c:	371c      	adds	r7, #28
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop

08003528 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003528:	b480      	push	{r7}
 800352a:	b085      	sub	sp, #20
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
 8003534:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003544:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	683a      	ldr	r2, [r7, #0]
 800354c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	2b40      	cmp	r3, #64	; 0x40
 8003554:	d108      	bne.n	8003568 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	68ba      	ldr	r2, [r7, #8]
 8003564:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003566:	e007      	b.n	8003578 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	68ba      	ldr	r2, [r7, #8]
 800356e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	687a      	ldr	r2, [r7, #4]
 8003576:	60da      	str	r2, [r3, #12]
}
 8003578:	bf00      	nop
 800357a:	3714      	adds	r7, #20
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr

08003584 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	b2db      	uxtb	r3, r3
 8003592:	3b10      	subs	r3, #16
 8003594:	4a14      	ldr	r2, [pc, #80]	; (80035e8 <DMA_CalcBaseAndBitshift+0x64>)
 8003596:	fba2 2303 	umull	r2, r3, r2, r3
 800359a:	091b      	lsrs	r3, r3, #4
 800359c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800359e:	4a13      	ldr	r2, [pc, #76]	; (80035ec <DMA_CalcBaseAndBitshift+0x68>)
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	4413      	add	r3, r2
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	461a      	mov	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2b03      	cmp	r3, #3
 80035b0:	d909      	bls.n	80035c6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80035ba:	f023 0303 	bic.w	r3, r3, #3
 80035be:	1d1a      	adds	r2, r3, #4
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	659a      	str	r2, [r3, #88]	; 0x58
 80035c4:	e007      	b.n	80035d6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80035ce:	f023 0303 	bic.w	r3, r3, #3
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3714      	adds	r7, #20
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	aaaaaaab 	.word	0xaaaaaaab
 80035ec:	08010f40 	.word	0x08010f40

080035f0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035f8:	2300      	movs	r3, #0
 80035fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003600:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d11f      	bne.n	800364a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	2b03      	cmp	r3, #3
 800360e:	d855      	bhi.n	80036bc <DMA_CheckFifoParam+0xcc>
 8003610:	a201      	add	r2, pc, #4	; (adr r2, 8003618 <DMA_CheckFifoParam+0x28>)
 8003612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003616:	bf00      	nop
 8003618:	08003629 	.word	0x08003629
 800361c:	0800363b 	.word	0x0800363b
 8003620:	08003629 	.word	0x08003629
 8003624:	080036bd 	.word	0x080036bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800362c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d045      	beq.n	80036c0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003638:	e042      	b.n	80036c0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800363e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003642:	d13f      	bne.n	80036c4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003648:	e03c      	b.n	80036c4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	699b      	ldr	r3, [r3, #24]
 800364e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003652:	d121      	bne.n	8003698 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	2b03      	cmp	r3, #3
 8003658:	d836      	bhi.n	80036c8 <DMA_CheckFifoParam+0xd8>
 800365a:	a201      	add	r2, pc, #4	; (adr r2, 8003660 <DMA_CheckFifoParam+0x70>)
 800365c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003660:	08003671 	.word	0x08003671
 8003664:	08003677 	.word	0x08003677
 8003668:	08003671 	.word	0x08003671
 800366c:	08003689 	.word	0x08003689
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	73fb      	strb	r3, [r7, #15]
      break;
 8003674:	e02f      	b.n	80036d6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800367a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d024      	beq.n	80036cc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003686:	e021      	b.n	80036cc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800368c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003690:	d11e      	bne.n	80036d0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003696:	e01b      	b.n	80036d0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	2b02      	cmp	r3, #2
 800369c:	d902      	bls.n	80036a4 <DMA_CheckFifoParam+0xb4>
 800369e:	2b03      	cmp	r3, #3
 80036a0:	d003      	beq.n	80036aa <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80036a2:	e018      	b.n	80036d6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	73fb      	strb	r3, [r7, #15]
      break;
 80036a8:	e015      	b.n	80036d6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00e      	beq.n	80036d4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	73fb      	strb	r3, [r7, #15]
      break;
 80036ba:	e00b      	b.n	80036d4 <DMA_CheckFifoParam+0xe4>
      break;
 80036bc:	bf00      	nop
 80036be:	e00a      	b.n	80036d6 <DMA_CheckFifoParam+0xe6>
      break;
 80036c0:	bf00      	nop
 80036c2:	e008      	b.n	80036d6 <DMA_CheckFifoParam+0xe6>
      break;
 80036c4:	bf00      	nop
 80036c6:	e006      	b.n	80036d6 <DMA_CheckFifoParam+0xe6>
      break;
 80036c8:	bf00      	nop
 80036ca:	e004      	b.n	80036d6 <DMA_CheckFifoParam+0xe6>
      break;
 80036cc:	bf00      	nop
 80036ce:	e002      	b.n	80036d6 <DMA_CheckFifoParam+0xe6>
      break;   
 80036d0:	bf00      	nop
 80036d2:	e000      	b.n	80036d6 <DMA_CheckFifoParam+0xe6>
      break;
 80036d4:	bf00      	nop
    }
  } 
  
  return status; 
 80036d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3714      	adds	r7, #20
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b089      	sub	sp, #36	; 0x24
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80036ee:	2300      	movs	r3, #0
 80036f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80036f2:	2300      	movs	r3, #0
 80036f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80036f6:	2300      	movs	r3, #0
 80036f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036fa:	2300      	movs	r3, #0
 80036fc:	61fb      	str	r3, [r7, #28]
 80036fe:	e16b      	b.n	80039d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003700:	2201      	movs	r2, #1
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	fa02 f303 	lsl.w	r3, r2, r3
 8003708:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	4013      	ands	r3, r2
 8003712:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003714:	693a      	ldr	r2, [r7, #16]
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	429a      	cmp	r2, r3
 800371a:	f040 815a 	bne.w	80039d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	2b01      	cmp	r3, #1
 8003724:	d00b      	beq.n	800373e <HAL_GPIO_Init+0x5a>
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	2b02      	cmp	r3, #2
 800372c:	d007      	beq.n	800373e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003732:	2b11      	cmp	r3, #17
 8003734:	d003      	beq.n	800373e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	2b12      	cmp	r3, #18
 800373c:	d130      	bne.n	80037a0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	005b      	lsls	r3, r3, #1
 8003748:	2203      	movs	r2, #3
 800374a:	fa02 f303 	lsl.w	r3, r2, r3
 800374e:	43db      	mvns	r3, r3
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	4013      	ands	r3, r2
 8003754:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	68da      	ldr	r2, [r3, #12]
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	fa02 f303 	lsl.w	r3, r2, r3
 8003762:	69ba      	ldr	r2, [r7, #24]
 8003764:	4313      	orrs	r3, r2
 8003766:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	69ba      	ldr	r2, [r7, #24]
 800376c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003774:	2201      	movs	r2, #1
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	fa02 f303 	lsl.w	r3, r2, r3
 800377c:	43db      	mvns	r3, r3
 800377e:	69ba      	ldr	r2, [r7, #24]
 8003780:	4013      	ands	r3, r2
 8003782:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	091b      	lsrs	r3, r3, #4
 800378a:	f003 0201 	and.w	r2, r3, #1
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	fa02 f303 	lsl.w	r3, r2, r3
 8003794:	69ba      	ldr	r2, [r7, #24]
 8003796:	4313      	orrs	r3, r2
 8003798:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	69ba      	ldr	r2, [r7, #24]
 800379e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	2203      	movs	r2, #3
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	43db      	mvns	r3, r3
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	4013      	ands	r3, r2
 80037b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	689a      	ldr	r2, [r3, #8]
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	005b      	lsls	r3, r3, #1
 80037c0:	fa02 f303 	lsl.w	r3, r2, r3
 80037c4:	69ba      	ldr	r2, [r7, #24]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	69ba      	ldr	r2, [r7, #24]
 80037ce:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d003      	beq.n	80037e0 <HAL_GPIO_Init+0xfc>
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	2b12      	cmp	r3, #18
 80037de:	d123      	bne.n	8003828 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	08da      	lsrs	r2, r3, #3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	3208      	adds	r2, #8
 80037e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	f003 0307 	and.w	r3, r3, #7
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	220f      	movs	r2, #15
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	43db      	mvns	r3, r3
 80037fe:	69ba      	ldr	r2, [r7, #24]
 8003800:	4013      	ands	r3, r2
 8003802:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	691a      	ldr	r2, [r3, #16]
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	f003 0307 	and.w	r3, r3, #7
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	fa02 f303 	lsl.w	r3, r2, r3
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	4313      	orrs	r3, r2
 8003818:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	08da      	lsrs	r2, r3, #3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	3208      	adds	r2, #8
 8003822:	69b9      	ldr	r1, [r7, #24]
 8003824:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	005b      	lsls	r3, r3, #1
 8003832:	2203      	movs	r2, #3
 8003834:	fa02 f303 	lsl.w	r3, r2, r3
 8003838:	43db      	mvns	r3, r3
 800383a:	69ba      	ldr	r2, [r7, #24]
 800383c:	4013      	ands	r3, r2
 800383e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f003 0203 	and.w	r2, r3, #3
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	005b      	lsls	r3, r3, #1
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	69ba      	ldr	r2, [r7, #24]
 8003852:	4313      	orrs	r3, r2
 8003854:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	69ba      	ldr	r2, [r7, #24]
 800385a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003864:	2b00      	cmp	r3, #0
 8003866:	f000 80b4 	beq.w	80039d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800386a:	2300      	movs	r3, #0
 800386c:	60fb      	str	r3, [r7, #12]
 800386e:	4b5f      	ldr	r3, [pc, #380]	; (80039ec <HAL_GPIO_Init+0x308>)
 8003870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003872:	4a5e      	ldr	r2, [pc, #376]	; (80039ec <HAL_GPIO_Init+0x308>)
 8003874:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003878:	6453      	str	r3, [r2, #68]	; 0x44
 800387a:	4b5c      	ldr	r3, [pc, #368]	; (80039ec <HAL_GPIO_Init+0x308>)
 800387c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800387e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003886:	4a5a      	ldr	r2, [pc, #360]	; (80039f0 <HAL_GPIO_Init+0x30c>)
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	089b      	lsrs	r3, r3, #2
 800388c:	3302      	adds	r3, #2
 800388e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003892:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	f003 0303 	and.w	r3, r3, #3
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	220f      	movs	r2, #15
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	43db      	mvns	r3, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4013      	ands	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a51      	ldr	r2, [pc, #324]	; (80039f4 <HAL_GPIO_Init+0x310>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d02b      	beq.n	800390a <HAL_GPIO_Init+0x226>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a50      	ldr	r2, [pc, #320]	; (80039f8 <HAL_GPIO_Init+0x314>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d025      	beq.n	8003906 <HAL_GPIO_Init+0x222>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a4f      	ldr	r2, [pc, #316]	; (80039fc <HAL_GPIO_Init+0x318>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d01f      	beq.n	8003902 <HAL_GPIO_Init+0x21e>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a4e      	ldr	r2, [pc, #312]	; (8003a00 <HAL_GPIO_Init+0x31c>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d019      	beq.n	80038fe <HAL_GPIO_Init+0x21a>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a4d      	ldr	r2, [pc, #308]	; (8003a04 <HAL_GPIO_Init+0x320>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d013      	beq.n	80038fa <HAL_GPIO_Init+0x216>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a4c      	ldr	r2, [pc, #304]	; (8003a08 <HAL_GPIO_Init+0x324>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d00d      	beq.n	80038f6 <HAL_GPIO_Init+0x212>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a4b      	ldr	r2, [pc, #300]	; (8003a0c <HAL_GPIO_Init+0x328>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d007      	beq.n	80038f2 <HAL_GPIO_Init+0x20e>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a4a      	ldr	r2, [pc, #296]	; (8003a10 <HAL_GPIO_Init+0x32c>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d101      	bne.n	80038ee <HAL_GPIO_Init+0x20a>
 80038ea:	2307      	movs	r3, #7
 80038ec:	e00e      	b.n	800390c <HAL_GPIO_Init+0x228>
 80038ee:	2308      	movs	r3, #8
 80038f0:	e00c      	b.n	800390c <HAL_GPIO_Init+0x228>
 80038f2:	2306      	movs	r3, #6
 80038f4:	e00a      	b.n	800390c <HAL_GPIO_Init+0x228>
 80038f6:	2305      	movs	r3, #5
 80038f8:	e008      	b.n	800390c <HAL_GPIO_Init+0x228>
 80038fa:	2304      	movs	r3, #4
 80038fc:	e006      	b.n	800390c <HAL_GPIO_Init+0x228>
 80038fe:	2303      	movs	r3, #3
 8003900:	e004      	b.n	800390c <HAL_GPIO_Init+0x228>
 8003902:	2302      	movs	r3, #2
 8003904:	e002      	b.n	800390c <HAL_GPIO_Init+0x228>
 8003906:	2301      	movs	r3, #1
 8003908:	e000      	b.n	800390c <HAL_GPIO_Init+0x228>
 800390a:	2300      	movs	r3, #0
 800390c:	69fa      	ldr	r2, [r7, #28]
 800390e:	f002 0203 	and.w	r2, r2, #3
 8003912:	0092      	lsls	r2, r2, #2
 8003914:	4093      	lsls	r3, r2
 8003916:	69ba      	ldr	r2, [r7, #24]
 8003918:	4313      	orrs	r3, r2
 800391a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800391c:	4934      	ldr	r1, [pc, #208]	; (80039f0 <HAL_GPIO_Init+0x30c>)
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	089b      	lsrs	r3, r3, #2
 8003922:	3302      	adds	r3, #2
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800392a:	4b3a      	ldr	r3, [pc, #232]	; (8003a14 <HAL_GPIO_Init+0x330>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	43db      	mvns	r3, r3
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	4013      	ands	r3, r2
 8003938:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d003      	beq.n	800394e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003946:	69ba      	ldr	r2, [r7, #24]
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	4313      	orrs	r3, r2
 800394c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800394e:	4a31      	ldr	r2, [pc, #196]	; (8003a14 <HAL_GPIO_Init+0x330>)
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003954:	4b2f      	ldr	r3, [pc, #188]	; (8003a14 <HAL_GPIO_Init+0x330>)
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	43db      	mvns	r3, r3
 800395e:	69ba      	ldr	r2, [r7, #24]
 8003960:	4013      	ands	r3, r2
 8003962:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800396c:	2b00      	cmp	r3, #0
 800396e:	d003      	beq.n	8003978 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003970:	69ba      	ldr	r2, [r7, #24]
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	4313      	orrs	r3, r2
 8003976:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003978:	4a26      	ldr	r2, [pc, #152]	; (8003a14 <HAL_GPIO_Init+0x330>)
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800397e:	4b25      	ldr	r3, [pc, #148]	; (8003a14 <HAL_GPIO_Init+0x330>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	43db      	mvns	r3, r3
 8003988:	69ba      	ldr	r2, [r7, #24]
 800398a:	4013      	ands	r3, r2
 800398c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003996:	2b00      	cmp	r3, #0
 8003998:	d003      	beq.n	80039a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800399a:	69ba      	ldr	r2, [r7, #24]
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	4313      	orrs	r3, r2
 80039a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039a2:	4a1c      	ldr	r2, [pc, #112]	; (8003a14 <HAL_GPIO_Init+0x330>)
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039a8:	4b1a      	ldr	r3, [pc, #104]	; (8003a14 <HAL_GPIO_Init+0x330>)
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	43db      	mvns	r3, r3
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	4013      	ands	r3, r2
 80039b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d003      	beq.n	80039cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039cc:	4a11      	ldr	r2, [pc, #68]	; (8003a14 <HAL_GPIO_Init+0x330>)
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	3301      	adds	r3, #1
 80039d6:	61fb      	str	r3, [r7, #28]
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	2b0f      	cmp	r3, #15
 80039dc:	f67f ae90 	bls.w	8003700 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80039e0:	bf00      	nop
 80039e2:	3724      	adds	r7, #36	; 0x24
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr
 80039ec:	40023800 	.word	0x40023800
 80039f0:	40013800 	.word	0x40013800
 80039f4:	40020000 	.word	0x40020000
 80039f8:	40020400 	.word	0x40020400
 80039fc:	40020800 	.word	0x40020800
 8003a00:	40020c00 	.word	0x40020c00
 8003a04:	40021000 	.word	0x40021000
 8003a08:	40021400 	.word	0x40021400
 8003a0c:	40021800 	.word	0x40021800
 8003a10:	40021c00 	.word	0x40021c00
 8003a14:	40013c00 	.word	0x40013c00

08003a18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	460b      	mov	r3, r1
 8003a22:	807b      	strh	r3, [r7, #2]
 8003a24:	4613      	mov	r3, r2
 8003a26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a28:	787b      	ldrb	r3, [r7, #1]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d003      	beq.n	8003a36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a2e:	887a      	ldrh	r2, [r7, #2]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a34:	e003      	b.n	8003a3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a36:	887b      	ldrh	r3, [r7, #2]
 8003a38:	041a      	lsls	r2, r3, #16
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	619a      	str	r2, [r3, #24]
}
 8003a3e:	bf00      	nop
 8003a40:	370c      	adds	r7, #12
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr

08003a4a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a4a:	b480      	push	{r7}
 8003a4c:	b083      	sub	sp, #12
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
 8003a52:	460b      	mov	r3, r1
 8003a54:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	695a      	ldr	r2, [r3, #20]
 8003a5a:	887b      	ldrh	r3, [r7, #2]
 8003a5c:	401a      	ands	r2, r3
 8003a5e:	887b      	ldrh	r3, [r7, #2]
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d104      	bne.n	8003a6e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003a64:	887b      	ldrh	r3, [r7, #2]
 8003a66:	041a      	lsls	r2, r3, #16
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8003a6c:	e002      	b.n	8003a74 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8003a6e:	887a      	ldrh	r2, [r7, #2]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	619a      	str	r2, [r3, #24]
}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr

08003a80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b082      	sub	sp, #8
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	4603      	mov	r3, r0
 8003a88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003a8a:	4b08      	ldr	r3, [pc, #32]	; (8003aac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a8c:	695a      	ldr	r2, [r3, #20]
 8003a8e:	88fb      	ldrh	r3, [r7, #6]
 8003a90:	4013      	ands	r3, r2
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d006      	beq.n	8003aa4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a96:	4a05      	ldr	r2, [pc, #20]	; (8003aac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a98:	88fb      	ldrh	r3, [r7, #6]
 8003a9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a9c:	88fb      	ldrh	r3, [r7, #6]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f008 fa26 	bl	800bef0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003aa4:	bf00      	nop
 8003aa6:	3708      	adds	r7, #8
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	40013c00 	.word	0x40013c00

08003ab0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d101      	bne.n	8003ac2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e11f      	b.n	8003d02 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d106      	bne.n	8003adc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f009 f9c8 	bl	800ce6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2224      	movs	r2, #36	; 0x24
 8003ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f022 0201 	bic.w	r2, r2, #1
 8003af2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b12:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b14:	f001 fcb6 	bl	8005484 <HAL_RCC_GetPCLK1Freq>
 8003b18:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	4a7b      	ldr	r2, [pc, #492]	; (8003d0c <HAL_I2C_Init+0x25c>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d807      	bhi.n	8003b34 <HAL_I2C_Init+0x84>
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	4a7a      	ldr	r2, [pc, #488]	; (8003d10 <HAL_I2C_Init+0x260>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	bf94      	ite	ls
 8003b2c:	2301      	movls	r3, #1
 8003b2e:	2300      	movhi	r3, #0
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	e006      	b.n	8003b42 <HAL_I2C_Init+0x92>
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	4a77      	ldr	r2, [pc, #476]	; (8003d14 <HAL_I2C_Init+0x264>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	bf94      	ite	ls
 8003b3c:	2301      	movls	r3, #1
 8003b3e:	2300      	movhi	r3, #0
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d001      	beq.n	8003b4a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e0db      	b.n	8003d02 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	4a72      	ldr	r2, [pc, #456]	; (8003d18 <HAL_I2C_Init+0x268>)
 8003b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b52:	0c9b      	lsrs	r3, r3, #18
 8003b54:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	68ba      	ldr	r2, [r7, #8]
 8003b66:	430a      	orrs	r2, r1
 8003b68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	6a1b      	ldr	r3, [r3, #32]
 8003b70:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	4a64      	ldr	r2, [pc, #400]	; (8003d0c <HAL_I2C_Init+0x25c>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d802      	bhi.n	8003b84 <HAL_I2C_Init+0xd4>
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	3301      	adds	r3, #1
 8003b82:	e009      	b.n	8003b98 <HAL_I2C_Init+0xe8>
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003b8a:	fb02 f303 	mul.w	r3, r2, r3
 8003b8e:	4a63      	ldr	r2, [pc, #396]	; (8003d1c <HAL_I2C_Init+0x26c>)
 8003b90:	fba2 2303 	umull	r2, r3, r2, r3
 8003b94:	099b      	lsrs	r3, r3, #6
 8003b96:	3301      	adds	r3, #1
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	6812      	ldr	r2, [r2, #0]
 8003b9c:	430b      	orrs	r3, r1
 8003b9e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	69db      	ldr	r3, [r3, #28]
 8003ba6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003baa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	4956      	ldr	r1, [pc, #344]	; (8003d0c <HAL_I2C_Init+0x25c>)
 8003bb4:	428b      	cmp	r3, r1
 8003bb6:	d80d      	bhi.n	8003bd4 <HAL_I2C_Init+0x124>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	1e59      	subs	r1, r3, #1
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bc6:	3301      	adds	r3, #1
 8003bc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bcc:	2b04      	cmp	r3, #4
 8003bce:	bf38      	it	cc
 8003bd0:	2304      	movcc	r3, #4
 8003bd2:	e04f      	b.n	8003c74 <HAL_I2C_Init+0x1c4>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d111      	bne.n	8003c00 <HAL_I2C_Init+0x150>
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	1e58      	subs	r0, r3, #1
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6859      	ldr	r1, [r3, #4]
 8003be4:	460b      	mov	r3, r1
 8003be6:	005b      	lsls	r3, r3, #1
 8003be8:	440b      	add	r3, r1
 8003bea:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bee:	3301      	adds	r3, #1
 8003bf0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	bf0c      	ite	eq
 8003bf8:	2301      	moveq	r3, #1
 8003bfa:	2300      	movne	r3, #0
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	e012      	b.n	8003c26 <HAL_I2C_Init+0x176>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	1e58      	subs	r0, r3, #1
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6859      	ldr	r1, [r3, #4]
 8003c08:	460b      	mov	r3, r1
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	440b      	add	r3, r1
 8003c0e:	0099      	lsls	r1, r3, #2
 8003c10:	440b      	add	r3, r1
 8003c12:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c16:	3301      	adds	r3, #1
 8003c18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	bf0c      	ite	eq
 8003c20:	2301      	moveq	r3, #1
 8003c22:	2300      	movne	r3, #0
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d001      	beq.n	8003c2e <HAL_I2C_Init+0x17e>
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e022      	b.n	8003c74 <HAL_I2C_Init+0x1c4>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d10e      	bne.n	8003c54 <HAL_I2C_Init+0x1a4>
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	1e58      	subs	r0, r3, #1
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6859      	ldr	r1, [r3, #4]
 8003c3e:	460b      	mov	r3, r1
 8003c40:	005b      	lsls	r3, r3, #1
 8003c42:	440b      	add	r3, r1
 8003c44:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c48:	3301      	adds	r3, #1
 8003c4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c52:	e00f      	b.n	8003c74 <HAL_I2C_Init+0x1c4>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	1e58      	subs	r0, r3, #1
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6859      	ldr	r1, [r3, #4]
 8003c5c:	460b      	mov	r3, r1
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	440b      	add	r3, r1
 8003c62:	0099      	lsls	r1, r3, #2
 8003c64:	440b      	add	r3, r1
 8003c66:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c70:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c74:	6879      	ldr	r1, [r7, #4]
 8003c76:	6809      	ldr	r1, [r1, #0]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	69da      	ldr	r2, [r3, #28]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a1b      	ldr	r3, [r3, #32]
 8003c8e:	431a      	orrs	r2, r3
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	430a      	orrs	r2, r1
 8003c96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003ca2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	6911      	ldr	r1, [r2, #16]
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	68d2      	ldr	r2, [r2, #12]
 8003cae:	4311      	orrs	r1, r2
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	6812      	ldr	r2, [r2, #0]
 8003cb4:	430b      	orrs	r3, r1
 8003cb6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	695a      	ldr	r2, [r3, #20]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f042 0201 	orr.w	r2, r2, #1
 8003ce2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2220      	movs	r2, #32
 8003cee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3710      	adds	r7, #16
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	000186a0 	.word	0x000186a0
 8003d10:	001e847f 	.word	0x001e847f
 8003d14:	003d08ff 	.word	0x003d08ff
 8003d18:	431bde83 	.word	0x431bde83
 8003d1c:	10624dd3 	.word	0x10624dd3

08003d20 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b088      	sub	sp, #32
 8003d24:	af02      	add	r7, sp, #8
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	607a      	str	r2, [r7, #4]
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	817b      	strh	r3, [r7, #10]
 8003d30:	4613      	mov	r3, r2
 8003d32:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d34:	f7fd f98e 	bl	8001054 <HAL_GetTick>
 8003d38:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2b20      	cmp	r3, #32
 8003d44:	f040 80e0 	bne.w	8003f08 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	9300      	str	r3, [sp, #0]
 8003d4c:	2319      	movs	r3, #25
 8003d4e:	2201      	movs	r2, #1
 8003d50:	4970      	ldr	r1, [pc, #448]	; (8003f14 <HAL_I2C_Master_Transmit+0x1f4>)
 8003d52:	68f8      	ldr	r0, [r7, #12]
 8003d54:	f000 fc56 	bl	8004604 <I2C_WaitOnFlagUntilTimeout>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d001      	beq.n	8003d62 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003d5e:	2302      	movs	r3, #2
 8003d60:	e0d3      	b.n	8003f0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d101      	bne.n	8003d70 <HAL_I2C_Master_Transmit+0x50>
 8003d6c:	2302      	movs	r3, #2
 8003d6e:	e0cc      	b.n	8003f0a <HAL_I2C_Master_Transmit+0x1ea>
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0301 	and.w	r3, r3, #1
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d007      	beq.n	8003d96 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f042 0201 	orr.w	r2, r2, #1
 8003d94:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003da4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2221      	movs	r2, #33	; 0x21
 8003daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2210      	movs	r2, #16
 8003db2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2200      	movs	r2, #0
 8003dba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	893a      	ldrh	r2, [r7, #8]
 8003dc6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dcc:	b29a      	uxth	r2, r3
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	4a50      	ldr	r2, [pc, #320]	; (8003f18 <HAL_I2C_Master_Transmit+0x1f8>)
 8003dd6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003dd8:	8979      	ldrh	r1, [r7, #10]
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	6a3a      	ldr	r2, [r7, #32]
 8003dde:	68f8      	ldr	r0, [r7, #12]
 8003de0:	f000 fac2 	bl	8004368 <I2C_MasterRequestWrite>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e08d      	b.n	8003f0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dee:	2300      	movs	r3, #0
 8003df0:	613b      	str	r3, [r7, #16]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	613b      	str	r3, [r7, #16]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	699b      	ldr	r3, [r3, #24]
 8003e00:	613b      	str	r3, [r7, #16]
 8003e02:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003e04:	e066      	b.n	8003ed4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e06:	697a      	ldr	r2, [r7, #20]
 8003e08:	6a39      	ldr	r1, [r7, #32]
 8003e0a:	68f8      	ldr	r0, [r7, #12]
 8003e0c:	f000 fcd0 	bl	80047b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00d      	beq.n	8003e32 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1a:	2b04      	cmp	r3, #4
 8003e1c:	d107      	bne.n	8003e2e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e2c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e06b      	b.n	8003f0a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e36:	781a      	ldrb	r2, [r3, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e42:	1c5a      	adds	r2, r3, #1
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	b29a      	uxth	r2, r3
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	695b      	ldr	r3, [r3, #20]
 8003e68:	f003 0304 	and.w	r3, r3, #4
 8003e6c:	2b04      	cmp	r3, #4
 8003e6e:	d11b      	bne.n	8003ea8 <HAL_I2C_Master_Transmit+0x188>
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d017      	beq.n	8003ea8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7c:	781a      	ldrb	r2, [r3, #0]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e88:	1c5a      	adds	r2, r3, #1
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	3b01      	subs	r3, #1
 8003e96:	b29a      	uxth	r2, r3
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ea0:	3b01      	subs	r3, #1
 8003ea2:	b29a      	uxth	r2, r3
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ea8:	697a      	ldr	r2, [r7, #20]
 8003eaa:	6a39      	ldr	r1, [r7, #32]
 8003eac:	68f8      	ldr	r0, [r7, #12]
 8003eae:	f000 fcc0 	bl	8004832 <I2C_WaitOnBTFFlagUntilTimeout>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d00d      	beq.n	8003ed4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebc:	2b04      	cmp	r3, #4
 8003ebe:	d107      	bne.n	8003ed0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ece:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e01a      	b.n	8003f0a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d194      	bne.n	8003e06 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003eea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2220      	movs	r2, #32
 8003ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2200      	movs	r2, #0
 8003f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003f04:	2300      	movs	r3, #0
 8003f06:	e000      	b.n	8003f0a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003f08:	2302      	movs	r3, #2
  }
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3718      	adds	r7, #24
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	00100002 	.word	0x00100002
 8003f18:	ffff0000 	.word	0xffff0000

08003f1c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b08c      	sub	sp, #48	; 0x30
 8003f20:	af02      	add	r7, sp, #8
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	607a      	str	r2, [r7, #4]
 8003f26:	461a      	mov	r2, r3
 8003f28:	460b      	mov	r3, r1
 8003f2a:	817b      	strh	r3, [r7, #10]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f30:	f7fd f890 	bl	8001054 <HAL_GetTick>
 8003f34:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	2b20      	cmp	r3, #32
 8003f40:	f040 820b 	bne.w	800435a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f46:	9300      	str	r3, [sp, #0]
 8003f48:	2319      	movs	r3, #25
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	497c      	ldr	r1, [pc, #496]	; (8004140 <HAL_I2C_Master_Receive+0x224>)
 8003f4e:	68f8      	ldr	r0, [r7, #12]
 8003f50:	f000 fb58 	bl	8004604 <I2C_WaitOnFlagUntilTimeout>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d001      	beq.n	8003f5e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003f5a:	2302      	movs	r3, #2
 8003f5c:	e1fe      	b.n	800435c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d101      	bne.n	8003f6c <HAL_I2C_Master_Receive+0x50>
 8003f68:	2302      	movs	r3, #2
 8003f6a:	e1f7      	b.n	800435c <HAL_I2C_Master_Receive+0x440>
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0301 	and.w	r3, r3, #1
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d007      	beq.n	8003f92 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f042 0201 	orr.w	r2, r2, #1
 8003f90:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fa0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2222      	movs	r2, #34	; 0x22
 8003fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2210      	movs	r2, #16
 8003fae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	893a      	ldrh	r2, [r7, #8]
 8003fc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	4a5c      	ldr	r2, [pc, #368]	; (8004144 <HAL_I2C_Master_Receive+0x228>)
 8003fd2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003fd4:	8979      	ldrh	r1, [r7, #10]
 8003fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f000 fa46 	bl	800446c <I2C_MasterRequestRead>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d001      	beq.n	8003fea <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e1b8      	b.n	800435c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d113      	bne.n	800401a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	623b      	str	r3, [r7, #32]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	695b      	ldr	r3, [r3, #20]
 8003ffc:	623b      	str	r3, [r7, #32]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	699b      	ldr	r3, [r3, #24]
 8004004:	623b      	str	r3, [r7, #32]
 8004006:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004016:	601a      	str	r2, [r3, #0]
 8004018:	e18c      	b.n	8004334 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800401e:	2b01      	cmp	r3, #1
 8004020:	d11b      	bne.n	800405a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004030:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004032:	2300      	movs	r3, #0
 8004034:	61fb      	str	r3, [r7, #28]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	695b      	ldr	r3, [r3, #20]
 800403c:	61fb      	str	r3, [r7, #28]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	699b      	ldr	r3, [r3, #24]
 8004044:	61fb      	str	r3, [r7, #28]
 8004046:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004056:	601a      	str	r2, [r3, #0]
 8004058:	e16c      	b.n	8004334 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800405e:	2b02      	cmp	r3, #2
 8004060:	d11b      	bne.n	800409a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004070:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004080:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004082:	2300      	movs	r3, #0
 8004084:	61bb      	str	r3, [r7, #24]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	695b      	ldr	r3, [r3, #20]
 800408c:	61bb      	str	r3, [r7, #24]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	699b      	ldr	r3, [r3, #24]
 8004094:	61bb      	str	r3, [r7, #24]
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	e14c      	b.n	8004334 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80040a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040aa:	2300      	movs	r3, #0
 80040ac:	617b      	str	r3, [r7, #20]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	695b      	ldr	r3, [r3, #20]
 80040b4:	617b      	str	r3, [r7, #20]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	617b      	str	r3, [r7, #20]
 80040be:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80040c0:	e138      	b.n	8004334 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040c6:	2b03      	cmp	r3, #3
 80040c8:	f200 80f1 	bhi.w	80042ae <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d123      	bne.n	800411c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040d6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80040d8:	68f8      	ldr	r0, [r7, #12]
 80040da:	f000 fbeb 	bl	80048b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d001      	beq.n	80040e8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e139      	b.n	800435c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	691a      	ldr	r2, [r3, #16]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f2:	b2d2      	uxtb	r2, r2
 80040f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040fa:	1c5a      	adds	r2, r3, #1
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004104:	3b01      	subs	r3, #1
 8004106:	b29a      	uxth	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004110:	b29b      	uxth	r3, r3
 8004112:	3b01      	subs	r3, #1
 8004114:	b29a      	uxth	r2, r3
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	855a      	strh	r2, [r3, #42]	; 0x2a
 800411a:	e10b      	b.n	8004334 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004120:	2b02      	cmp	r3, #2
 8004122:	d14e      	bne.n	80041c2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004126:	9300      	str	r3, [sp, #0]
 8004128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800412a:	2200      	movs	r2, #0
 800412c:	4906      	ldr	r1, [pc, #24]	; (8004148 <HAL_I2C_Master_Receive+0x22c>)
 800412e:	68f8      	ldr	r0, [r7, #12]
 8004130:	f000 fa68 	bl	8004604 <I2C_WaitOnFlagUntilTimeout>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d008      	beq.n	800414c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e10e      	b.n	800435c <HAL_I2C_Master_Receive+0x440>
 800413e:	bf00      	nop
 8004140:	00100002 	.word	0x00100002
 8004144:	ffff0000 	.word	0xffff0000
 8004148:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800415a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	691a      	ldr	r2, [r3, #16]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004166:	b2d2      	uxtb	r2, r2
 8004168:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416e:	1c5a      	adds	r2, r3, #1
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004178:	3b01      	subs	r3, #1
 800417a:	b29a      	uxth	r2, r3
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004184:	b29b      	uxth	r3, r3
 8004186:	3b01      	subs	r3, #1
 8004188:	b29a      	uxth	r2, r3
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	691a      	ldr	r2, [r3, #16]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004198:	b2d2      	uxtb	r2, r2
 800419a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a0:	1c5a      	adds	r2, r3, #1
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041aa:	3b01      	subs	r3, #1
 80041ac:	b29a      	uxth	r2, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	3b01      	subs	r3, #1
 80041ba:	b29a      	uxth	r2, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	855a      	strh	r2, [r3, #42]	; 0x2a
 80041c0:	e0b8      	b.n	8004334 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80041c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c4:	9300      	str	r3, [sp, #0]
 80041c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041c8:	2200      	movs	r2, #0
 80041ca:	4966      	ldr	r1, [pc, #408]	; (8004364 <HAL_I2C_Master_Receive+0x448>)
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f000 fa19 	bl	8004604 <I2C_WaitOnFlagUntilTimeout>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d001      	beq.n	80041dc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e0bf      	b.n	800435c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	691a      	ldr	r2, [r3, #16]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f6:	b2d2      	uxtb	r2, r2
 80041f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fe:	1c5a      	adds	r2, r3, #1
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004208:	3b01      	subs	r3, #1
 800420a:	b29a      	uxth	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004214:	b29b      	uxth	r3, r3
 8004216:	3b01      	subs	r3, #1
 8004218:	b29a      	uxth	r2, r3
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800421e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004220:	9300      	str	r3, [sp, #0]
 8004222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004224:	2200      	movs	r2, #0
 8004226:	494f      	ldr	r1, [pc, #316]	; (8004364 <HAL_I2C_Master_Receive+0x448>)
 8004228:	68f8      	ldr	r0, [r7, #12]
 800422a:	f000 f9eb 	bl	8004604 <I2C_WaitOnFlagUntilTimeout>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d001      	beq.n	8004238 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e091      	b.n	800435c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004246:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	691a      	ldr	r2, [r3, #16]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004252:	b2d2      	uxtb	r2, r2
 8004254:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425a:	1c5a      	adds	r2, r3, #1
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004264:	3b01      	subs	r3, #1
 8004266:	b29a      	uxth	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004270:	b29b      	uxth	r3, r3
 8004272:	3b01      	subs	r3, #1
 8004274:	b29a      	uxth	r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	691a      	ldr	r2, [r3, #16]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004284:	b2d2      	uxtb	r2, r2
 8004286:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800428c:	1c5a      	adds	r2, r3, #1
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004296:	3b01      	subs	r3, #1
 8004298:	b29a      	uxth	r2, r3
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	3b01      	subs	r3, #1
 80042a6:	b29a      	uxth	r2, r3
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80042ac:	e042      	b.n	8004334 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042b0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80042b2:	68f8      	ldr	r0, [r7, #12]
 80042b4:	f000 fafe 	bl	80048b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d001      	beq.n	80042c2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e04c      	b.n	800435c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	691a      	ldr	r2, [r3, #16]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042cc:	b2d2      	uxtb	r2, r2
 80042ce:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d4:	1c5a      	adds	r2, r3, #1
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042de:	3b01      	subs	r3, #1
 80042e0:	b29a      	uxth	r2, r3
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	3b01      	subs	r3, #1
 80042ee:	b29a      	uxth	r2, r3
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	695b      	ldr	r3, [r3, #20]
 80042fa:	f003 0304 	and.w	r3, r3, #4
 80042fe:	2b04      	cmp	r3, #4
 8004300:	d118      	bne.n	8004334 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	691a      	ldr	r2, [r3, #16]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430c:	b2d2      	uxtb	r2, r2
 800430e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004314:	1c5a      	adds	r2, r3, #1
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800431e:	3b01      	subs	r3, #1
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800432a:	b29b      	uxth	r3, r3
 800432c:	3b01      	subs	r3, #1
 800432e:	b29a      	uxth	r2, r3
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004338:	2b00      	cmp	r3, #0
 800433a:	f47f aec2 	bne.w	80040c2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2220      	movs	r2, #32
 8004342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004356:	2300      	movs	r3, #0
 8004358:	e000      	b.n	800435c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800435a:	2302      	movs	r3, #2
  }
}
 800435c:	4618      	mov	r0, r3
 800435e:	3728      	adds	r7, #40	; 0x28
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	00010004 	.word	0x00010004

08004368 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b088      	sub	sp, #32
 800436c:	af02      	add	r7, sp, #8
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	607a      	str	r2, [r7, #4]
 8004372:	603b      	str	r3, [r7, #0]
 8004374:	460b      	mov	r3, r1
 8004376:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800437c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	2b08      	cmp	r3, #8
 8004382:	d006      	beq.n	8004392 <I2C_MasterRequestWrite+0x2a>
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	2b01      	cmp	r3, #1
 8004388:	d003      	beq.n	8004392 <I2C_MasterRequestWrite+0x2a>
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004390:	d108      	bne.n	80043a4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043a0:	601a      	str	r2, [r3, #0]
 80043a2:	e00b      	b.n	80043bc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a8:	2b12      	cmp	r3, #18
 80043aa:	d107      	bne.n	80043bc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043ba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	9300      	str	r3, [sp, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80043c8:	68f8      	ldr	r0, [r7, #12]
 80043ca:	f000 f91b 	bl	8004604 <I2C_WaitOnFlagUntilTimeout>
 80043ce:	4603      	mov	r3, r0
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d00c      	beq.n	80043ee <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d003      	beq.n	80043ea <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043e8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	e035      	b.n	800445a <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	691b      	ldr	r3, [r3, #16]
 80043f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043f6:	d108      	bne.n	800440a <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80043f8:	897b      	ldrh	r3, [r7, #10]
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	461a      	mov	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004406:	611a      	str	r2, [r3, #16]
 8004408:	e01b      	b.n	8004442 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800440a:	897b      	ldrh	r3, [r7, #10]
 800440c:	11db      	asrs	r3, r3, #7
 800440e:	b2db      	uxtb	r3, r3
 8004410:	f003 0306 	and.w	r3, r3, #6
 8004414:	b2db      	uxtb	r3, r3
 8004416:	f063 030f 	orn	r3, r3, #15
 800441a:	b2da      	uxtb	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	490f      	ldr	r1, [pc, #60]	; (8004464 <I2C_MasterRequestWrite+0xfc>)
 8004428:	68f8      	ldr	r0, [r7, #12]
 800442a:	f000 f942 	bl	80046b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800442e:	4603      	mov	r3, r0
 8004430:	2b00      	cmp	r3, #0
 8004432:	d001      	beq.n	8004438 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e010      	b.n	800445a <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004438:	897b      	ldrh	r3, [r7, #10]
 800443a:	b2da      	uxtb	r2, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	4908      	ldr	r1, [pc, #32]	; (8004468 <I2C_MasterRequestWrite+0x100>)
 8004448:	68f8      	ldr	r0, [r7, #12]
 800444a:	f000 f932 	bl	80046b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800444e:	4603      	mov	r3, r0
 8004450:	2b00      	cmp	r3, #0
 8004452:	d001      	beq.n	8004458 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e000      	b.n	800445a <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8004458:	2300      	movs	r3, #0
}
 800445a:	4618      	mov	r0, r3
 800445c:	3718      	adds	r7, #24
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	00010008 	.word	0x00010008
 8004468:	00010002 	.word	0x00010002

0800446c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b088      	sub	sp, #32
 8004470:	af02      	add	r7, sp, #8
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	607a      	str	r2, [r7, #4]
 8004476:	603b      	str	r3, [r7, #0]
 8004478:	460b      	mov	r3, r1
 800447a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004480:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004490:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	2b08      	cmp	r3, #8
 8004496:	d006      	beq.n	80044a6 <I2C_MasterRequestRead+0x3a>
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d003      	beq.n	80044a6 <I2C_MasterRequestRead+0x3a>
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80044a4:	d108      	bne.n	80044b8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044b4:	601a      	str	r2, [r3, #0]
 80044b6:	e00b      	b.n	80044d0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044bc:	2b11      	cmp	r3, #17
 80044be:	d107      	bne.n	80044d0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044ce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	9300      	str	r3, [sp, #0]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80044dc:	68f8      	ldr	r0, [r7, #12]
 80044de:	f000 f891 	bl	8004604 <I2C_WaitOnFlagUntilTimeout>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d00c      	beq.n	8004502 <I2C_MasterRequestRead+0x96>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d003      	beq.n	80044fe <I2C_MasterRequestRead+0x92>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044fc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e078      	b.n	80045f4 <I2C_MasterRequestRead+0x188>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	691b      	ldr	r3, [r3, #16]
 8004506:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800450a:	d108      	bne.n	800451e <I2C_MasterRequestRead+0xb2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800450c:	897b      	ldrh	r3, [r7, #10]
 800450e:	b2db      	uxtb	r3, r3
 8004510:	f043 0301 	orr.w	r3, r3, #1
 8004514:	b2da      	uxtb	r2, r3
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	611a      	str	r2, [r3, #16]
 800451c:	e05e      	b.n	80045dc <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800451e:	897b      	ldrh	r3, [r7, #10]
 8004520:	11db      	asrs	r3, r3, #7
 8004522:	b2db      	uxtb	r3, r3
 8004524:	f003 0306 	and.w	r3, r3, #6
 8004528:	b2db      	uxtb	r3, r3
 800452a:	f063 030f 	orn	r3, r3, #15
 800452e:	b2da      	uxtb	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	4930      	ldr	r1, [pc, #192]	; (80045fc <I2C_MasterRequestRead+0x190>)
 800453c:	68f8      	ldr	r0, [r7, #12]
 800453e:	f000 f8b8 	bl	80046b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004542:	4603      	mov	r3, r0
 8004544:	2b00      	cmp	r3, #0
 8004546:	d001      	beq.n	800454c <I2C_MasterRequestRead+0xe0>
    {
      return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e053      	b.n	80045f4 <I2C_MasterRequestRead+0x188>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800454c:	897b      	ldrh	r3, [r7, #10]
 800454e:	b2da      	uxtb	r2, r3
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	4929      	ldr	r1, [pc, #164]	; (8004600 <I2C_MasterRequestRead+0x194>)
 800455c:	68f8      	ldr	r0, [r7, #12]
 800455e:	f000 f8a8 	bl	80046b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004562:	4603      	mov	r3, r0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d001      	beq.n	800456c <I2C_MasterRequestRead+0x100>
    {
      return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e043      	b.n	80045f4 <I2C_MasterRequestRead+0x188>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800456c:	2300      	movs	r3, #0
 800456e:	613b      	str	r3, [r7, #16]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	695b      	ldr	r3, [r3, #20]
 8004576:	613b      	str	r3, [r7, #16]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	699b      	ldr	r3, [r3, #24]
 800457e:	613b      	str	r3, [r7, #16]
 8004580:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004590:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	9300      	str	r3, [sp, #0]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800459e:	68f8      	ldr	r0, [r7, #12]
 80045a0:	f000 f830 	bl	8004604 <I2C_WaitOnFlagUntilTimeout>
 80045a4:	4603      	mov	r3, r0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d00c      	beq.n	80045c4 <I2C_MasterRequestRead+0x158>
    {
      if (hi2c->Instance->CR1 & I2C_CR1_START)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d003      	beq.n	80045c0 <I2C_MasterRequestRead+0x154>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045be:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80045c0:	2303      	movs	r3, #3
 80045c2:	e017      	b.n	80045f4 <I2C_MasterRequestRead+0x188>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80045c4:	897b      	ldrh	r3, [r7, #10]
 80045c6:	11db      	asrs	r3, r3, #7
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	f003 0306 	and.w	r3, r3, #6
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	f063 030e 	orn	r3, r3, #14
 80045d4:	b2da      	uxtb	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	4907      	ldr	r1, [pc, #28]	; (8004600 <I2C_MasterRequestRead+0x194>)
 80045e2:	68f8      	ldr	r0, [r7, #12]
 80045e4:	f000 f865 	bl	80046b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <I2C_MasterRequestRead+0x186>
  {
    return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e000      	b.n	80045f4 <I2C_MasterRequestRead+0x188>
  }

  return HAL_OK;
 80045f2:	2300      	movs	r3, #0
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3718      	adds	r7, #24
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	00010008 	.word	0x00010008
 8004600:	00010002 	.word	0x00010002

08004604 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	603b      	str	r3, [r7, #0]
 8004610:	4613      	mov	r3, r2
 8004612:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004614:	e025      	b.n	8004662 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800461c:	d021      	beq.n	8004662 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800461e:	f7fc fd19 	bl	8001054 <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	69bb      	ldr	r3, [r7, #24]
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	683a      	ldr	r2, [r7, #0]
 800462a:	429a      	cmp	r2, r3
 800462c:	d302      	bcc.n	8004634 <I2C_WaitOnFlagUntilTimeout+0x30>
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d116      	bne.n	8004662 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2200      	movs	r2, #0
 8004638:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2220      	movs	r2, #32
 800463e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2200      	movs	r2, #0
 8004646:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464e:	f043 0220 	orr.w	r2, r3, #32
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2200      	movs	r2, #0
 800465a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e023      	b.n	80046aa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	0c1b      	lsrs	r3, r3, #16
 8004666:	b2db      	uxtb	r3, r3
 8004668:	2b01      	cmp	r3, #1
 800466a:	d10d      	bne.n	8004688 <I2C_WaitOnFlagUntilTimeout+0x84>
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	43da      	mvns	r2, r3
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	4013      	ands	r3, r2
 8004678:	b29b      	uxth	r3, r3
 800467a:	2b00      	cmp	r3, #0
 800467c:	bf0c      	ite	eq
 800467e:	2301      	moveq	r3, #1
 8004680:	2300      	movne	r3, #0
 8004682:	b2db      	uxtb	r3, r3
 8004684:	461a      	mov	r2, r3
 8004686:	e00c      	b.n	80046a2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	43da      	mvns	r2, r3
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	4013      	ands	r3, r2
 8004694:	b29b      	uxth	r3, r3
 8004696:	2b00      	cmp	r3, #0
 8004698:	bf0c      	ite	eq
 800469a:	2301      	moveq	r3, #1
 800469c:	2300      	movne	r3, #0
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	461a      	mov	r2, r3
 80046a2:	79fb      	ldrb	r3, [r7, #7]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d0b6      	beq.n	8004616 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3710      	adds	r7, #16
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80046b2:	b580      	push	{r7, lr}
 80046b4:	b084      	sub	sp, #16
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	60f8      	str	r0, [r7, #12]
 80046ba:	60b9      	str	r1, [r7, #8]
 80046bc:	607a      	str	r2, [r7, #4]
 80046be:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046c0:	e051      	b.n	8004766 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	695b      	ldr	r3, [r3, #20]
 80046c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046d0:	d123      	bne.n	800471a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046e0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80046ea:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2220      	movs	r2, #32
 80046f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2200      	movs	r2, #0
 80046fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004706:	f043 0204 	orr.w	r2, r3, #4
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e046      	b.n	80047a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004720:	d021      	beq.n	8004766 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004722:	f7fc fc97 	bl	8001054 <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	429a      	cmp	r2, r3
 8004730:	d302      	bcc.n	8004738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d116      	bne.n	8004766 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2200      	movs	r2, #0
 800473c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2220      	movs	r2, #32
 8004742:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004752:	f043 0220 	orr.w	r2, r3, #32
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e020      	b.n	80047a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	0c1b      	lsrs	r3, r3, #16
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b01      	cmp	r3, #1
 800476e:	d10c      	bne.n	800478a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	695b      	ldr	r3, [r3, #20]
 8004776:	43da      	mvns	r2, r3
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	4013      	ands	r3, r2
 800477c:	b29b      	uxth	r3, r3
 800477e:	2b00      	cmp	r3, #0
 8004780:	bf14      	ite	ne
 8004782:	2301      	movne	r3, #1
 8004784:	2300      	moveq	r3, #0
 8004786:	b2db      	uxtb	r3, r3
 8004788:	e00b      	b.n	80047a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	699b      	ldr	r3, [r3, #24]
 8004790:	43da      	mvns	r2, r3
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	4013      	ands	r3, r2
 8004796:	b29b      	uxth	r3, r3
 8004798:	2b00      	cmp	r3, #0
 800479a:	bf14      	ite	ne
 800479c:	2301      	movne	r3, #1
 800479e:	2300      	moveq	r3, #0
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d18d      	bne.n	80046c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80047a6:	2300      	movs	r3, #0
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3710      	adds	r7, #16
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047bc:	e02d      	b.n	800481a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047be:	68f8      	ldr	r0, [r7, #12]
 80047c0:	f000 f8ce 	bl	8004960 <I2C_IsAcknowledgeFailed>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d001      	beq.n	80047ce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e02d      	b.n	800482a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047d4:	d021      	beq.n	800481a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047d6:	f7fc fc3d 	bl	8001054 <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	68ba      	ldr	r2, [r7, #8]
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d302      	bcc.n	80047ec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d116      	bne.n	800481a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2200      	movs	r2, #0
 80047f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2220      	movs	r2, #32
 80047f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2200      	movs	r2, #0
 80047fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004806:	f043 0220 	orr.w	r2, r3, #32
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e007      	b.n	800482a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	695b      	ldr	r3, [r3, #20]
 8004820:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004824:	2b80      	cmp	r3, #128	; 0x80
 8004826:	d1ca      	bne.n	80047be <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004828:	2300      	movs	r3, #0
}
 800482a:	4618      	mov	r0, r3
 800482c:	3710      	adds	r7, #16
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}

08004832 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004832:	b580      	push	{r7, lr}
 8004834:	b084      	sub	sp, #16
 8004836:	af00      	add	r7, sp, #0
 8004838:	60f8      	str	r0, [r7, #12]
 800483a:	60b9      	str	r1, [r7, #8]
 800483c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800483e:	e02d      	b.n	800489c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004840:	68f8      	ldr	r0, [r7, #12]
 8004842:	f000 f88d 	bl	8004960 <I2C_IsAcknowledgeFailed>
 8004846:	4603      	mov	r3, r0
 8004848:	2b00      	cmp	r3, #0
 800484a:	d001      	beq.n	8004850 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e02d      	b.n	80048ac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004856:	d021      	beq.n	800489c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004858:	f7fc fbfc 	bl	8001054 <HAL_GetTick>
 800485c:	4602      	mov	r2, r0
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	1ad3      	subs	r3, r2, r3
 8004862:	68ba      	ldr	r2, [r7, #8]
 8004864:	429a      	cmp	r2, r3
 8004866:	d302      	bcc.n	800486e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d116      	bne.n	800489c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2200      	movs	r2, #0
 8004872:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2220      	movs	r2, #32
 8004878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2200      	movs	r2, #0
 8004880:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004888:	f043 0220 	orr.w	r2, r3, #32
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e007      	b.n	80048ac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	695b      	ldr	r3, [r3, #20]
 80048a2:	f003 0304 	and.w	r3, r3, #4
 80048a6:	2b04      	cmp	r3, #4
 80048a8:	d1ca      	bne.n	8004840 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80048aa:	2300      	movs	r3, #0
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3710      	adds	r7, #16
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}

080048b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	60f8      	str	r0, [r7, #12]
 80048bc:	60b9      	str	r1, [r7, #8]
 80048be:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80048c0:	e042      	b.n	8004948 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	695b      	ldr	r3, [r3, #20]
 80048c8:	f003 0310 	and.w	r3, r3, #16
 80048cc:	2b10      	cmp	r3, #16
 80048ce:	d119      	bne.n	8004904 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f06f 0210 	mvn.w	r2, #16
 80048d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2200      	movs	r2, #0
 80048de:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2220      	movs	r2, #32
 80048e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2200      	movs	r2, #0
 80048fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e029      	b.n	8004958 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004904:	f7fc fba6 	bl	8001054 <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	68ba      	ldr	r2, [r7, #8]
 8004910:	429a      	cmp	r2, r3
 8004912:	d302      	bcc.n	800491a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d116      	bne.n	8004948 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2200      	movs	r2, #0
 800491e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2220      	movs	r2, #32
 8004924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2200      	movs	r2, #0
 800492c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004934:	f043 0220 	orr.w	r2, r3, #32
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2200      	movs	r2, #0
 8004940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e007      	b.n	8004958 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004952:	2b40      	cmp	r3, #64	; 0x40
 8004954:	d1b5      	bne.n	80048c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004956:	2300      	movs	r3, #0
}
 8004958:	4618      	mov	r0, r3
 800495a:	3710      	adds	r7, #16
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	695b      	ldr	r3, [r3, #20]
 800496e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004972:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004976:	d11b      	bne.n	80049b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004980:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2220      	movs	r2, #32
 800498c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800499c:	f043 0204 	orr.w	r2, r3, #4
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e000      	b.n	80049b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80049b0:	2300      	movs	r3, #0
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	370c      	adds	r7, #12
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr

080049be <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80049be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049c0:	b08f      	sub	sp, #60	; 0x3c
 80049c2:	af0a      	add	r7, sp, #40	; 0x28
 80049c4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d101      	bne.n	80049d0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e10f      	b.n	8004bf0 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d106      	bne.n	80049f0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f008 fd9a 	bl	800d524 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2203      	movs	r2, #3
 80049f4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d102      	bne.n	8004a0a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f003 ffdd 	bl	80089ce <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	603b      	str	r3, [r7, #0]
 8004a1a:	687e      	ldr	r6, [r7, #4]
 8004a1c:	466d      	mov	r5, sp
 8004a1e:	f106 0410 	add.w	r4, r6, #16
 8004a22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a2a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004a2e:	e885 0003 	stmia.w	r5, {r0, r1}
 8004a32:	1d33      	adds	r3, r6, #4
 8004a34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a36:	6838      	ldr	r0, [r7, #0]
 8004a38:	f003 ff68 	bl	800890c <USB_CoreInit>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d005      	beq.n	8004a4e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2202      	movs	r2, #2
 8004a46:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e0d0      	b.n	8004bf0 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2100      	movs	r1, #0
 8004a54:	4618      	mov	r0, r3
 8004a56:	f003 ffcb 	bl	80089f0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	73fb      	strb	r3, [r7, #15]
 8004a5e:	e04a      	b.n	8004af6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004a60:	7bfa      	ldrb	r2, [r7, #15]
 8004a62:	6879      	ldr	r1, [r7, #4]
 8004a64:	4613      	mov	r3, r2
 8004a66:	00db      	lsls	r3, r3, #3
 8004a68:	1a9b      	subs	r3, r3, r2
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	440b      	add	r3, r1
 8004a6e:	333d      	adds	r3, #61	; 0x3d
 8004a70:	2201      	movs	r2, #1
 8004a72:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004a74:	7bfa      	ldrb	r2, [r7, #15]
 8004a76:	6879      	ldr	r1, [r7, #4]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	00db      	lsls	r3, r3, #3
 8004a7c:	1a9b      	subs	r3, r3, r2
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	440b      	add	r3, r1
 8004a82:	333c      	adds	r3, #60	; 0x3c
 8004a84:	7bfa      	ldrb	r2, [r7, #15]
 8004a86:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004a88:	7bfa      	ldrb	r2, [r7, #15]
 8004a8a:	7bfb      	ldrb	r3, [r7, #15]
 8004a8c:	b298      	uxth	r0, r3
 8004a8e:	6879      	ldr	r1, [r7, #4]
 8004a90:	4613      	mov	r3, r2
 8004a92:	00db      	lsls	r3, r3, #3
 8004a94:	1a9b      	subs	r3, r3, r2
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	440b      	add	r3, r1
 8004a9a:	3342      	adds	r3, #66	; 0x42
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004aa0:	7bfa      	ldrb	r2, [r7, #15]
 8004aa2:	6879      	ldr	r1, [r7, #4]
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	00db      	lsls	r3, r3, #3
 8004aa8:	1a9b      	subs	r3, r3, r2
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	440b      	add	r3, r1
 8004aae:	333f      	adds	r3, #63	; 0x3f
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004ab4:	7bfa      	ldrb	r2, [r7, #15]
 8004ab6:	6879      	ldr	r1, [r7, #4]
 8004ab8:	4613      	mov	r3, r2
 8004aba:	00db      	lsls	r3, r3, #3
 8004abc:	1a9b      	subs	r3, r3, r2
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	440b      	add	r3, r1
 8004ac2:	3344      	adds	r3, #68	; 0x44
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004ac8:	7bfa      	ldrb	r2, [r7, #15]
 8004aca:	6879      	ldr	r1, [r7, #4]
 8004acc:	4613      	mov	r3, r2
 8004ace:	00db      	lsls	r3, r3, #3
 8004ad0:	1a9b      	subs	r3, r3, r2
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	440b      	add	r3, r1
 8004ad6:	3348      	adds	r3, #72	; 0x48
 8004ad8:	2200      	movs	r2, #0
 8004ada:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004adc:	7bfa      	ldrb	r2, [r7, #15]
 8004ade:	6879      	ldr	r1, [r7, #4]
 8004ae0:	4613      	mov	r3, r2
 8004ae2:	00db      	lsls	r3, r3, #3
 8004ae4:	1a9b      	subs	r3, r3, r2
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	440b      	add	r3, r1
 8004aea:	3350      	adds	r3, #80	; 0x50
 8004aec:	2200      	movs	r2, #0
 8004aee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004af0:	7bfb      	ldrb	r3, [r7, #15]
 8004af2:	3301      	adds	r3, #1
 8004af4:	73fb      	strb	r3, [r7, #15]
 8004af6:	7bfa      	ldrb	r2, [r7, #15]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d3af      	bcc.n	8004a60 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b00:	2300      	movs	r3, #0
 8004b02:	73fb      	strb	r3, [r7, #15]
 8004b04:	e044      	b.n	8004b90 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004b06:	7bfa      	ldrb	r2, [r7, #15]
 8004b08:	6879      	ldr	r1, [r7, #4]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	00db      	lsls	r3, r3, #3
 8004b0e:	1a9b      	subs	r3, r3, r2
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	440b      	add	r3, r1
 8004b14:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004b18:	2200      	movs	r2, #0
 8004b1a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004b1c:	7bfa      	ldrb	r2, [r7, #15]
 8004b1e:	6879      	ldr	r1, [r7, #4]
 8004b20:	4613      	mov	r3, r2
 8004b22:	00db      	lsls	r3, r3, #3
 8004b24:	1a9b      	subs	r3, r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	440b      	add	r3, r1
 8004b2a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004b2e:	7bfa      	ldrb	r2, [r7, #15]
 8004b30:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004b32:	7bfa      	ldrb	r2, [r7, #15]
 8004b34:	6879      	ldr	r1, [r7, #4]
 8004b36:	4613      	mov	r3, r2
 8004b38:	00db      	lsls	r3, r3, #3
 8004b3a:	1a9b      	subs	r3, r3, r2
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	440b      	add	r3, r1
 8004b40:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004b44:	2200      	movs	r2, #0
 8004b46:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004b48:	7bfa      	ldrb	r2, [r7, #15]
 8004b4a:	6879      	ldr	r1, [r7, #4]
 8004b4c:	4613      	mov	r3, r2
 8004b4e:	00db      	lsls	r3, r3, #3
 8004b50:	1a9b      	subs	r3, r3, r2
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	440b      	add	r3, r1
 8004b56:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004b5e:	7bfa      	ldrb	r2, [r7, #15]
 8004b60:	6879      	ldr	r1, [r7, #4]
 8004b62:	4613      	mov	r3, r2
 8004b64:	00db      	lsls	r3, r3, #3
 8004b66:	1a9b      	subs	r3, r3, r2
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	440b      	add	r3, r1
 8004b6c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004b70:	2200      	movs	r2, #0
 8004b72:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004b74:	7bfa      	ldrb	r2, [r7, #15]
 8004b76:	6879      	ldr	r1, [r7, #4]
 8004b78:	4613      	mov	r3, r2
 8004b7a:	00db      	lsls	r3, r3, #3
 8004b7c:	1a9b      	subs	r3, r3, r2
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	440b      	add	r3, r1
 8004b82:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004b86:	2200      	movs	r2, #0
 8004b88:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b8a:	7bfb      	ldrb	r3, [r7, #15]
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	73fb      	strb	r3, [r7, #15]
 8004b90:	7bfa      	ldrb	r2, [r7, #15]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d3b5      	bcc.n	8004b06 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	603b      	str	r3, [r7, #0]
 8004ba0:	687e      	ldr	r6, [r7, #4]
 8004ba2:	466d      	mov	r5, sp
 8004ba4:	f106 0410 	add.w	r4, r6, #16
 8004ba8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004baa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004bac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004bae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004bb0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004bb4:	e885 0003 	stmia.w	r5, {r0, r1}
 8004bb8:	1d33      	adds	r3, r6, #4
 8004bba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004bbc:	6838      	ldr	r0, [r7, #0]
 8004bbe:	f003 ff41 	bl	8008a44 <USB_DevInit>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d005      	beq.n	8004bd4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2202      	movs	r2, #2
 8004bcc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e00d      	b.n	8004bf0 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4618      	mov	r0, r3
 8004bea:	f004 f8fe 	bl	8008dea <USB_DevDisconnect>

  return HAL_OK;
 8004bee:	2300      	movs	r3, #0
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3714      	adds	r7, #20
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004bf8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b086      	sub	sp, #24
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d101      	bne.n	8004c0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e25b      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0301 	and.w	r3, r3, #1
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d075      	beq.n	8004d02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004c16:	4ba3      	ldr	r3, [pc, #652]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	f003 030c 	and.w	r3, r3, #12
 8004c1e:	2b04      	cmp	r3, #4
 8004c20:	d00c      	beq.n	8004c3c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c22:	4ba0      	ldr	r3, [pc, #640]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004c2a:	2b08      	cmp	r3, #8
 8004c2c:	d112      	bne.n	8004c54 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c2e:	4b9d      	ldr	r3, [pc, #628]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c36:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c3a:	d10b      	bne.n	8004c54 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c3c:	4b99      	ldr	r3, [pc, #612]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d05b      	beq.n	8004d00 <HAL_RCC_OscConfig+0x108>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d157      	bne.n	8004d00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	e236      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c5c:	d106      	bne.n	8004c6c <HAL_RCC_OscConfig+0x74>
 8004c5e:	4b91      	ldr	r3, [pc, #580]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a90      	ldr	r2, [pc, #576]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004c64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c68:	6013      	str	r3, [r2, #0]
 8004c6a:	e01d      	b.n	8004ca8 <HAL_RCC_OscConfig+0xb0>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c74:	d10c      	bne.n	8004c90 <HAL_RCC_OscConfig+0x98>
 8004c76:	4b8b      	ldr	r3, [pc, #556]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a8a      	ldr	r2, [pc, #552]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004c7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c80:	6013      	str	r3, [r2, #0]
 8004c82:	4b88      	ldr	r3, [pc, #544]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a87      	ldr	r2, [pc, #540]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004c88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c8c:	6013      	str	r3, [r2, #0]
 8004c8e:	e00b      	b.n	8004ca8 <HAL_RCC_OscConfig+0xb0>
 8004c90:	4b84      	ldr	r3, [pc, #528]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a83      	ldr	r2, [pc, #524]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004c96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c9a:	6013      	str	r3, [r2, #0]
 8004c9c:	4b81      	ldr	r3, [pc, #516]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a80      	ldr	r2, [pc, #512]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004ca2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ca6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d013      	beq.n	8004cd8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cb0:	f7fc f9d0 	bl	8001054 <HAL_GetTick>
 8004cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cb6:	e008      	b.n	8004cca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004cb8:	f7fc f9cc 	bl	8001054 <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	2b64      	cmp	r3, #100	; 0x64
 8004cc4:	d901      	bls.n	8004cca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e1fb      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cca:	4b76      	ldr	r3, [pc, #472]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d0f0      	beq.n	8004cb8 <HAL_RCC_OscConfig+0xc0>
 8004cd6:	e014      	b.n	8004d02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cd8:	f7fc f9bc 	bl	8001054 <HAL_GetTick>
 8004cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cde:	e008      	b.n	8004cf2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ce0:	f7fc f9b8 	bl	8001054 <HAL_GetTick>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	2b64      	cmp	r3, #100	; 0x64
 8004cec:	d901      	bls.n	8004cf2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004cee:	2303      	movs	r3, #3
 8004cf0:	e1e7      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cf2:	4b6c      	ldr	r3, [pc, #432]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d1f0      	bne.n	8004ce0 <HAL_RCC_OscConfig+0xe8>
 8004cfe:	e000      	b.n	8004d02 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 0302 	and.w	r3, r3, #2
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d063      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004d0e:	4b65      	ldr	r3, [pc, #404]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	f003 030c 	and.w	r3, r3, #12
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d00b      	beq.n	8004d32 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d1a:	4b62      	ldr	r3, [pc, #392]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004d22:	2b08      	cmp	r3, #8
 8004d24:	d11c      	bne.n	8004d60 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d26:	4b5f      	ldr	r3, [pc, #380]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d116      	bne.n	8004d60 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d32:	4b5c      	ldr	r3, [pc, #368]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 0302 	and.w	r3, r3, #2
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d005      	beq.n	8004d4a <HAL_RCC_OscConfig+0x152>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d001      	beq.n	8004d4a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e1bb      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d4a:	4b56      	ldr	r3, [pc, #344]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	691b      	ldr	r3, [r3, #16]
 8004d56:	00db      	lsls	r3, r3, #3
 8004d58:	4952      	ldr	r1, [pc, #328]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d5e:	e03a      	b.n	8004dd6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d020      	beq.n	8004daa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d68:	4b4f      	ldr	r3, [pc, #316]	; (8004ea8 <HAL_RCC_OscConfig+0x2b0>)
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d6e:	f7fc f971 	bl	8001054 <HAL_GetTick>
 8004d72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d74:	e008      	b.n	8004d88 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d76:	f7fc f96d 	bl	8001054 <HAL_GetTick>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d901      	bls.n	8004d88 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e19c      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d88:	4b46      	ldr	r3, [pc, #280]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0302 	and.w	r3, r3, #2
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d0f0      	beq.n	8004d76 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d94:	4b43      	ldr	r3, [pc, #268]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	691b      	ldr	r3, [r3, #16]
 8004da0:	00db      	lsls	r3, r3, #3
 8004da2:	4940      	ldr	r1, [pc, #256]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004da4:	4313      	orrs	r3, r2
 8004da6:	600b      	str	r3, [r1, #0]
 8004da8:	e015      	b.n	8004dd6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004daa:	4b3f      	ldr	r3, [pc, #252]	; (8004ea8 <HAL_RCC_OscConfig+0x2b0>)
 8004dac:	2200      	movs	r2, #0
 8004dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004db0:	f7fc f950 	bl	8001054 <HAL_GetTick>
 8004db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004db6:	e008      	b.n	8004dca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004db8:	f7fc f94c 	bl	8001054 <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	2b02      	cmp	r3, #2
 8004dc4:	d901      	bls.n	8004dca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e17b      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dca:	4b36      	ldr	r3, [pc, #216]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 0302 	and.w	r3, r3, #2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1f0      	bne.n	8004db8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 0308 	and.w	r3, r3, #8
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d030      	beq.n	8004e44 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	695b      	ldr	r3, [r3, #20]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d016      	beq.n	8004e18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004dea:	4b30      	ldr	r3, [pc, #192]	; (8004eac <HAL_RCC_OscConfig+0x2b4>)
 8004dec:	2201      	movs	r2, #1
 8004dee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004df0:	f7fc f930 	bl	8001054 <HAL_GetTick>
 8004df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004df6:	e008      	b.n	8004e0a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004df8:	f7fc f92c 	bl	8001054 <HAL_GetTick>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	2b02      	cmp	r3, #2
 8004e04:	d901      	bls.n	8004e0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	e15b      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e0a:	4b26      	ldr	r3, [pc, #152]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004e0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d0f0      	beq.n	8004df8 <HAL_RCC_OscConfig+0x200>
 8004e16:	e015      	b.n	8004e44 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e18:	4b24      	ldr	r3, [pc, #144]	; (8004eac <HAL_RCC_OscConfig+0x2b4>)
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e1e:	f7fc f919 	bl	8001054 <HAL_GetTick>
 8004e22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e24:	e008      	b.n	8004e38 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e26:	f7fc f915 	bl	8001054 <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d901      	bls.n	8004e38 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e144      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e38:	4b1a      	ldr	r3, [pc, #104]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004e3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e3c:	f003 0302 	and.w	r3, r3, #2
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1f0      	bne.n	8004e26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 0304 	and.w	r3, r3, #4
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	f000 80a0 	beq.w	8004f92 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e52:	2300      	movs	r3, #0
 8004e54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e56:	4b13      	ldr	r3, [pc, #76]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d10f      	bne.n	8004e82 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e62:	2300      	movs	r3, #0
 8004e64:	60bb      	str	r3, [r7, #8]
 8004e66:	4b0f      	ldr	r3, [pc, #60]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6a:	4a0e      	ldr	r2, [pc, #56]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004e6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e70:	6413      	str	r3, [r2, #64]	; 0x40
 8004e72:	4b0c      	ldr	r3, [pc, #48]	; (8004ea4 <HAL_RCC_OscConfig+0x2ac>)
 8004e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e7a:	60bb      	str	r3, [r7, #8]
 8004e7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e82:	4b0b      	ldr	r3, [pc, #44]	; (8004eb0 <HAL_RCC_OscConfig+0x2b8>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d121      	bne.n	8004ed2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e8e:	4b08      	ldr	r3, [pc, #32]	; (8004eb0 <HAL_RCC_OscConfig+0x2b8>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a07      	ldr	r2, [pc, #28]	; (8004eb0 <HAL_RCC_OscConfig+0x2b8>)
 8004e94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e9a:	f7fc f8db 	bl	8001054 <HAL_GetTick>
 8004e9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ea0:	e011      	b.n	8004ec6 <HAL_RCC_OscConfig+0x2ce>
 8004ea2:	bf00      	nop
 8004ea4:	40023800 	.word	0x40023800
 8004ea8:	42470000 	.word	0x42470000
 8004eac:	42470e80 	.word	0x42470e80
 8004eb0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eb4:	f7fc f8ce 	bl	8001054 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d901      	bls.n	8004ec6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e0fd      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ec6:	4b81      	ldr	r3, [pc, #516]	; (80050cc <HAL_RCC_OscConfig+0x4d4>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d0f0      	beq.n	8004eb4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d106      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x2f0>
 8004eda:	4b7d      	ldr	r3, [pc, #500]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8004edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ede:	4a7c      	ldr	r2, [pc, #496]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8004ee0:	f043 0301 	orr.w	r3, r3, #1
 8004ee4:	6713      	str	r3, [r2, #112]	; 0x70
 8004ee6:	e01c      	b.n	8004f22 <HAL_RCC_OscConfig+0x32a>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	2b05      	cmp	r3, #5
 8004eee:	d10c      	bne.n	8004f0a <HAL_RCC_OscConfig+0x312>
 8004ef0:	4b77      	ldr	r3, [pc, #476]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8004ef2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ef4:	4a76      	ldr	r2, [pc, #472]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8004ef6:	f043 0304 	orr.w	r3, r3, #4
 8004efa:	6713      	str	r3, [r2, #112]	; 0x70
 8004efc:	4b74      	ldr	r3, [pc, #464]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8004efe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f00:	4a73      	ldr	r2, [pc, #460]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8004f02:	f043 0301 	orr.w	r3, r3, #1
 8004f06:	6713      	str	r3, [r2, #112]	; 0x70
 8004f08:	e00b      	b.n	8004f22 <HAL_RCC_OscConfig+0x32a>
 8004f0a:	4b71      	ldr	r3, [pc, #452]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8004f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f0e:	4a70      	ldr	r2, [pc, #448]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8004f10:	f023 0301 	bic.w	r3, r3, #1
 8004f14:	6713      	str	r3, [r2, #112]	; 0x70
 8004f16:	4b6e      	ldr	r3, [pc, #440]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8004f18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f1a:	4a6d      	ldr	r2, [pc, #436]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8004f1c:	f023 0304 	bic.w	r3, r3, #4
 8004f20:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d015      	beq.n	8004f56 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f2a:	f7fc f893 	bl	8001054 <HAL_GetTick>
 8004f2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f30:	e00a      	b.n	8004f48 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f32:	f7fc f88f 	bl	8001054 <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d901      	bls.n	8004f48 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	e0bc      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f48:	4b61      	ldr	r3, [pc, #388]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8004f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f4c:	f003 0302 	and.w	r3, r3, #2
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d0ee      	beq.n	8004f32 <HAL_RCC_OscConfig+0x33a>
 8004f54:	e014      	b.n	8004f80 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f56:	f7fc f87d 	bl	8001054 <HAL_GetTick>
 8004f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f5c:	e00a      	b.n	8004f74 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f5e:	f7fc f879 	bl	8001054 <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d901      	bls.n	8004f74 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e0a6      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f74:	4b56      	ldr	r3, [pc, #344]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8004f76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f78:	f003 0302 	and.w	r3, r3, #2
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d1ee      	bne.n	8004f5e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f80:	7dfb      	ldrb	r3, [r7, #23]
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d105      	bne.n	8004f92 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f86:	4b52      	ldr	r3, [pc, #328]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8004f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8a:	4a51      	ldr	r2, [pc, #324]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8004f8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f90:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	699b      	ldr	r3, [r3, #24]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	f000 8092 	beq.w	80050c0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f9c:	4b4c      	ldr	r3, [pc, #304]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	f003 030c 	and.w	r3, r3, #12
 8004fa4:	2b08      	cmp	r3, #8
 8004fa6:	d05c      	beq.n	8005062 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	699b      	ldr	r3, [r3, #24]
 8004fac:	2b02      	cmp	r3, #2
 8004fae:	d141      	bne.n	8005034 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fb0:	4b48      	ldr	r3, [pc, #288]	; (80050d4 <HAL_RCC_OscConfig+0x4dc>)
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fb6:	f7fc f84d 	bl	8001054 <HAL_GetTick>
 8004fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fbc:	e008      	b.n	8004fd0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fbe:	f7fc f849 	bl	8001054 <HAL_GetTick>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d901      	bls.n	8004fd0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	e078      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fd0:	4b3f      	ldr	r3, [pc, #252]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d1f0      	bne.n	8004fbe <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	69da      	ldr	r2, [r3, #28]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6a1b      	ldr	r3, [r3, #32]
 8004fe4:	431a      	orrs	r2, r3
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fea:	019b      	lsls	r3, r3, #6
 8004fec:	431a      	orrs	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ff2:	085b      	lsrs	r3, r3, #1
 8004ff4:	3b01      	subs	r3, #1
 8004ff6:	041b      	lsls	r3, r3, #16
 8004ff8:	431a      	orrs	r2, r3
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ffe:	061b      	lsls	r3, r3, #24
 8005000:	4933      	ldr	r1, [pc, #204]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8005002:	4313      	orrs	r3, r2
 8005004:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005006:	4b33      	ldr	r3, [pc, #204]	; (80050d4 <HAL_RCC_OscConfig+0x4dc>)
 8005008:	2201      	movs	r2, #1
 800500a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800500c:	f7fc f822 	bl	8001054 <HAL_GetTick>
 8005010:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005012:	e008      	b.n	8005026 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005014:	f7fc f81e 	bl	8001054 <HAL_GetTick>
 8005018:	4602      	mov	r2, r0
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	2b02      	cmp	r3, #2
 8005020:	d901      	bls.n	8005026 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	e04d      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005026:	4b2a      	ldr	r3, [pc, #168]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d0f0      	beq.n	8005014 <HAL_RCC_OscConfig+0x41c>
 8005032:	e045      	b.n	80050c0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005034:	4b27      	ldr	r3, [pc, #156]	; (80050d4 <HAL_RCC_OscConfig+0x4dc>)
 8005036:	2200      	movs	r2, #0
 8005038:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800503a:	f7fc f80b 	bl	8001054 <HAL_GetTick>
 800503e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005040:	e008      	b.n	8005054 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005042:	f7fc f807 	bl	8001054 <HAL_GetTick>
 8005046:	4602      	mov	r2, r0
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	2b02      	cmp	r3, #2
 800504e:	d901      	bls.n	8005054 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e036      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005054:	4b1e      	ldr	r3, [pc, #120]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800505c:	2b00      	cmp	r3, #0
 800505e:	d1f0      	bne.n	8005042 <HAL_RCC_OscConfig+0x44a>
 8005060:	e02e      	b.n	80050c0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	699b      	ldr	r3, [r3, #24]
 8005066:	2b01      	cmp	r3, #1
 8005068:	d101      	bne.n	800506e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e029      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800506e:	4b18      	ldr	r3, [pc, #96]	; (80050d0 <HAL_RCC_OscConfig+0x4d8>)
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	69db      	ldr	r3, [r3, #28]
 800507e:	429a      	cmp	r2, r3
 8005080:	d11c      	bne.n	80050bc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800508c:	429a      	cmp	r2, r3
 800508e:	d115      	bne.n	80050bc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005096:	4013      	ands	r3, r2
 8005098:	687a      	ldr	r2, [r7, #4]
 800509a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800509c:	4293      	cmp	r3, r2
 800509e:	d10d      	bne.n	80050bc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d106      	bne.n	80050bc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d001      	beq.n	80050c0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e000      	b.n	80050c2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80050c0:	2300      	movs	r3, #0
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3718      	adds	r7, #24
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}
 80050ca:	bf00      	nop
 80050cc:	40007000 	.word	0x40007000
 80050d0:	40023800 	.word	0x40023800
 80050d4:	42470060 	.word	0x42470060

080050d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d101      	bne.n	80050ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e0cc      	b.n	8005286 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050ec:	4b68      	ldr	r3, [pc, #416]	; (8005290 <HAL_RCC_ClockConfig+0x1b8>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 030f 	and.w	r3, r3, #15
 80050f4:	683a      	ldr	r2, [r7, #0]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d90c      	bls.n	8005114 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050fa:	4b65      	ldr	r3, [pc, #404]	; (8005290 <HAL_RCC_ClockConfig+0x1b8>)
 80050fc:	683a      	ldr	r2, [r7, #0]
 80050fe:	b2d2      	uxtb	r2, r2
 8005100:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005102:	4b63      	ldr	r3, [pc, #396]	; (8005290 <HAL_RCC_ClockConfig+0x1b8>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 030f 	and.w	r3, r3, #15
 800510a:	683a      	ldr	r2, [r7, #0]
 800510c:	429a      	cmp	r2, r3
 800510e:	d001      	beq.n	8005114 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e0b8      	b.n	8005286 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f003 0302 	and.w	r3, r3, #2
 800511c:	2b00      	cmp	r3, #0
 800511e:	d020      	beq.n	8005162 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 0304 	and.w	r3, r3, #4
 8005128:	2b00      	cmp	r3, #0
 800512a:	d005      	beq.n	8005138 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800512c:	4b59      	ldr	r3, [pc, #356]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	4a58      	ldr	r2, [pc, #352]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 8005132:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005136:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 0308 	and.w	r3, r3, #8
 8005140:	2b00      	cmp	r3, #0
 8005142:	d005      	beq.n	8005150 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005144:	4b53      	ldr	r3, [pc, #332]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	4a52      	ldr	r2, [pc, #328]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 800514a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800514e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005150:	4b50      	ldr	r3, [pc, #320]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	494d      	ldr	r1, [pc, #308]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 800515e:	4313      	orrs	r3, r2
 8005160:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	2b00      	cmp	r3, #0
 800516c:	d044      	beq.n	80051f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	2b01      	cmp	r3, #1
 8005174:	d107      	bne.n	8005186 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005176:	4b47      	ldr	r3, [pc, #284]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d119      	bne.n	80051b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e07f      	b.n	8005286 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	2b02      	cmp	r3, #2
 800518c:	d003      	beq.n	8005196 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005192:	2b03      	cmp	r3, #3
 8005194:	d107      	bne.n	80051a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005196:	4b3f      	ldr	r3, [pc, #252]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d109      	bne.n	80051b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e06f      	b.n	8005286 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051a6:	4b3b      	ldr	r3, [pc, #236]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 0302 	and.w	r3, r3, #2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d101      	bne.n	80051b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e067      	b.n	8005286 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80051b6:	4b37      	ldr	r3, [pc, #220]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f023 0203 	bic.w	r2, r3, #3
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	4934      	ldr	r1, [pc, #208]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 80051c4:	4313      	orrs	r3, r2
 80051c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80051c8:	f7fb ff44 	bl	8001054 <HAL_GetTick>
 80051cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051ce:	e00a      	b.n	80051e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051d0:	f7fb ff40 	bl	8001054 <HAL_GetTick>
 80051d4:	4602      	mov	r2, r0
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	1ad3      	subs	r3, r2, r3
 80051da:	f241 3288 	movw	r2, #5000	; 0x1388
 80051de:	4293      	cmp	r3, r2
 80051e0:	d901      	bls.n	80051e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e04f      	b.n	8005286 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051e6:	4b2b      	ldr	r3, [pc, #172]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	f003 020c 	and.w	r2, r3, #12
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d1eb      	bne.n	80051d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80051f8:	4b25      	ldr	r3, [pc, #148]	; (8005290 <HAL_RCC_ClockConfig+0x1b8>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 030f 	and.w	r3, r3, #15
 8005200:	683a      	ldr	r2, [r7, #0]
 8005202:	429a      	cmp	r2, r3
 8005204:	d20c      	bcs.n	8005220 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005206:	4b22      	ldr	r3, [pc, #136]	; (8005290 <HAL_RCC_ClockConfig+0x1b8>)
 8005208:	683a      	ldr	r2, [r7, #0]
 800520a:	b2d2      	uxtb	r2, r2
 800520c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800520e:	4b20      	ldr	r3, [pc, #128]	; (8005290 <HAL_RCC_ClockConfig+0x1b8>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f003 030f 	and.w	r3, r3, #15
 8005216:	683a      	ldr	r2, [r7, #0]
 8005218:	429a      	cmp	r2, r3
 800521a:	d001      	beq.n	8005220 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800521c:	2301      	movs	r3, #1
 800521e:	e032      	b.n	8005286 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 0304 	and.w	r3, r3, #4
 8005228:	2b00      	cmp	r3, #0
 800522a:	d008      	beq.n	800523e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800522c:	4b19      	ldr	r3, [pc, #100]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	4916      	ldr	r1, [pc, #88]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 800523a:	4313      	orrs	r3, r2
 800523c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 0308 	and.w	r3, r3, #8
 8005246:	2b00      	cmp	r3, #0
 8005248:	d009      	beq.n	800525e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800524a:	4b12      	ldr	r3, [pc, #72]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	00db      	lsls	r3, r3, #3
 8005258:	490e      	ldr	r1, [pc, #56]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 800525a:	4313      	orrs	r3, r2
 800525c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800525e:	f000 f82d 	bl	80052bc <HAL_RCC_GetSysClockFreq>
 8005262:	4601      	mov	r1, r0
 8005264:	4b0b      	ldr	r3, [pc, #44]	; (8005294 <HAL_RCC_ClockConfig+0x1bc>)
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	091b      	lsrs	r3, r3, #4
 800526a:	f003 030f 	and.w	r3, r3, #15
 800526e:	4a0a      	ldr	r2, [pc, #40]	; (8005298 <HAL_RCC_ClockConfig+0x1c0>)
 8005270:	5cd3      	ldrb	r3, [r2, r3]
 8005272:	fa21 f303 	lsr.w	r3, r1, r3
 8005276:	4a09      	ldr	r2, [pc, #36]	; (800529c <HAL_RCC_ClockConfig+0x1c4>)
 8005278:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800527a:	4b09      	ldr	r3, [pc, #36]	; (80052a0 <HAL_RCC_ClockConfig+0x1c8>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4618      	mov	r0, r3
 8005280:	f7fb fea4 	bl	8000fcc <HAL_InitTick>

  return HAL_OK;
 8005284:	2300      	movs	r3, #0
}
 8005286:	4618      	mov	r0, r3
 8005288:	3710      	adds	r7, #16
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	40023c00 	.word	0x40023c00
 8005294:	40023800 	.word	0x40023800
 8005298:	08010f48 	.word	0x08010f48
 800529c:	2000003c 	.word	0x2000003c
 80052a0:	20000000 	.word	0x20000000

080052a4 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 80052a4:	b480      	push	{r7}
 80052a6:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 80052a8:	4b03      	ldr	r3, [pc, #12]	; (80052b8 <HAL_RCC_EnableCSS+0x14>)
 80052aa:	2201      	movs	r2, #1
 80052ac:	601a      	str	r2, [r3, #0]
}
 80052ae:	bf00      	nop
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr
 80052b8:	4247004c 	.word	0x4247004c

080052bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052be:	b085      	sub	sp, #20
 80052c0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80052c2:	2300      	movs	r3, #0
 80052c4:	607b      	str	r3, [r7, #4]
 80052c6:	2300      	movs	r3, #0
 80052c8:	60fb      	str	r3, [r7, #12]
 80052ca:	2300      	movs	r3, #0
 80052cc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80052ce:	2300      	movs	r3, #0
 80052d0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80052d2:	4b63      	ldr	r3, [pc, #396]	; (8005460 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f003 030c 	and.w	r3, r3, #12
 80052da:	2b04      	cmp	r3, #4
 80052dc:	d007      	beq.n	80052ee <HAL_RCC_GetSysClockFreq+0x32>
 80052de:	2b08      	cmp	r3, #8
 80052e0:	d008      	beq.n	80052f4 <HAL_RCC_GetSysClockFreq+0x38>
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	f040 80b4 	bne.w	8005450 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80052e8:	4b5e      	ldr	r3, [pc, #376]	; (8005464 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80052ea:	60bb      	str	r3, [r7, #8]
       break;
 80052ec:	e0b3      	b.n	8005456 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80052ee:	4b5e      	ldr	r3, [pc, #376]	; (8005468 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80052f0:	60bb      	str	r3, [r7, #8]
      break;
 80052f2:	e0b0      	b.n	8005456 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80052f4:	4b5a      	ldr	r3, [pc, #360]	; (8005460 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052fc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052fe:	4b58      	ldr	r3, [pc, #352]	; (8005460 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005306:	2b00      	cmp	r3, #0
 8005308:	d04a      	beq.n	80053a0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800530a:	4b55      	ldr	r3, [pc, #340]	; (8005460 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	099b      	lsrs	r3, r3, #6
 8005310:	f04f 0400 	mov.w	r4, #0
 8005314:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005318:	f04f 0200 	mov.w	r2, #0
 800531c:	ea03 0501 	and.w	r5, r3, r1
 8005320:	ea04 0602 	and.w	r6, r4, r2
 8005324:	4629      	mov	r1, r5
 8005326:	4632      	mov	r2, r6
 8005328:	f04f 0300 	mov.w	r3, #0
 800532c:	f04f 0400 	mov.w	r4, #0
 8005330:	0154      	lsls	r4, r2, #5
 8005332:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005336:	014b      	lsls	r3, r1, #5
 8005338:	4619      	mov	r1, r3
 800533a:	4622      	mov	r2, r4
 800533c:	1b49      	subs	r1, r1, r5
 800533e:	eb62 0206 	sbc.w	r2, r2, r6
 8005342:	f04f 0300 	mov.w	r3, #0
 8005346:	f04f 0400 	mov.w	r4, #0
 800534a:	0194      	lsls	r4, r2, #6
 800534c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005350:	018b      	lsls	r3, r1, #6
 8005352:	1a5b      	subs	r3, r3, r1
 8005354:	eb64 0402 	sbc.w	r4, r4, r2
 8005358:	f04f 0100 	mov.w	r1, #0
 800535c:	f04f 0200 	mov.w	r2, #0
 8005360:	00e2      	lsls	r2, r4, #3
 8005362:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005366:	00d9      	lsls	r1, r3, #3
 8005368:	460b      	mov	r3, r1
 800536a:	4614      	mov	r4, r2
 800536c:	195b      	adds	r3, r3, r5
 800536e:	eb44 0406 	adc.w	r4, r4, r6
 8005372:	f04f 0100 	mov.w	r1, #0
 8005376:	f04f 0200 	mov.w	r2, #0
 800537a:	0262      	lsls	r2, r4, #9
 800537c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005380:	0259      	lsls	r1, r3, #9
 8005382:	460b      	mov	r3, r1
 8005384:	4614      	mov	r4, r2
 8005386:	4618      	mov	r0, r3
 8005388:	4621      	mov	r1, r4
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f04f 0400 	mov.w	r4, #0
 8005390:	461a      	mov	r2, r3
 8005392:	4623      	mov	r3, r4
 8005394:	f7fb fc78 	bl	8000c88 <__aeabi_uldivmod>
 8005398:	4603      	mov	r3, r0
 800539a:	460c      	mov	r4, r1
 800539c:	60fb      	str	r3, [r7, #12]
 800539e:	e049      	b.n	8005434 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053a0:	4b2f      	ldr	r3, [pc, #188]	; (8005460 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	099b      	lsrs	r3, r3, #6
 80053a6:	f04f 0400 	mov.w	r4, #0
 80053aa:	f240 11ff 	movw	r1, #511	; 0x1ff
 80053ae:	f04f 0200 	mov.w	r2, #0
 80053b2:	ea03 0501 	and.w	r5, r3, r1
 80053b6:	ea04 0602 	and.w	r6, r4, r2
 80053ba:	4629      	mov	r1, r5
 80053bc:	4632      	mov	r2, r6
 80053be:	f04f 0300 	mov.w	r3, #0
 80053c2:	f04f 0400 	mov.w	r4, #0
 80053c6:	0154      	lsls	r4, r2, #5
 80053c8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80053cc:	014b      	lsls	r3, r1, #5
 80053ce:	4619      	mov	r1, r3
 80053d0:	4622      	mov	r2, r4
 80053d2:	1b49      	subs	r1, r1, r5
 80053d4:	eb62 0206 	sbc.w	r2, r2, r6
 80053d8:	f04f 0300 	mov.w	r3, #0
 80053dc:	f04f 0400 	mov.w	r4, #0
 80053e0:	0194      	lsls	r4, r2, #6
 80053e2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80053e6:	018b      	lsls	r3, r1, #6
 80053e8:	1a5b      	subs	r3, r3, r1
 80053ea:	eb64 0402 	sbc.w	r4, r4, r2
 80053ee:	f04f 0100 	mov.w	r1, #0
 80053f2:	f04f 0200 	mov.w	r2, #0
 80053f6:	00e2      	lsls	r2, r4, #3
 80053f8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80053fc:	00d9      	lsls	r1, r3, #3
 80053fe:	460b      	mov	r3, r1
 8005400:	4614      	mov	r4, r2
 8005402:	195b      	adds	r3, r3, r5
 8005404:	eb44 0406 	adc.w	r4, r4, r6
 8005408:	f04f 0100 	mov.w	r1, #0
 800540c:	f04f 0200 	mov.w	r2, #0
 8005410:	02a2      	lsls	r2, r4, #10
 8005412:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005416:	0299      	lsls	r1, r3, #10
 8005418:	460b      	mov	r3, r1
 800541a:	4614      	mov	r4, r2
 800541c:	4618      	mov	r0, r3
 800541e:	4621      	mov	r1, r4
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	f04f 0400 	mov.w	r4, #0
 8005426:	461a      	mov	r2, r3
 8005428:	4623      	mov	r3, r4
 800542a:	f7fb fc2d 	bl	8000c88 <__aeabi_uldivmod>
 800542e:	4603      	mov	r3, r0
 8005430:	460c      	mov	r4, r1
 8005432:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005434:	4b0a      	ldr	r3, [pc, #40]	; (8005460 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	0c1b      	lsrs	r3, r3, #16
 800543a:	f003 0303 	and.w	r3, r3, #3
 800543e:	3301      	adds	r3, #1
 8005440:	005b      	lsls	r3, r3, #1
 8005442:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005444:	68fa      	ldr	r2, [r7, #12]
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	fbb2 f3f3 	udiv	r3, r2, r3
 800544c:	60bb      	str	r3, [r7, #8]
      break;
 800544e:	e002      	b.n	8005456 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005450:	4b04      	ldr	r3, [pc, #16]	; (8005464 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005452:	60bb      	str	r3, [r7, #8]
      break;
 8005454:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005456:	68bb      	ldr	r3, [r7, #8]
}
 8005458:	4618      	mov	r0, r3
 800545a:	3714      	adds	r7, #20
 800545c:	46bd      	mov	sp, r7
 800545e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005460:	40023800 	.word	0x40023800
 8005464:	00f42400 	.word	0x00f42400
 8005468:	007a1200 	.word	0x007a1200

0800546c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800546c:	b480      	push	{r7}
 800546e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005470:	4b03      	ldr	r3, [pc, #12]	; (8005480 <HAL_RCC_GetHCLKFreq+0x14>)
 8005472:	681b      	ldr	r3, [r3, #0]
}
 8005474:	4618      	mov	r0, r3
 8005476:	46bd      	mov	sp, r7
 8005478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547c:	4770      	bx	lr
 800547e:	bf00      	nop
 8005480:	2000003c 	.word	0x2000003c

08005484 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005488:	f7ff fff0 	bl	800546c <HAL_RCC_GetHCLKFreq>
 800548c:	4601      	mov	r1, r0
 800548e:	4b05      	ldr	r3, [pc, #20]	; (80054a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	0a9b      	lsrs	r3, r3, #10
 8005494:	f003 0307 	and.w	r3, r3, #7
 8005498:	4a03      	ldr	r2, [pc, #12]	; (80054a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800549a:	5cd3      	ldrb	r3, [r2, r3]
 800549c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	40023800 	.word	0x40023800
 80054a8:	08010f58 	.word	0x08010f58

080054ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80054b0:	f7ff ffdc 	bl	800546c <HAL_RCC_GetHCLKFreq>
 80054b4:	4601      	mov	r1, r0
 80054b6:	4b05      	ldr	r3, [pc, #20]	; (80054cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	0b5b      	lsrs	r3, r3, #13
 80054bc:	f003 0307 	and.w	r3, r3, #7
 80054c0:	4a03      	ldr	r2, [pc, #12]	; (80054d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054c2:	5cd3      	ldrb	r3, [r2, r3]
 80054c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	40023800 	.word	0x40023800
 80054d0:	08010f58 	.word	0x08010f58

080054d4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b086      	sub	sp, #24
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80054dc:	2300      	movs	r3, #0
 80054de:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80054e0:	2300      	movs	r3, #0
 80054e2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 0301 	and.w	r3, r3, #1
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d105      	bne.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d035      	beq.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80054fc:	4b62      	ldr	r3, [pc, #392]	; (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80054fe:	2200      	movs	r2, #0
 8005500:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005502:	f7fb fda7 	bl	8001054 <HAL_GetTick>
 8005506:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005508:	e008      	b.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800550a:	f7fb fda3 	bl	8001054 <HAL_GetTick>
 800550e:	4602      	mov	r2, r0
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	1ad3      	subs	r3, r2, r3
 8005514:	2b02      	cmp	r3, #2
 8005516:	d901      	bls.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005518:	2303      	movs	r3, #3
 800551a:	e0b0      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800551c:	4b5b      	ldr	r3, [pc, #364]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005524:	2b00      	cmp	r3, #0
 8005526:	d1f0      	bne.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	019a      	lsls	r2, r3, #6
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	071b      	lsls	r3, r3, #28
 8005534:	4955      	ldr	r1, [pc, #340]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005536:	4313      	orrs	r3, r2
 8005538:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800553c:	4b52      	ldr	r3, [pc, #328]	; (8005688 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800553e:	2201      	movs	r2, #1
 8005540:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005542:	f7fb fd87 	bl	8001054 <HAL_GetTick>
 8005546:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005548:	e008      	b.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800554a:	f7fb fd83 	bl	8001054 <HAL_GetTick>
 800554e:	4602      	mov	r2, r0
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	1ad3      	subs	r3, r2, r3
 8005554:	2b02      	cmp	r3, #2
 8005556:	d901      	bls.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	e090      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800555c:	4b4b      	ldr	r3, [pc, #300]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005564:	2b00      	cmp	r3, #0
 8005566:	d0f0      	beq.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0302 	and.w	r3, r3, #2
 8005570:	2b00      	cmp	r3, #0
 8005572:	f000 8083 	beq.w	800567c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005576:	2300      	movs	r3, #0
 8005578:	60fb      	str	r3, [r7, #12]
 800557a:	4b44      	ldr	r3, [pc, #272]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800557c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800557e:	4a43      	ldr	r2, [pc, #268]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005580:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005584:	6413      	str	r3, [r2, #64]	; 0x40
 8005586:	4b41      	ldr	r3, [pc, #260]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800558e:	60fb      	str	r3, [r7, #12]
 8005590:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005592:	4b3f      	ldr	r3, [pc, #252]	; (8005690 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a3e      	ldr	r2, [pc, #248]	; (8005690 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005598:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800559c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800559e:	f7fb fd59 	bl	8001054 <HAL_GetTick>
 80055a2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80055a4:	e008      	b.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80055a6:	f7fb fd55 	bl	8001054 <HAL_GetTick>
 80055aa:	4602      	mov	r2, r0
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	1ad3      	subs	r3, r2, r3
 80055b0:	2b02      	cmp	r3, #2
 80055b2:	d901      	bls.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80055b4:	2303      	movs	r3, #3
 80055b6:	e062      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80055b8:	4b35      	ldr	r3, [pc, #212]	; (8005690 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d0f0      	beq.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80055c4:	4b31      	ldr	r3, [pc, #196]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80055c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055cc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d02f      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055dc:	693a      	ldr	r2, [r7, #16]
 80055de:	429a      	cmp	r2, r3
 80055e0:	d028      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055e2:	4b2a      	ldr	r3, [pc, #168]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80055e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055ea:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055ec:	4b29      	ldr	r3, [pc, #164]	; (8005694 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80055ee:	2201      	movs	r2, #1
 80055f0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055f2:	4b28      	ldr	r3, [pc, #160]	; (8005694 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80055f4:	2200      	movs	r2, #0
 80055f6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80055f8:	4a24      	ldr	r2, [pc, #144]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80055fe:	4b23      	ldr	r3, [pc, #140]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005600:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005602:	f003 0301 	and.w	r3, r3, #1
 8005606:	2b01      	cmp	r3, #1
 8005608:	d114      	bne.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800560a:	f7fb fd23 	bl	8001054 <HAL_GetTick>
 800560e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005610:	e00a      	b.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005612:	f7fb fd1f 	bl	8001054 <HAL_GetTick>
 8005616:	4602      	mov	r2, r0
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	1ad3      	subs	r3, r2, r3
 800561c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005620:	4293      	cmp	r3, r2
 8005622:	d901      	bls.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e02a      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005628:	4b18      	ldr	r3, [pc, #96]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800562a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800562c:	f003 0302 	and.w	r3, r3, #2
 8005630:	2b00      	cmp	r3, #0
 8005632:	d0ee      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800563c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005640:	d10d      	bne.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005642:	4b12      	ldr	r3, [pc, #72]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	68db      	ldr	r3, [r3, #12]
 800564e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005652:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005656:	490d      	ldr	r1, [pc, #52]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005658:	4313      	orrs	r3, r2
 800565a:	608b      	str	r3, [r1, #8]
 800565c:	e005      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800565e:	4b0b      	ldr	r3, [pc, #44]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	4a0a      	ldr	r2, [pc, #40]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005664:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005668:	6093      	str	r3, [r2, #8]
 800566a:	4b08      	ldr	r3, [pc, #32]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800566c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	68db      	ldr	r3, [r3, #12]
 8005672:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005676:	4905      	ldr	r1, [pc, #20]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005678:	4313      	orrs	r3, r2
 800567a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	3718      	adds	r7, #24
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
 8005686:	bf00      	nop
 8005688:	42470068 	.word	0x42470068
 800568c:	40023800 	.word	0x40023800
 8005690:	40007000 	.word	0x40007000
 8005694:	42470e40 	.word	0x42470e40

08005698 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d101      	bne.n	80056aa <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e083      	b.n	80057b2 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	7f5b      	ldrb	r3, [r3, #29]
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d105      	bne.n	80056c0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f007 fc52 	bl	800cf64 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2202      	movs	r2, #2
 80056c4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	22ca      	movs	r2, #202	; 0xca
 80056cc:	625a      	str	r2, [r3, #36]	; 0x24
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	2253      	movs	r2, #83	; 0x53
 80056d4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 f897 	bl	800580a <RTC_EnterInitMode>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d008      	beq.n	80056f4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	22ff      	movs	r2, #255	; 0xff
 80056e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2204      	movs	r2, #4
 80056ee:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e05e      	b.n	80057b2 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	6812      	ldr	r2, [r2, #0]
 80056fe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005702:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005706:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	6899      	ldr	r1, [r3, #8]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	685a      	ldr	r2, [r3, #4]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	431a      	orrs	r2, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	695b      	ldr	r3, [r3, #20]
 800571c:	431a      	orrs	r2, r3
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	430a      	orrs	r2, r1
 8005724:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	68d2      	ldr	r2, [r2, #12]
 800572e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6919      	ldr	r1, [r3, #16]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	041a      	lsls	r2, r3, #16
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	430a      	orrs	r2, r1
 8005742:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68da      	ldr	r2, [r3, #12]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005752:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	f003 0320 	and.w	r3, r3, #32
 800575e:	2b00      	cmp	r3, #0
 8005760:	d10e      	bne.n	8005780 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 f829 	bl	80057ba <HAL_RTC_WaitForSynchro>
 8005768:	4603      	mov	r3, r0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d008      	beq.n	8005780 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	22ff      	movs	r2, #255	; 0xff
 8005774:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2204      	movs	r2, #4
 800577a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	e018      	b.n	80057b2 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800578e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	699a      	ldr	r2, [r3, #24]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	430a      	orrs	r2, r1
 80057a0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	22ff      	movs	r2, #255	; 0xff
 80057a8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2201      	movs	r2, #1
 80057ae:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80057b0:	2300      	movs	r3, #0
  }
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3708      	adds	r7, #8
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}

080057ba <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80057ba:	b580      	push	{r7, lr}
 80057bc:	b084      	sub	sp, #16
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80057c2:	2300      	movs	r3, #0
 80057c4:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	68da      	ldr	r2, [r3, #12]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80057d4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80057d6:	f7fb fc3d 	bl	8001054 <HAL_GetTick>
 80057da:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80057dc:	e009      	b.n	80057f2 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80057de:	f7fb fc39 	bl	8001054 <HAL_GetTick>
 80057e2:	4602      	mov	r2, r0
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80057ec:	d901      	bls.n	80057f2 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80057ee:	2303      	movs	r3, #3
 80057f0:	e007      	b.n	8005802 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	f003 0320 	and.w	r3, r3, #32
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d0ee      	beq.n	80057de <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3710      	adds	r7, #16
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}

0800580a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800580a:	b580      	push	{r7, lr}
 800580c:	b084      	sub	sp, #16
 800580e:	af00      	add	r7, sp, #0
 8005810:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005812:	2300      	movs	r3, #0
 8005814:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005820:	2b00      	cmp	r3, #0
 8005822:	d119      	bne.n	8005858 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800582c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800582e:	f7fb fc11 	bl	8001054 <HAL_GetTick>
 8005832:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005834:	e009      	b.n	800584a <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005836:	f7fb fc0d 	bl	8001054 <HAL_GetTick>
 800583a:	4602      	mov	r2, r0
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	1ad3      	subs	r3, r2, r3
 8005840:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005844:	d901      	bls.n	800584a <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	e007      	b.n	800585a <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005854:	2b00      	cmp	r3, #0
 8005856:	d0ee      	beq.n	8005836 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8005858:	2300      	movs	r3, #0
}
 800585a:	4618      	mov	r0, r3
 800585c:	3710      	adds	r7, #16
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}

08005862 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005862:	b580      	push	{r7, lr}
 8005864:	b082      	sub	sp, #8
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d101      	bne.n	8005874 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e056      	b.n	8005922 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005880:	b2db      	uxtb	r3, r3
 8005882:	2b00      	cmp	r3, #0
 8005884:	d106      	bne.n	8005894 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2200      	movs	r2, #0
 800588a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f007 fb7e 	bl	800cf90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2202      	movs	r2, #2
 8005898:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	685a      	ldr	r2, [r3, #4]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	431a      	orrs	r2, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	68db      	ldr	r3, [r3, #12]
 80058ba:	431a      	orrs	r2, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	691b      	ldr	r3, [r3, #16]
 80058c0:	431a      	orrs	r2, r3
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	695b      	ldr	r3, [r3, #20]
 80058c6:	431a      	orrs	r2, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	699b      	ldr	r3, [r3, #24]
 80058cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058d0:	431a      	orrs	r2, r3
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	69db      	ldr	r3, [r3, #28]
 80058d6:	431a      	orrs	r2, r3
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6a1b      	ldr	r3, [r3, #32]
 80058dc:	ea42 0103 	orr.w	r1, r2, r3
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	430a      	orrs	r2, r1
 80058ea:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	699b      	ldr	r3, [r3, #24]
 80058f0:	0c1b      	lsrs	r3, r3, #16
 80058f2:	f003 0104 	and.w	r1, r3, #4
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	430a      	orrs	r2, r1
 8005900:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	69da      	ldr	r2, [r3, #28]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005910:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3708      	adds	r7, #8
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}

0800592a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800592a:	b580      	push	{r7, lr}
 800592c:	b088      	sub	sp, #32
 800592e:	af00      	add	r7, sp, #0
 8005930:	60f8      	str	r0, [r7, #12]
 8005932:	60b9      	str	r1, [r7, #8]
 8005934:	603b      	str	r3, [r7, #0]
 8005936:	4613      	mov	r3, r2
 8005938:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800593a:	2300      	movs	r3, #0
 800593c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005944:	2b01      	cmp	r3, #1
 8005946:	d101      	bne.n	800594c <HAL_SPI_Transmit+0x22>
 8005948:	2302      	movs	r3, #2
 800594a:	e11e      	b.n	8005b8a <HAL_SPI_Transmit+0x260>
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005954:	f7fb fb7e 	bl	8001054 <HAL_GetTick>
 8005958:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800595a:	88fb      	ldrh	r3, [r7, #6]
 800595c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b01      	cmp	r3, #1
 8005968:	d002      	beq.n	8005970 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800596a:	2302      	movs	r3, #2
 800596c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800596e:	e103      	b.n	8005b78 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d002      	beq.n	800597c <HAL_SPI_Transmit+0x52>
 8005976:	88fb      	ldrh	r3, [r7, #6]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d102      	bne.n	8005982 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005980:	e0fa      	b.n	8005b78 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2203      	movs	r2, #3
 8005986:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2200      	movs	r2, #0
 800598e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	68ba      	ldr	r2, [r7, #8]
 8005994:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	88fa      	ldrh	r2, [r7, #6]
 800599a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	88fa      	ldrh	r2, [r7, #6]
 80059a0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2200      	movs	r2, #0
 80059a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2200      	movs	r2, #0
 80059ac:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2200      	movs	r2, #0
 80059b2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2200      	movs	r2, #0
 80059b8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059c8:	d107      	bne.n	80059da <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059e4:	2b40      	cmp	r3, #64	; 0x40
 80059e6:	d007      	beq.n	80059f8 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a00:	d14b      	bne.n	8005a9a <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d002      	beq.n	8005a10 <HAL_SPI_Transmit+0xe6>
 8005a0a:	8afb      	ldrh	r3, [r7, #22]
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d13e      	bne.n	8005a8e <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a14:	881a      	ldrh	r2, [r3, #0]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a20:	1c9a      	adds	r2, r3, #2
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a34:	e02b      	b.n	8005a8e <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	f003 0302 	and.w	r3, r3, #2
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	d112      	bne.n	8005a6a <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a48:	881a      	ldrh	r2, [r3, #0]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a54:	1c9a      	adds	r2, r3, #2
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	3b01      	subs	r3, #1
 8005a62:	b29a      	uxth	r2, r3
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	86da      	strh	r2, [r3, #54]	; 0x36
 8005a68:	e011      	b.n	8005a8e <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a6a:	f7fb faf3 	bl	8001054 <HAL_GetTick>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	69bb      	ldr	r3, [r7, #24]
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	683a      	ldr	r2, [r7, #0]
 8005a76:	429a      	cmp	r2, r3
 8005a78:	d803      	bhi.n	8005a82 <HAL_SPI_Transmit+0x158>
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a80:	d102      	bne.n	8005a88 <HAL_SPI_Transmit+0x15e>
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d102      	bne.n	8005a8e <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005a8c:	e074      	b.n	8005b78 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d1ce      	bne.n	8005a36 <HAL_SPI_Transmit+0x10c>
 8005a98:	e04c      	b.n	8005b34 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d002      	beq.n	8005aa8 <HAL_SPI_Transmit+0x17e>
 8005aa2:	8afb      	ldrh	r3, [r7, #22]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d140      	bne.n	8005b2a <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	330c      	adds	r3, #12
 8005ab2:	7812      	ldrb	r2, [r2, #0]
 8005ab4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aba:	1c5a      	adds	r2, r3, #1
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	b29a      	uxth	r2, r3
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005ace:	e02c      	b.n	8005b2a <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	f003 0302 	and.w	r3, r3, #2
 8005ada:	2b02      	cmp	r3, #2
 8005adc:	d113      	bne.n	8005b06 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	330c      	adds	r3, #12
 8005ae8:	7812      	ldrb	r2, [r2, #0]
 8005aea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005af0:	1c5a      	adds	r2, r3, #1
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005afa:	b29b      	uxth	r3, r3
 8005afc:	3b01      	subs	r3, #1
 8005afe:	b29a      	uxth	r2, r3
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	86da      	strh	r2, [r3, #54]	; 0x36
 8005b04:	e011      	b.n	8005b2a <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b06:	f7fb faa5 	bl	8001054 <HAL_GetTick>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	69bb      	ldr	r3, [r7, #24]
 8005b0e:	1ad3      	subs	r3, r2, r3
 8005b10:	683a      	ldr	r2, [r7, #0]
 8005b12:	429a      	cmp	r2, r3
 8005b14:	d803      	bhi.n	8005b1e <HAL_SPI_Transmit+0x1f4>
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b1c:	d102      	bne.n	8005b24 <HAL_SPI_Transmit+0x1fa>
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d102      	bne.n	8005b2a <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8005b24:	2303      	movs	r3, #3
 8005b26:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005b28:	e026      	b.n	8005b78 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d1cd      	bne.n	8005ad0 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b34:	69ba      	ldr	r2, [r7, #24]
 8005b36:	6839      	ldr	r1, [r7, #0]
 8005b38:	68f8      	ldr	r0, [r7, #12]
 8005b3a:	f000 fcc3 	bl	80064c4 <SPI_EndRxTxTransaction>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d002      	beq.n	8005b4a <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2220      	movs	r2, #32
 8005b48:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d10a      	bne.n	8005b68 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b52:	2300      	movs	r3, #0
 8005b54:	613b      	str	r3, [r7, #16]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	613b      	str	r3, [r7, #16]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	613b      	str	r3, [r7, #16]
 8005b66:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d002      	beq.n	8005b76 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	77fb      	strb	r3, [r7, #31]
 8005b74:	e000      	b.n	8005b78 <HAL_SPI_Transmit+0x24e>
  }

error:
 8005b76:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2200      	movs	r2, #0
 8005b84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005b88:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3720      	adds	r7, #32
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}

08005b92 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b92:	b580      	push	{r7, lr}
 8005b94:	b088      	sub	sp, #32
 8005b96:	af02      	add	r7, sp, #8
 8005b98:	60f8      	str	r0, [r7, #12]
 8005b9a:	60b9      	str	r1, [r7, #8]
 8005b9c:	603b      	str	r3, [r7, #0]
 8005b9e:	4613      	mov	r3, r2
 8005ba0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bae:	d112      	bne.n	8005bd6 <HAL_SPI_Receive+0x44>
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d10e      	bne.n	8005bd6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2204      	movs	r2, #4
 8005bbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005bc0:	88fa      	ldrh	r2, [r7, #6]
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	9300      	str	r3, [sp, #0]
 8005bc6:	4613      	mov	r3, r2
 8005bc8:	68ba      	ldr	r2, [r7, #8]
 8005bca:	68b9      	ldr	r1, [r7, #8]
 8005bcc:	68f8      	ldr	r0, [r7, #12]
 8005bce:	f000 f8e9 	bl	8005da4 <HAL_SPI_TransmitReceive>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	e0e2      	b.n	8005d9c <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d101      	bne.n	8005be4 <HAL_SPI_Receive+0x52>
 8005be0:	2302      	movs	r3, #2
 8005be2:	e0db      	b.n	8005d9c <HAL_SPI_Receive+0x20a>
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005bec:	f7fb fa32 	bl	8001054 <HAL_GetTick>
 8005bf0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d002      	beq.n	8005c04 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005bfe:	2302      	movs	r3, #2
 8005c00:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005c02:	e0c2      	b.n	8005d8a <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d002      	beq.n	8005c10 <HAL_SPI_Receive+0x7e>
 8005c0a:	88fb      	ldrh	r3, [r7, #6]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d102      	bne.n	8005c16 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005c14:	e0b9      	b.n	8005d8a <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2204      	movs	r2, #4
 8005c1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2200      	movs	r2, #0
 8005c22:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	68ba      	ldr	r2, [r7, #8]
 8005c28:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	88fa      	ldrh	r2, [r7, #6]
 8005c2e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	88fa      	ldrh	r2, [r7, #6]
 8005c34:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2200      	movs	r2, #0
 8005c46:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2200      	movs	r2, #0
 8005c52:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c5c:	d107      	bne.n	8005c6e <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005c6c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c78:	2b40      	cmp	r3, #64	; 0x40
 8005c7a:	d007      	beq.n	8005c8c <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c8a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d162      	bne.n	8005d5a <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005c94:	e02e      	b.n	8005cf4 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	f003 0301 	and.w	r3, r3, #1
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d115      	bne.n	8005cd0 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f103 020c 	add.w	r2, r3, #12
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb0:	7812      	ldrb	r2, [r2, #0]
 8005cb2:	b2d2      	uxtb	r2, r2
 8005cb4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cba:	1c5a      	adds	r2, r3, #1
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	3b01      	subs	r3, #1
 8005cc8:	b29a      	uxth	r2, r3
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005cce:	e011      	b.n	8005cf4 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cd0:	f7fb f9c0 	bl	8001054 <HAL_GetTick>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	1ad3      	subs	r3, r2, r3
 8005cda:	683a      	ldr	r2, [r7, #0]
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d803      	bhi.n	8005ce8 <HAL_SPI_Receive+0x156>
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ce6:	d102      	bne.n	8005cee <HAL_SPI_Receive+0x15c>
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d102      	bne.n	8005cf4 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005cf2:	e04a      	b.n	8005d8a <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d1cb      	bne.n	8005c96 <HAL_SPI_Receive+0x104>
 8005cfe:	e031      	b.n	8005d64 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	f003 0301 	and.w	r3, r3, #1
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d113      	bne.n	8005d36 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68da      	ldr	r2, [r3, #12]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d18:	b292      	uxth	r2, r2
 8005d1a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d20:	1c9a      	adds	r2, r3, #2
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	b29a      	uxth	r2, r3
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005d34:	e011      	b.n	8005d5a <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d36:	f7fb f98d 	bl	8001054 <HAL_GetTick>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	1ad3      	subs	r3, r2, r3
 8005d40:	683a      	ldr	r2, [r7, #0]
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d803      	bhi.n	8005d4e <HAL_SPI_Receive+0x1bc>
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d4c:	d102      	bne.n	8005d54 <HAL_SPI_Receive+0x1c2>
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d102      	bne.n	8005d5a <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8005d54:	2303      	movs	r3, #3
 8005d56:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005d58:	e017      	b.n	8005d8a <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d1cd      	bne.n	8005d00 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d64:	693a      	ldr	r2, [r7, #16]
 8005d66:	6839      	ldr	r1, [r7, #0]
 8005d68:	68f8      	ldr	r0, [r7, #12]
 8005d6a:	f000 fb45 	bl	80063f8 <SPI_EndRxTransaction>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d002      	beq.n	8005d7a <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2220      	movs	r2, #32
 8005d78:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d002      	beq.n	8005d88 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	75fb      	strb	r3, [r7, #23]
 8005d86:	e000      	b.n	8005d8a <HAL_SPI_Receive+0x1f8>
  }

error :
 8005d88:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2200      	movs	r2, #0
 8005d96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005d9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3718      	adds	r7, #24
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b08c      	sub	sp, #48	; 0x30
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	60f8      	str	r0, [r7, #12]
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	607a      	str	r2, [r7, #4]
 8005db0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005db2:	2301      	movs	r3, #1
 8005db4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005db6:	2300      	movs	r3, #0
 8005db8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d101      	bne.n	8005dca <HAL_SPI_TransmitReceive+0x26>
 8005dc6:	2302      	movs	r3, #2
 8005dc8:	e18a      	b.n	80060e0 <HAL_SPI_TransmitReceive+0x33c>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005dd2:	f7fb f93f 	bl	8001054 <HAL_GetTick>
 8005dd6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005dde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005de8:	887b      	ldrh	r3, [r7, #2]
 8005dea:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005dec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d00f      	beq.n	8005e14 <HAL_SPI_TransmitReceive+0x70>
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dfa:	d107      	bne.n	8005e0c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d103      	bne.n	8005e0c <HAL_SPI_TransmitReceive+0x68>
 8005e04:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005e08:	2b04      	cmp	r3, #4
 8005e0a:	d003      	beq.n	8005e14 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005e0c:	2302      	movs	r3, #2
 8005e0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005e12:	e15b      	b.n	80060cc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d005      	beq.n	8005e26 <HAL_SPI_TransmitReceive+0x82>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d002      	beq.n	8005e26 <HAL_SPI_TransmitReceive+0x82>
 8005e20:	887b      	ldrh	r3, [r7, #2]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d103      	bne.n	8005e2e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005e2c:	e14e      	b.n	80060cc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	2b04      	cmp	r3, #4
 8005e38:	d003      	beq.n	8005e42 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2205      	movs	r2, #5
 8005e3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2200      	movs	r2, #0
 8005e46:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	887a      	ldrh	r2, [r7, #2]
 8005e52:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	887a      	ldrh	r2, [r7, #2]
 8005e58:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	887a      	ldrh	r2, [r7, #2]
 8005e64:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	887a      	ldrh	r2, [r7, #2]
 8005e6a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e82:	2b40      	cmp	r3, #64	; 0x40
 8005e84:	d007      	beq.n	8005e96 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e94:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	68db      	ldr	r3, [r3, #12]
 8005e9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e9e:	d178      	bne.n	8005f92 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d002      	beq.n	8005eae <HAL_SPI_TransmitReceive+0x10a>
 8005ea8:	8b7b      	ldrh	r3, [r7, #26]
 8005eaa:	2b01      	cmp	r3, #1
 8005eac:	d166      	bne.n	8005f7c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb2:	881a      	ldrh	r2, [r3, #0]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ebe:	1c9a      	adds	r2, r3, #2
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	3b01      	subs	r3, #1
 8005ecc:	b29a      	uxth	r2, r3
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ed2:	e053      	b.n	8005f7c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	f003 0302 	and.w	r3, r3, #2
 8005ede:	2b02      	cmp	r3, #2
 8005ee0:	d11b      	bne.n	8005f1a <HAL_SPI_TransmitReceive+0x176>
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d016      	beq.n	8005f1a <HAL_SPI_TransmitReceive+0x176>
 8005eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d113      	bne.n	8005f1a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ef6:	881a      	ldrh	r2, [r3, #0]
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f02:	1c9a      	adds	r2, r3, #2
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	3b01      	subs	r3, #1
 8005f10:	b29a      	uxth	r2, r3
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f16:	2300      	movs	r3, #0
 8005f18:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	f003 0301 	and.w	r3, r3, #1
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d119      	bne.n	8005f5c <HAL_SPI_TransmitReceive+0x1b8>
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d014      	beq.n	8005f5c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	68da      	ldr	r2, [r3, #12]
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f3c:	b292      	uxth	r2, r2
 8005f3e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f44:	1c9a      	adds	r2, r3, #2
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	3b01      	subs	r3, #1
 8005f52:	b29a      	uxth	r2, r3
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005f5c:	f7fb f87a 	bl	8001054 <HAL_GetTick>
 8005f60:	4602      	mov	r2, r0
 8005f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f64:	1ad3      	subs	r3, r2, r3
 8005f66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	d807      	bhi.n	8005f7c <HAL_SPI_TransmitReceive+0x1d8>
 8005f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f72:	d003      	beq.n	8005f7c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005f74:	2303      	movs	r3, #3
 8005f76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005f7a:	e0a7      	b.n	80060cc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1a6      	bne.n	8005ed4 <HAL_SPI_TransmitReceive+0x130>
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d1a1      	bne.n	8005ed4 <HAL_SPI_TransmitReceive+0x130>
 8005f90:	e07c      	b.n	800608c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d002      	beq.n	8005fa0 <HAL_SPI_TransmitReceive+0x1fc>
 8005f9a:	8b7b      	ldrh	r3, [r7, #26]
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d16b      	bne.n	8006078 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	330c      	adds	r3, #12
 8005faa:	7812      	ldrb	r2, [r2, #0]
 8005fac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fb2:	1c5a      	adds	r2, r3, #1
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	b29a      	uxth	r2, r3
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005fc6:	e057      	b.n	8006078 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	f003 0302 	and.w	r3, r3, #2
 8005fd2:	2b02      	cmp	r3, #2
 8005fd4:	d11c      	bne.n	8006010 <HAL_SPI_TransmitReceive+0x26c>
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d017      	beq.n	8006010 <HAL_SPI_TransmitReceive+0x26c>
 8005fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d114      	bne.n	8006010 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	330c      	adds	r3, #12
 8005ff0:	7812      	ldrb	r2, [r2, #0]
 8005ff2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ff8:	1c5a      	adds	r2, r3, #1
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006002:	b29b      	uxth	r3, r3
 8006004:	3b01      	subs	r3, #1
 8006006:	b29a      	uxth	r2, r3
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800600c:	2300      	movs	r3, #0
 800600e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	f003 0301 	and.w	r3, r3, #1
 800601a:	2b01      	cmp	r3, #1
 800601c:	d119      	bne.n	8006052 <HAL_SPI_TransmitReceive+0x2ae>
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006022:	b29b      	uxth	r3, r3
 8006024:	2b00      	cmp	r3, #0
 8006026:	d014      	beq.n	8006052 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	68da      	ldr	r2, [r3, #12]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006032:	b2d2      	uxtb	r2, r2
 8006034:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800603a:	1c5a      	adds	r2, r3, #1
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006044:	b29b      	uxth	r3, r3
 8006046:	3b01      	subs	r3, #1
 8006048:	b29a      	uxth	r2, r3
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800604e:	2301      	movs	r3, #1
 8006050:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006052:	f7fa ffff 	bl	8001054 <HAL_GetTick>
 8006056:	4602      	mov	r2, r0
 8006058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605a:	1ad3      	subs	r3, r2, r3
 800605c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800605e:	429a      	cmp	r2, r3
 8006060:	d803      	bhi.n	800606a <HAL_SPI_TransmitReceive+0x2c6>
 8006062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006064:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006068:	d102      	bne.n	8006070 <HAL_SPI_TransmitReceive+0x2cc>
 800606a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800606c:	2b00      	cmp	r3, #0
 800606e:	d103      	bne.n	8006078 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006070:	2303      	movs	r3, #3
 8006072:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006076:	e029      	b.n	80060cc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800607c:	b29b      	uxth	r3, r3
 800607e:	2b00      	cmp	r3, #0
 8006080:	d1a2      	bne.n	8005fc8 <HAL_SPI_TransmitReceive+0x224>
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006086:	b29b      	uxth	r3, r3
 8006088:	2b00      	cmp	r3, #0
 800608a:	d19d      	bne.n	8005fc8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800608c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800608e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006090:	68f8      	ldr	r0, [r7, #12]
 8006092:	f000 fa17 	bl	80064c4 <SPI_EndRxTxTransaction>
 8006096:	4603      	mov	r3, r0
 8006098:	2b00      	cmp	r3, #0
 800609a:	d006      	beq.n	80060aa <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2220      	movs	r2, #32
 80060a6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80060a8:	e010      	b.n	80060cc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d10b      	bne.n	80060ca <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80060b2:	2300      	movs	r3, #0
 80060b4:	617b      	str	r3, [r7, #20]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	617b      	str	r3, [r7, #20]
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	617b      	str	r3, [r7, #20]
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	e000      	b.n	80060cc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80060ca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2201      	movs	r2, #1
 80060d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2200      	movs	r2, #0
 80060d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80060dc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3730      	adds	r7, #48	; 0x30
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b088      	sub	sp, #32
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	689b      	ldr	r3, [r3, #8]
 80060fe:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006100:	69bb      	ldr	r3, [r7, #24]
 8006102:	099b      	lsrs	r3, r3, #6
 8006104:	f003 0301 	and.w	r3, r3, #1
 8006108:	2b00      	cmp	r3, #0
 800610a:	d10f      	bne.n	800612c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800610c:	69bb      	ldr	r3, [r7, #24]
 800610e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006112:	2b00      	cmp	r3, #0
 8006114:	d00a      	beq.n	800612c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006116:	69fb      	ldr	r3, [r7, #28]
 8006118:	099b      	lsrs	r3, r3, #6
 800611a:	f003 0301 	and.w	r3, r3, #1
 800611e:	2b00      	cmp	r3, #0
 8006120:	d004      	beq.n	800612c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	4798      	blx	r3
    return;
 800612a:	e0d8      	b.n	80062de <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800612c:	69bb      	ldr	r3, [r7, #24]
 800612e:	085b      	lsrs	r3, r3, #1
 8006130:	f003 0301 	and.w	r3, r3, #1
 8006134:	2b00      	cmp	r3, #0
 8006136:	d00a      	beq.n	800614e <HAL_SPI_IRQHandler+0x66>
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	09db      	lsrs	r3, r3, #7
 800613c:	f003 0301 	and.w	r3, r3, #1
 8006140:	2b00      	cmp	r3, #0
 8006142:	d004      	beq.n	800614e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	4798      	blx	r3
    return;
 800614c:	e0c7      	b.n	80062de <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	095b      	lsrs	r3, r3, #5
 8006152:	f003 0301 	and.w	r3, r3, #1
 8006156:	2b00      	cmp	r3, #0
 8006158:	d10c      	bne.n	8006174 <HAL_SPI_IRQHandler+0x8c>
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	099b      	lsrs	r3, r3, #6
 800615e:	f003 0301 	and.w	r3, r3, #1
 8006162:	2b00      	cmp	r3, #0
 8006164:	d106      	bne.n	8006174 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006166:	69bb      	ldr	r3, [r7, #24]
 8006168:	0a1b      	lsrs	r3, r3, #8
 800616a:	f003 0301 	and.w	r3, r3, #1
 800616e:	2b00      	cmp	r3, #0
 8006170:	f000 80b5 	beq.w	80062de <HAL_SPI_IRQHandler+0x1f6>
 8006174:	69fb      	ldr	r3, [r7, #28]
 8006176:	095b      	lsrs	r3, r3, #5
 8006178:	f003 0301 	and.w	r3, r3, #1
 800617c:	2b00      	cmp	r3, #0
 800617e:	f000 80ae 	beq.w	80062de <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006182:	69bb      	ldr	r3, [r7, #24]
 8006184:	099b      	lsrs	r3, r3, #6
 8006186:	f003 0301 	and.w	r3, r3, #1
 800618a:	2b00      	cmp	r3, #0
 800618c:	d023      	beq.n	80061d6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006194:	b2db      	uxtb	r3, r3
 8006196:	2b03      	cmp	r3, #3
 8006198:	d011      	beq.n	80061be <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800619e:	f043 0204 	orr.w	r2, r3, #4
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061a6:	2300      	movs	r3, #0
 80061a8:	617b      	str	r3, [r7, #20]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	68db      	ldr	r3, [r3, #12]
 80061b0:	617b      	str	r3, [r7, #20]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	617b      	str	r3, [r7, #20]
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	e00b      	b.n	80061d6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061be:	2300      	movs	r3, #0
 80061c0:	613b      	str	r3, [r7, #16]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	613b      	str	r3, [r7, #16]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	613b      	str	r3, [r7, #16]
 80061d2:	693b      	ldr	r3, [r7, #16]
        return;
 80061d4:	e083      	b.n	80062de <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80061d6:	69bb      	ldr	r3, [r7, #24]
 80061d8:	095b      	lsrs	r3, r3, #5
 80061da:	f003 0301 	and.w	r3, r3, #1
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d014      	beq.n	800620c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061e6:	f043 0201 	orr.w	r2, r3, #1
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80061ee:	2300      	movs	r3, #0
 80061f0:	60fb      	str	r3, [r7, #12]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	60fb      	str	r3, [r7, #12]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006208:	601a      	str	r2, [r3, #0]
 800620a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800620c:	69bb      	ldr	r3, [r7, #24]
 800620e:	0a1b      	lsrs	r3, r3, #8
 8006210:	f003 0301 	and.w	r3, r3, #1
 8006214:	2b00      	cmp	r3, #0
 8006216:	d00c      	beq.n	8006232 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800621c:	f043 0208 	orr.w	r2, r3, #8
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006224:	2300      	movs	r3, #0
 8006226:	60bb      	str	r3, [r7, #8]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	60bb      	str	r3, [r7, #8]
 8006230:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006236:	2b00      	cmp	r3, #0
 8006238:	d050      	beq.n	80062dc <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	685a      	ldr	r2, [r3, #4]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006248:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2201      	movs	r2, #1
 800624e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	f003 0302 	and.w	r3, r3, #2
 8006258:	2b00      	cmp	r3, #0
 800625a:	d104      	bne.n	8006266 <HAL_SPI_IRQHandler+0x17e>
 800625c:	69fb      	ldr	r3, [r7, #28]
 800625e:	f003 0301 	and.w	r3, r3, #1
 8006262:	2b00      	cmp	r3, #0
 8006264:	d034      	beq.n	80062d0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	685a      	ldr	r2, [r3, #4]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f022 0203 	bic.w	r2, r2, #3
 8006274:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800627a:	2b00      	cmp	r3, #0
 800627c:	d011      	beq.n	80062a2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006282:	4a18      	ldr	r2, [pc, #96]	; (80062e4 <HAL_SPI_IRQHandler+0x1fc>)
 8006284:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800628a:	4618      	mov	r0, r3
 800628c:	f7fc ff4c 	bl	8003128 <HAL_DMA_Abort_IT>
 8006290:	4603      	mov	r3, r0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d005      	beq.n	80062a2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800629a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d016      	beq.n	80062d8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062ae:	4a0d      	ldr	r2, [pc, #52]	; (80062e4 <HAL_SPI_IRQHandler+0x1fc>)
 80062b0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062b6:	4618      	mov	r0, r3
 80062b8:	f7fc ff36 	bl	8003128 <HAL_DMA_Abort_IT>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d00a      	beq.n	80062d8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062c6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80062ce:	e003      	b.n	80062d8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f000 f809 	bl	80062e8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80062d6:	e000      	b.n	80062da <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80062d8:	bf00      	nop
    return;
 80062da:	bf00      	nop
 80062dc:	bf00      	nop
  }
}
 80062de:	3720      	adds	r7, #32
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}
 80062e4:	080062fd 	.word	0x080062fd

080062e8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b083      	sub	sp, #12
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80062f0:	bf00      	nop
 80062f2:	370c      	adds	r7, #12
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b084      	sub	sp, #16
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006308:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2200      	movs	r2, #0
 800630e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2200      	movs	r2, #0
 8006314:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006316:	68f8      	ldr	r0, [r7, #12]
 8006318:	f7ff ffe6 	bl	80062e8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800631c:	bf00      	nop
 800631e:	3710      	adds	r7, #16
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	603b      	str	r3, [r7, #0]
 8006330:	4613      	mov	r3, r2
 8006332:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006334:	e04c      	b.n	80063d0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800633c:	d048      	beq.n	80063d0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800633e:	f7fa fe89 	bl	8001054 <HAL_GetTick>
 8006342:	4602      	mov	r2, r0
 8006344:	69bb      	ldr	r3, [r7, #24]
 8006346:	1ad3      	subs	r3, r2, r3
 8006348:	683a      	ldr	r2, [r7, #0]
 800634a:	429a      	cmp	r2, r3
 800634c:	d902      	bls.n	8006354 <SPI_WaitFlagStateUntilTimeout+0x30>
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d13d      	bne.n	80063d0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	685a      	ldr	r2, [r3, #4]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006362:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800636c:	d111      	bne.n	8006392 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006376:	d004      	beq.n	8006382 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006380:	d107      	bne.n	8006392 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006390:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006396:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800639a:	d10f      	bne.n	80063bc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063aa:	601a      	str	r2, [r3, #0]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063ba:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2201      	movs	r2, #1
 80063c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80063cc:	2303      	movs	r3, #3
 80063ce:	e00f      	b.n	80063f0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	689a      	ldr	r2, [r3, #8]
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	4013      	ands	r3, r2
 80063da:	68ba      	ldr	r2, [r7, #8]
 80063dc:	429a      	cmp	r2, r3
 80063de:	bf0c      	ite	eq
 80063e0:	2301      	moveq	r3, #1
 80063e2:	2300      	movne	r3, #0
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	461a      	mov	r2, r3
 80063e8:	79fb      	ldrb	r3, [r7, #7]
 80063ea:	429a      	cmp	r2, r3
 80063ec:	d1a3      	bne.n	8006336 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80063ee:	2300      	movs	r3, #0
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3710      	adds	r7, #16
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b086      	sub	sp, #24
 80063fc:	af02      	add	r7, sp, #8
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800640c:	d111      	bne.n	8006432 <SPI_EndRxTransaction+0x3a>
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006416:	d004      	beq.n	8006422 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006420:	d107      	bne.n	8006432 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	681a      	ldr	r2, [r3, #0]
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006430:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800643a:	d12a      	bne.n	8006492 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006444:	d012      	beq.n	800646c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	9300      	str	r3, [sp, #0]
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	2200      	movs	r2, #0
 800644e:	2180      	movs	r1, #128	; 0x80
 8006450:	68f8      	ldr	r0, [r7, #12]
 8006452:	f7ff ff67 	bl	8006324 <SPI_WaitFlagStateUntilTimeout>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d02d      	beq.n	80064b8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006460:	f043 0220 	orr.w	r2, r3, #32
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006468:	2303      	movs	r3, #3
 800646a:	e026      	b.n	80064ba <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	9300      	str	r3, [sp, #0]
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	2200      	movs	r2, #0
 8006474:	2101      	movs	r1, #1
 8006476:	68f8      	ldr	r0, [r7, #12]
 8006478:	f7ff ff54 	bl	8006324 <SPI_WaitFlagStateUntilTimeout>
 800647c:	4603      	mov	r3, r0
 800647e:	2b00      	cmp	r3, #0
 8006480:	d01a      	beq.n	80064b8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006486:	f043 0220 	orr.w	r2, r3, #32
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e013      	b.n	80064ba <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	9300      	str	r3, [sp, #0]
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	2200      	movs	r2, #0
 800649a:	2101      	movs	r1, #1
 800649c:	68f8      	ldr	r0, [r7, #12]
 800649e:	f7ff ff41 	bl	8006324 <SPI_WaitFlagStateUntilTimeout>
 80064a2:	4603      	mov	r3, r0
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d007      	beq.n	80064b8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064ac:	f043 0220 	orr.w	r2, r3, #32
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80064b4:	2303      	movs	r3, #3
 80064b6:	e000      	b.n	80064ba <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3710      	adds	r7, #16
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}
	...

080064c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b088      	sub	sp, #32
 80064c8:	af02      	add	r7, sp, #8
 80064ca:	60f8      	str	r0, [r7, #12]
 80064cc:	60b9      	str	r1, [r7, #8]
 80064ce:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80064d0:	4b1b      	ldr	r3, [pc, #108]	; (8006540 <SPI_EndRxTxTransaction+0x7c>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a1b      	ldr	r2, [pc, #108]	; (8006544 <SPI_EndRxTxTransaction+0x80>)
 80064d6:	fba2 2303 	umull	r2, r3, r2, r3
 80064da:	0d5b      	lsrs	r3, r3, #21
 80064dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80064e0:	fb02 f303 	mul.w	r3, r2, r3
 80064e4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064ee:	d112      	bne.n	8006516 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	9300      	str	r3, [sp, #0]
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	2200      	movs	r2, #0
 80064f8:	2180      	movs	r1, #128	; 0x80
 80064fa:	68f8      	ldr	r0, [r7, #12]
 80064fc:	f7ff ff12 	bl	8006324 <SPI_WaitFlagStateUntilTimeout>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	d016      	beq.n	8006534 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800650a:	f043 0220 	orr.w	r2, r3, #32
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006512:	2303      	movs	r3, #3
 8006514:	e00f      	b.n	8006536 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d00a      	beq.n	8006532 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	3b01      	subs	r3, #1
 8006520:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	689b      	ldr	r3, [r3, #8]
 8006528:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800652c:	2b80      	cmp	r3, #128	; 0x80
 800652e:	d0f2      	beq.n	8006516 <SPI_EndRxTxTransaction+0x52>
 8006530:	e000      	b.n	8006534 <SPI_EndRxTxTransaction+0x70>
        break;
 8006532:	bf00      	nop
  }

  return HAL_OK;
 8006534:	2300      	movs	r3, #0
}
 8006536:	4618      	mov	r0, r3
 8006538:	3718      	adds	r7, #24
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}
 800653e:	bf00      	nop
 8006540:	2000003c 	.word	0x2000003c
 8006544:	165e9f81 	.word	0x165e9f81

08006548 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b082      	sub	sp, #8
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d101      	bne.n	800655a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	e01d      	b.n	8006596 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006560:	b2db      	uxtb	r3, r3
 8006562:	2b00      	cmp	r3, #0
 8006564:	d106      	bne.n	8006574 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f006 fd5e 	bl	800d030 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2202      	movs	r2, #2
 8006578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681a      	ldr	r2, [r3, #0]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	3304      	adds	r3, #4
 8006584:	4619      	mov	r1, r3
 8006586:	4610      	mov	r0, r2
 8006588:	f000 fdf6 	bl	8007178 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006594:	2300      	movs	r3, #0
}
 8006596:	4618      	mov	r0, r3
 8006598:	3708      	adds	r7, #8
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}

0800659e <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800659e:	b480      	push	{r7}
 80065a0:	b085      	sub	sp, #20
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2202      	movs	r2, #2
 80065aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	689b      	ldr	r3, [r3, #8]
 80065b4:	f003 0307 	and.w	r3, r3, #7
 80065b8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2b06      	cmp	r3, #6
 80065be:	d007      	beq.n	80065d0 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	681a      	ldr	r2, [r3, #0]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f042 0201 	orr.w	r2, r2, #1
 80065ce:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80065d8:	2300      	movs	r3, #0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3714      	adds	r7, #20
 80065de:	46bd      	mov	sp, r7
 80065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e4:	4770      	bx	lr

080065e6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80065e6:	b480      	push	{r7}
 80065e8:	b085      	sub	sp, #20
 80065ea:	af00      	add	r7, sp, #0
 80065ec:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	68da      	ldr	r2, [r3, #12]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f042 0201 	orr.w	r2, r2, #1
 80065fc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	f003 0307 	and.w	r3, r3, #7
 8006608:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2b06      	cmp	r3, #6
 800660e:	d007      	beq.n	8006620 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f042 0201 	orr.w	r2, r2, #1
 800661e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006620:	2300      	movs	r3, #0
}
 8006622:	4618      	mov	r0, r3
 8006624:	3714      	adds	r7, #20
 8006626:	46bd      	mov	sp, r7
 8006628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662c:	4770      	bx	lr

0800662e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800662e:	b580      	push	{r7, lr}
 8006630:	b082      	sub	sp, #8
 8006632:	af00      	add	r7, sp, #0
 8006634:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d101      	bne.n	8006640 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	e01d      	b.n	800667c <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006646:	b2db      	uxtb	r3, r3
 8006648:	2b00      	cmp	r3, #0
 800664a:	d106      	bne.n	800665a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2200      	movs	r2, #0
 8006650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 f815 	bl	8006684 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2202      	movs	r2, #2
 800665e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	3304      	adds	r3, #4
 800666a:	4619      	mov	r1, r3
 800666c:	4610      	mov	r0, r2
 800666e:	f000 fd83 	bl	8007178 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2201      	movs	r2, #1
 8006676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800667a:	2300      	movs	r3, #0
}
 800667c:	4618      	mov	r0, r3
 800667e:	3708      	adds	r7, #8
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}

08006684 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006684:	b480      	push	{r7}
 8006686:	b083      	sub	sp, #12
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800668c:	bf00      	nop
 800668e:	370c      	adds	r7, #12
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr

08006698 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b084      	sub	sp, #16
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	2201      	movs	r2, #1
 80066a8:	6839      	ldr	r1, [r7, #0]
 80066aa:	4618      	mov	r0, r3
 80066ac:	f001 f978 	bl	80079a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a15      	ldr	r2, [pc, #84]	; (800670c <HAL_TIM_OC_Start+0x74>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d004      	beq.n	80066c4 <HAL_TIM_OC_Start+0x2c>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a14      	ldr	r2, [pc, #80]	; (8006710 <HAL_TIM_OC_Start+0x78>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d101      	bne.n	80066c8 <HAL_TIM_OC_Start+0x30>
 80066c4:	2301      	movs	r3, #1
 80066c6:	e000      	b.n	80066ca <HAL_TIM_OC_Start+0x32>
 80066c8:	2300      	movs	r3, #0
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d007      	beq.n	80066de <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80066dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	f003 0307 	and.w	r3, r3, #7
 80066e8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2b06      	cmp	r3, #6
 80066ee:	d007      	beq.n	8006700 <HAL_TIM_OC_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f042 0201 	orr.w	r2, r2, #1
 80066fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006700:	2300      	movs	r3, #0
}
 8006702:	4618      	mov	r0, r3
 8006704:	3710      	adds	r7, #16
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
 800670a:	bf00      	nop
 800670c:	40010000 	.word	0x40010000
 8006710:	40010400 	.word	0x40010400

08006714 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b082      	sub	sp, #8
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d101      	bne.n	8006726 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	e01d      	b.n	8006762 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800672c:	b2db      	uxtb	r3, r3
 800672e:	2b00      	cmp	r3, #0
 8006730:	d106      	bne.n	8006740 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 f815 	bl	800676a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2202      	movs	r2, #2
 8006744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	3304      	adds	r3, #4
 8006750:	4619      	mov	r1, r3
 8006752:	4610      	mov	r0, r2
 8006754:	f000 fd10 	bl	8007178 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2201      	movs	r2, #1
 800675c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006760:	2300      	movs	r3, #0
}
 8006762:	4618      	mov	r0, r3
 8006764:	3708      	adds	r7, #8
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}

0800676a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800676a:	b480      	push	{r7}
 800676c:	b083      	sub	sp, #12
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006772:	bf00      	nop
 8006774:	370c      	adds	r7, #12
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr
	...

08006780 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b084      	sub	sp, #16
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	2201      	movs	r2, #1
 8006790:	6839      	ldr	r1, [r7, #0]
 8006792:	4618      	mov	r0, r3
 8006794:	f001 f904 	bl	80079a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4a15      	ldr	r2, [pc, #84]	; (80067f4 <HAL_TIM_PWM_Start+0x74>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d004      	beq.n	80067ac <HAL_TIM_PWM_Start+0x2c>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a14      	ldr	r2, [pc, #80]	; (80067f8 <HAL_TIM_PWM_Start+0x78>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d101      	bne.n	80067b0 <HAL_TIM_PWM_Start+0x30>
 80067ac:	2301      	movs	r3, #1
 80067ae:	e000      	b.n	80067b2 <HAL_TIM_PWM_Start+0x32>
 80067b0:	2300      	movs	r3, #0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d007      	beq.n	80067c6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80067c4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	f003 0307 	and.w	r3, r3, #7
 80067d0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2b06      	cmp	r3, #6
 80067d6:	d007      	beq.n	80067e8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f042 0201 	orr.w	r2, r2, #1
 80067e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80067e8:	2300      	movs	r3, #0
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3710      	adds	r7, #16
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}
 80067f2:	bf00      	nop
 80067f4:	40010000 	.word	0x40010000
 80067f8:	40010400 	.word	0x40010400

080067fc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b082      	sub	sp, #8
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d101      	bne.n	800680e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e01d      	b.n	800684a <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006814:	b2db      	uxtb	r3, r3
 8006816:	2b00      	cmp	r3, #0
 8006818:	d106      	bne.n	8006828 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2200      	movs	r2, #0
 800681e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 f815 	bl	8006852 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2202      	movs	r2, #2
 800682c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	3304      	adds	r3, #4
 8006838:	4619      	mov	r1, r3
 800683a:	4610      	mov	r0, r2
 800683c:	f000 fc9c 	bl	8007178 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2201      	movs	r2, #1
 8006844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006848:	2300      	movs	r3, #0
}
 800684a:	4618      	mov	r0, r3
 800684c:	3708      	adds	r7, #8
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}

08006852 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006852:	b480      	push	{r7}
 8006854:	b083      	sub	sp, #12
 8006856:	af00      	add	r7, sp, #0
 8006858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800685a:	bf00      	nop
 800685c:	370c      	adds	r7, #12
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr

08006866 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006866:	b580      	push	{r7, lr}
 8006868:	b086      	sub	sp, #24
 800686a:	af00      	add	r7, sp, #0
 800686c:	6078      	str	r0, [r7, #4]
 800686e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d101      	bne.n	800687a <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e083      	b.n	8006982 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006880:	b2db      	uxtb	r3, r3
 8006882:	2b00      	cmp	r3, #0
 8006884:	d106      	bne.n	8006894 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2200      	movs	r2, #0
 800688a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f006 fcfe 	bl	800d290 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2202      	movs	r2, #2
 8006898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	6812      	ldr	r2, [r2, #0]
 80068a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80068aa:	f023 0307 	bic.w	r3, r3, #7
 80068ae:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	3304      	adds	r3, #4
 80068b8:	4619      	mov	r1, r3
 80068ba:	4610      	mov	r0, r2
 80068bc:	f000 fc5c 	bl	8007178 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	699b      	ldr	r3, [r3, #24]
 80068ce:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	6a1b      	ldr	r3, [r3, #32]
 80068d6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	697a      	ldr	r2, [r7, #20]
 80068de:	4313      	orrs	r3, r2
 80068e0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068e8:	f023 0303 	bic.w	r3, r3, #3
 80068ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	689a      	ldr	r2, [r3, #8]
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	699b      	ldr	r3, [r3, #24]
 80068f6:	021b      	lsls	r3, r3, #8
 80068f8:	4313      	orrs	r3, r2
 80068fa:	693a      	ldr	r2, [r7, #16]
 80068fc:	4313      	orrs	r3, r2
 80068fe:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006906:	f023 030c 	bic.w	r3, r3, #12
 800690a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006912:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006916:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	68da      	ldr	r2, [r3, #12]
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	69db      	ldr	r3, [r3, #28]
 8006920:	021b      	lsls	r3, r3, #8
 8006922:	4313      	orrs	r3, r2
 8006924:	693a      	ldr	r2, [r7, #16]
 8006926:	4313      	orrs	r3, r2
 8006928:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	691b      	ldr	r3, [r3, #16]
 800692e:	011a      	lsls	r2, r3, #4
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	6a1b      	ldr	r3, [r3, #32]
 8006934:	031b      	lsls	r3, r3, #12
 8006936:	4313      	orrs	r3, r2
 8006938:	693a      	ldr	r2, [r7, #16]
 800693a:	4313      	orrs	r3, r2
 800693c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006944:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800694c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	685a      	ldr	r2, [r3, #4]
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	695b      	ldr	r3, [r3, #20]
 8006956:	011b      	lsls	r3, r3, #4
 8006958:	4313      	orrs	r3, r2
 800695a:	68fa      	ldr	r2, [r7, #12]
 800695c:	4313      	orrs	r3, r2
 800695e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	697a      	ldr	r2, [r7, #20]
 8006966:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	693a      	ldr	r2, [r7, #16]
 800696e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	68fa      	ldr	r2, [r7, #12]
 8006976:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2201      	movs	r2, #1
 800697c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006980:	2300      	movs	r3, #0
}
 8006982:	4618      	mov	r0, r3
 8006984:	3718      	adds	r7, #24
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}

0800698a <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800698a:	b580      	push	{r7, lr}
 800698c:	b082      	sub	sp, #8
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]
 8006992:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d002      	beq.n	80069a0 <HAL_TIM_Encoder_Start_IT+0x16>
 800699a:	2b04      	cmp	r3, #4
 800699c:	d010      	beq.n	80069c0 <HAL_TIM_Encoder_Start_IT+0x36>
 800699e:	e01f      	b.n	80069e0 <HAL_TIM_Encoder_Start_IT+0x56>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2201      	movs	r2, #1
 80069a6:	2100      	movs	r1, #0
 80069a8:	4618      	mov	r0, r3
 80069aa:	f000 fff9 	bl	80079a0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	68da      	ldr	r2, [r3, #12]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f042 0202 	orr.w	r2, r2, #2
 80069bc:	60da      	str	r2, [r3, #12]
      break;
 80069be:	e02e      	b.n	8006a1e <HAL_TIM_Encoder_Start_IT+0x94>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2201      	movs	r2, #1
 80069c6:	2104      	movs	r1, #4
 80069c8:	4618      	mov	r0, r3
 80069ca:	f000 ffe9 	bl	80079a0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	68da      	ldr	r2, [r3, #12]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f042 0204 	orr.w	r2, r2, #4
 80069dc:	60da      	str	r2, [r3, #12]
      break;
 80069de:	e01e      	b.n	8006a1e <HAL_TIM_Encoder_Start_IT+0x94>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2201      	movs	r2, #1
 80069e6:	2100      	movs	r1, #0
 80069e8:	4618      	mov	r0, r3
 80069ea:	f000 ffd9 	bl	80079a0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	2201      	movs	r2, #1
 80069f4:	2104      	movs	r1, #4
 80069f6:	4618      	mov	r0, r3
 80069f8:	f000 ffd2 	bl	80079a0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	68da      	ldr	r2, [r3, #12]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f042 0202 	orr.w	r2, r2, #2
 8006a0a:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	68da      	ldr	r2, [r3, #12]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f042 0204 	orr.w	r2, r2, #4
 8006a1a:	60da      	str	r2, [r3, #12]
      break;
 8006a1c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f042 0201 	orr.w	r2, r2, #1
 8006a2c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006a2e:	2300      	movs	r3, #0
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	3708      	adds	r7, #8
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b082      	sub	sp, #8
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	691b      	ldr	r3, [r3, #16]
 8006a46:	f003 0302 	and.w	r3, r3, #2
 8006a4a:	2b02      	cmp	r3, #2
 8006a4c:	d122      	bne.n	8006a94 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	68db      	ldr	r3, [r3, #12]
 8006a54:	f003 0302 	and.w	r3, r3, #2
 8006a58:	2b02      	cmp	r3, #2
 8006a5a:	d11b      	bne.n	8006a94 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f06f 0202 	mvn.w	r2, #2
 8006a64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2201      	movs	r2, #1
 8006a6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	699b      	ldr	r3, [r3, #24]
 8006a72:	f003 0303 	and.w	r3, r3, #3
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d003      	beq.n	8006a82 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f005 faa0 	bl	800bfc0 <HAL_TIM_IC_CaptureCallback>
 8006a80:	e005      	b.n	8006a8e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f000 fb59 	bl	800713a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 fb60 	bl	800714e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	691b      	ldr	r3, [r3, #16]
 8006a9a:	f003 0304 	and.w	r3, r3, #4
 8006a9e:	2b04      	cmp	r3, #4
 8006aa0:	d122      	bne.n	8006ae8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	f003 0304 	and.w	r3, r3, #4
 8006aac:	2b04      	cmp	r3, #4
 8006aae:	d11b      	bne.n	8006ae8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f06f 0204 	mvn.w	r2, #4
 8006ab8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2202      	movs	r2, #2
 8006abe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	699b      	ldr	r3, [r3, #24]
 8006ac6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d003      	beq.n	8006ad6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f005 fa76 	bl	800bfc0 <HAL_TIM_IC_CaptureCallback>
 8006ad4:	e005      	b.n	8006ae2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f000 fb2f 	bl	800713a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f000 fb36 	bl	800714e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	691b      	ldr	r3, [r3, #16]
 8006aee:	f003 0308 	and.w	r3, r3, #8
 8006af2:	2b08      	cmp	r3, #8
 8006af4:	d122      	bne.n	8006b3c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	68db      	ldr	r3, [r3, #12]
 8006afc:	f003 0308 	and.w	r3, r3, #8
 8006b00:	2b08      	cmp	r3, #8
 8006b02:	d11b      	bne.n	8006b3c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f06f 0208 	mvn.w	r2, #8
 8006b0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2204      	movs	r2, #4
 8006b12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	69db      	ldr	r3, [r3, #28]
 8006b1a:	f003 0303 	and.w	r3, r3, #3
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d003      	beq.n	8006b2a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f005 fa4c 	bl	800bfc0 <HAL_TIM_IC_CaptureCallback>
 8006b28:	e005      	b.n	8006b36 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f000 fb05 	bl	800713a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f000 fb0c 	bl	800714e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	691b      	ldr	r3, [r3, #16]
 8006b42:	f003 0310 	and.w	r3, r3, #16
 8006b46:	2b10      	cmp	r3, #16
 8006b48:	d122      	bne.n	8006b90 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	68db      	ldr	r3, [r3, #12]
 8006b50:	f003 0310 	and.w	r3, r3, #16
 8006b54:	2b10      	cmp	r3, #16
 8006b56:	d11b      	bne.n	8006b90 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f06f 0210 	mvn.w	r2, #16
 8006b60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2208      	movs	r2, #8
 8006b66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	69db      	ldr	r3, [r3, #28]
 8006b6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d003      	beq.n	8006b7e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f005 fa22 	bl	800bfc0 <HAL_TIM_IC_CaptureCallback>
 8006b7c:	e005      	b.n	8006b8a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 fadb 	bl	800713a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	f000 fae2 	bl	800714e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	691b      	ldr	r3, [r3, #16]
 8006b96:	f003 0301 	and.w	r3, r3, #1
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d10e      	bne.n	8006bbc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	68db      	ldr	r3, [r3, #12]
 8006ba4:	f003 0301 	and.w	r3, r3, #1
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d107      	bne.n	8006bbc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f06f 0201 	mvn.w	r2, #1
 8006bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f005 f856 	bl	800bc68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	691b      	ldr	r3, [r3, #16]
 8006bc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bc6:	2b80      	cmp	r3, #128	; 0x80
 8006bc8:	d10e      	bne.n	8006be8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	68db      	ldr	r3, [r3, #12]
 8006bd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bd4:	2b80      	cmp	r3, #128	; 0x80
 8006bd6:	d107      	bne.n	8006be8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f001 f804 	bl	8007bf0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	691b      	ldr	r3, [r3, #16]
 8006bee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bf2:	2b40      	cmp	r3, #64	; 0x40
 8006bf4:	d10e      	bne.n	8006c14 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c00:	2b40      	cmp	r3, #64	; 0x40
 8006c02:	d107      	bne.n	8006c14 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f000 faa7 	bl	8007162 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	f003 0320 	and.w	r3, r3, #32
 8006c1e:	2b20      	cmp	r3, #32
 8006c20:	d10e      	bne.n	8006c40 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	f003 0320 	and.w	r3, r3, #32
 8006c2c:	2b20      	cmp	r3, #32
 8006c2e:	d107      	bne.n	8006c40 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f06f 0220 	mvn.w	r2, #32
 8006c38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 ffce 	bl	8007bdc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c40:	bf00      	nop
 8006c42:	3708      	adds	r7, #8
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b084      	sub	sp, #16
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	60f8      	str	r0, [r7, #12]
 8006c50:	60b9      	str	r1, [r7, #8]
 8006c52:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c5a:	2b01      	cmp	r3, #1
 8006c5c:	d101      	bne.n	8006c62 <HAL_TIM_OC_ConfigChannel+0x1a>
 8006c5e:	2302      	movs	r3, #2
 8006c60:	e04e      	b.n	8006d00 <HAL_TIM_OC_ConfigChannel+0xb8>
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2201      	movs	r2, #1
 8006c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2202      	movs	r2, #2
 8006c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2b0c      	cmp	r3, #12
 8006c76:	d839      	bhi.n	8006cec <HAL_TIM_OC_ConfigChannel+0xa4>
 8006c78:	a201      	add	r2, pc, #4	; (adr r2, 8006c80 <HAL_TIM_OC_ConfigChannel+0x38>)
 8006c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c7e:	bf00      	nop
 8006c80:	08006cb5 	.word	0x08006cb5
 8006c84:	08006ced 	.word	0x08006ced
 8006c88:	08006ced 	.word	0x08006ced
 8006c8c:	08006ced 	.word	0x08006ced
 8006c90:	08006cc3 	.word	0x08006cc3
 8006c94:	08006ced 	.word	0x08006ced
 8006c98:	08006ced 	.word	0x08006ced
 8006c9c:	08006ced 	.word	0x08006ced
 8006ca0:	08006cd1 	.word	0x08006cd1
 8006ca4:	08006ced 	.word	0x08006ced
 8006ca8:	08006ced 	.word	0x08006ced
 8006cac:	08006ced 	.word	0x08006ced
 8006cb0:	08006cdf 	.word	0x08006cdf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	68b9      	ldr	r1, [r7, #8]
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f000 fafc 	bl	80072b8 <TIM_OC1_SetConfig>
      break;
 8006cc0:	e015      	b.n	8006cee <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	68b9      	ldr	r1, [r7, #8]
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f000 fb65 	bl	8007398 <TIM_OC2_SetConfig>
      break;
 8006cce:	e00e      	b.n	8006cee <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	68b9      	ldr	r1, [r7, #8]
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f000 fbd4 	bl	8007484 <TIM_OC3_SetConfig>
      break;
 8006cdc:	e007      	b.n	8006cee <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	68b9      	ldr	r1, [r7, #8]
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f000 fc41 	bl	800756c <TIM_OC4_SetConfig>
      break;
 8006cea:	e000      	b.n	8006cee <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8006cec:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006cfe:	2300      	movs	r3, #0
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3710      	adds	r7, #16
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b084      	sub	sp, #16
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	60f8      	str	r0, [r7, #12]
 8006d10:	60b9      	str	r1, [r7, #8]
 8006d12:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d101      	bne.n	8006d22 <HAL_TIM_IC_ConfigChannel+0x1a>
 8006d1e:	2302      	movs	r3, #2
 8006d20:	e08a      	b.n	8006e38 <HAL_TIM_IC_ConfigChannel+0x130>
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2201      	movs	r2, #1
 8006d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2202      	movs	r2, #2
 8006d2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d11b      	bne.n	8006d70 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6818      	ldr	r0, [r3, #0]
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	6819      	ldr	r1, [r3, #0]
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	685a      	ldr	r2, [r3, #4]
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	f000 fc66 	bl	8007618 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	699a      	ldr	r2, [r3, #24]
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f022 020c 	bic.w	r2, r2, #12
 8006d5a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	6999      	ldr	r1, [r3, #24]
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	689a      	ldr	r2, [r3, #8]
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	430a      	orrs	r2, r1
 8006d6c:	619a      	str	r2, [r3, #24]
 8006d6e:	e05a      	b.n	8006e26 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2b04      	cmp	r3, #4
 8006d74:	d11c      	bne.n	8006db0 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6818      	ldr	r0, [r3, #0]
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	6819      	ldr	r1, [r3, #0]
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	685a      	ldr	r2, [r3, #4]
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	68db      	ldr	r3, [r3, #12]
 8006d86:	f000 fcea 	bl	800775e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	699a      	ldr	r2, [r3, #24]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006d98:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	6999      	ldr	r1, [r3, #24]
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	021a      	lsls	r2, r3, #8
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	430a      	orrs	r2, r1
 8006dac:	619a      	str	r2, [r3, #24]
 8006dae:	e03a      	b.n	8006e26 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2b08      	cmp	r3, #8
 8006db4:	d11b      	bne.n	8006dee <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	6818      	ldr	r0, [r3, #0]
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	6819      	ldr	r1, [r3, #0]
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	685a      	ldr	r2, [r3, #4]
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	f000 fd37 	bl	8007838 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	69da      	ldr	r2, [r3, #28]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f022 020c 	bic.w	r2, r2, #12
 8006dd8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	69d9      	ldr	r1, [r3, #28]
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	689a      	ldr	r2, [r3, #8]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	430a      	orrs	r2, r1
 8006dea:	61da      	str	r2, [r3, #28]
 8006dec:	e01b      	b.n	8006e26 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	6818      	ldr	r0, [r3, #0]
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	6819      	ldr	r1, [r3, #0]
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	685a      	ldr	r2, [r3, #4]
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	68db      	ldr	r3, [r3, #12]
 8006dfe:	f000 fd57 	bl	80078b0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	69da      	ldr	r2, [r3, #28]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006e10:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	69d9      	ldr	r1, [r3, #28]
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	021a      	lsls	r2, r3, #8
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	430a      	orrs	r2, r1
 8006e24:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2201      	movs	r2, #1
 8006e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2200      	movs	r2, #0
 8006e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e36:	2300      	movs	r3, #0
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3710      	adds	r7, #16
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bd80      	pop	{r7, pc}

08006e40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	60f8      	str	r0, [r7, #12]
 8006e48:	60b9      	str	r1, [r7, #8]
 8006e4a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e52:	2b01      	cmp	r3, #1
 8006e54:	d101      	bne.n	8006e5a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006e56:	2302      	movs	r3, #2
 8006e58:	e0b4      	b.n	8006fc4 <HAL_TIM_PWM_ConfigChannel+0x184>
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2202      	movs	r2, #2
 8006e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2b0c      	cmp	r3, #12
 8006e6e:	f200 809f 	bhi.w	8006fb0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8006e72:	a201      	add	r2, pc, #4	; (adr r2, 8006e78 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e78:	08006ead 	.word	0x08006ead
 8006e7c:	08006fb1 	.word	0x08006fb1
 8006e80:	08006fb1 	.word	0x08006fb1
 8006e84:	08006fb1 	.word	0x08006fb1
 8006e88:	08006eed 	.word	0x08006eed
 8006e8c:	08006fb1 	.word	0x08006fb1
 8006e90:	08006fb1 	.word	0x08006fb1
 8006e94:	08006fb1 	.word	0x08006fb1
 8006e98:	08006f2f 	.word	0x08006f2f
 8006e9c:	08006fb1 	.word	0x08006fb1
 8006ea0:	08006fb1 	.word	0x08006fb1
 8006ea4:	08006fb1 	.word	0x08006fb1
 8006ea8:	08006f6f 	.word	0x08006f6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	68b9      	ldr	r1, [r7, #8]
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f000 fa00 	bl	80072b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	699a      	ldr	r2, [r3, #24]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f042 0208 	orr.w	r2, r2, #8
 8006ec6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	699a      	ldr	r2, [r3, #24]
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f022 0204 	bic.w	r2, r2, #4
 8006ed6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	6999      	ldr	r1, [r3, #24]
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	691a      	ldr	r2, [r3, #16]
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	430a      	orrs	r2, r1
 8006ee8:	619a      	str	r2, [r3, #24]
      break;
 8006eea:	e062      	b.n	8006fb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	68b9      	ldr	r1, [r7, #8]
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f000 fa50 	bl	8007398 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	699a      	ldr	r2, [r3, #24]
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	699a      	ldr	r2, [r3, #24]
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	6999      	ldr	r1, [r3, #24]
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	691b      	ldr	r3, [r3, #16]
 8006f22:	021a      	lsls	r2, r3, #8
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	430a      	orrs	r2, r1
 8006f2a:	619a      	str	r2, [r3, #24]
      break;
 8006f2c:	e041      	b.n	8006fb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	68b9      	ldr	r1, [r7, #8]
 8006f34:	4618      	mov	r0, r3
 8006f36:	f000 faa5 	bl	8007484 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	69da      	ldr	r2, [r3, #28]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f042 0208 	orr.w	r2, r2, #8
 8006f48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	69da      	ldr	r2, [r3, #28]
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f022 0204 	bic.w	r2, r2, #4
 8006f58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	69d9      	ldr	r1, [r3, #28]
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	691a      	ldr	r2, [r3, #16]
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	430a      	orrs	r2, r1
 8006f6a:	61da      	str	r2, [r3, #28]
      break;
 8006f6c:	e021      	b.n	8006fb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	68b9      	ldr	r1, [r7, #8]
 8006f74:	4618      	mov	r0, r3
 8006f76:	f000 faf9 	bl	800756c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	69da      	ldr	r2, [r3, #28]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	69da      	ldr	r2, [r3, #28]
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	69d9      	ldr	r1, [r3, #28]
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	691b      	ldr	r3, [r3, #16]
 8006fa4:	021a      	lsls	r2, r3, #8
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	430a      	orrs	r2, r1
 8006fac:	61da      	str	r2, [r3, #28]
      break;
 8006fae:	e000      	b.n	8006fb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006fb0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fc2:	2300      	movs	r3, #0
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	3710      	adds	r7, #16
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fdc:	2b01      	cmp	r3, #1
 8006fde:	d101      	bne.n	8006fe4 <HAL_TIM_ConfigClockSource+0x18>
 8006fe0:	2302      	movs	r3, #2
 8006fe2:	e0a6      	b.n	8007132 <HAL_TIM_ConfigClockSource+0x166>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2202      	movs	r2, #2
 8006ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	689b      	ldr	r3, [r3, #8]
 8006ffa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007002:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800700a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	68fa      	ldr	r2, [r7, #12]
 8007012:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	2b40      	cmp	r3, #64	; 0x40
 800701a:	d067      	beq.n	80070ec <HAL_TIM_ConfigClockSource+0x120>
 800701c:	2b40      	cmp	r3, #64	; 0x40
 800701e:	d80b      	bhi.n	8007038 <HAL_TIM_ConfigClockSource+0x6c>
 8007020:	2b10      	cmp	r3, #16
 8007022:	d073      	beq.n	800710c <HAL_TIM_ConfigClockSource+0x140>
 8007024:	2b10      	cmp	r3, #16
 8007026:	d802      	bhi.n	800702e <HAL_TIM_ConfigClockSource+0x62>
 8007028:	2b00      	cmp	r3, #0
 800702a:	d06f      	beq.n	800710c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800702c:	e078      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800702e:	2b20      	cmp	r3, #32
 8007030:	d06c      	beq.n	800710c <HAL_TIM_ConfigClockSource+0x140>
 8007032:	2b30      	cmp	r3, #48	; 0x30
 8007034:	d06a      	beq.n	800710c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8007036:	e073      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007038:	2b70      	cmp	r3, #112	; 0x70
 800703a:	d00d      	beq.n	8007058 <HAL_TIM_ConfigClockSource+0x8c>
 800703c:	2b70      	cmp	r3, #112	; 0x70
 800703e:	d804      	bhi.n	800704a <HAL_TIM_ConfigClockSource+0x7e>
 8007040:	2b50      	cmp	r3, #80	; 0x50
 8007042:	d033      	beq.n	80070ac <HAL_TIM_ConfigClockSource+0xe0>
 8007044:	2b60      	cmp	r3, #96	; 0x60
 8007046:	d041      	beq.n	80070cc <HAL_TIM_ConfigClockSource+0x100>
      break;
 8007048:	e06a      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800704a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800704e:	d066      	beq.n	800711e <HAL_TIM_ConfigClockSource+0x152>
 8007050:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007054:	d017      	beq.n	8007086 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8007056:	e063      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6818      	ldr	r0, [r3, #0]
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	6899      	ldr	r1, [r3, #8]
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	685a      	ldr	r2, [r3, #4]
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	68db      	ldr	r3, [r3, #12]
 8007068:	f000 fc7a 	bl	8007960 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800707a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	68fa      	ldr	r2, [r7, #12]
 8007082:	609a      	str	r2, [r3, #8]
      break;
 8007084:	e04c      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6818      	ldr	r0, [r3, #0]
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	6899      	ldr	r1, [r3, #8]
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	685a      	ldr	r2, [r3, #4]
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	68db      	ldr	r3, [r3, #12]
 8007096:	f000 fc63 	bl	8007960 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	689a      	ldr	r2, [r3, #8]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80070a8:	609a      	str	r2, [r3, #8]
      break;
 80070aa:	e039      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6818      	ldr	r0, [r3, #0]
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	6859      	ldr	r1, [r3, #4]
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	68db      	ldr	r3, [r3, #12]
 80070b8:	461a      	mov	r2, r3
 80070ba:	f000 fb21 	bl	8007700 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	2150      	movs	r1, #80	; 0x50
 80070c4:	4618      	mov	r0, r3
 80070c6:	f000 fc30 	bl	800792a <TIM_ITRx_SetConfig>
      break;
 80070ca:	e029      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6818      	ldr	r0, [r3, #0]
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	6859      	ldr	r1, [r3, #4]
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	68db      	ldr	r3, [r3, #12]
 80070d8:	461a      	mov	r2, r3
 80070da:	f000 fb7d 	bl	80077d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	2160      	movs	r1, #96	; 0x60
 80070e4:	4618      	mov	r0, r3
 80070e6:	f000 fc20 	bl	800792a <TIM_ITRx_SetConfig>
      break;
 80070ea:	e019      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6818      	ldr	r0, [r3, #0]
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	6859      	ldr	r1, [r3, #4]
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	461a      	mov	r2, r3
 80070fa:	f000 fb01 	bl	8007700 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	2140      	movs	r1, #64	; 0x40
 8007104:	4618      	mov	r0, r3
 8007106:	f000 fc10 	bl	800792a <TIM_ITRx_SetConfig>
      break;
 800710a:	e009      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681a      	ldr	r2, [r3, #0]
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4619      	mov	r1, r3
 8007116:	4610      	mov	r0, r2
 8007118:	f000 fc07 	bl	800792a <TIM_ITRx_SetConfig>
      break;
 800711c:	e000      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800711e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007130:	2300      	movs	r3, #0
}
 8007132:	4618      	mov	r0, r3
 8007134:	3710      	adds	r7, #16
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}

0800713a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800713a:	b480      	push	{r7}
 800713c:	b083      	sub	sp, #12
 800713e:	af00      	add	r7, sp, #0
 8007140:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007142:	bf00      	nop
 8007144:	370c      	adds	r7, #12
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr

0800714e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800714e:	b480      	push	{r7}
 8007150:	b083      	sub	sp, #12
 8007152:	af00      	add	r7, sp, #0
 8007154:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007156:	bf00      	nop
 8007158:	370c      	adds	r7, #12
 800715a:	46bd      	mov	sp, r7
 800715c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007160:	4770      	bx	lr

08007162 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007162:	b480      	push	{r7}
 8007164:	b083      	sub	sp, #12
 8007166:	af00      	add	r7, sp, #0
 8007168:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800716a:	bf00      	nop
 800716c:	370c      	adds	r7, #12
 800716e:	46bd      	mov	sp, r7
 8007170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007174:	4770      	bx	lr
	...

08007178 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007178:	b480      	push	{r7}
 800717a:	b085      	sub	sp, #20
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
 8007180:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	4a40      	ldr	r2, [pc, #256]	; (800728c <TIM_Base_SetConfig+0x114>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d013      	beq.n	80071b8 <TIM_Base_SetConfig+0x40>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007196:	d00f      	beq.n	80071b8 <TIM_Base_SetConfig+0x40>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	4a3d      	ldr	r2, [pc, #244]	; (8007290 <TIM_Base_SetConfig+0x118>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d00b      	beq.n	80071b8 <TIM_Base_SetConfig+0x40>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	4a3c      	ldr	r2, [pc, #240]	; (8007294 <TIM_Base_SetConfig+0x11c>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d007      	beq.n	80071b8 <TIM_Base_SetConfig+0x40>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	4a3b      	ldr	r2, [pc, #236]	; (8007298 <TIM_Base_SetConfig+0x120>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d003      	beq.n	80071b8 <TIM_Base_SetConfig+0x40>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	4a3a      	ldr	r2, [pc, #232]	; (800729c <TIM_Base_SetConfig+0x124>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d108      	bne.n	80071ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	68fa      	ldr	r2, [r7, #12]
 80071c6:	4313      	orrs	r3, r2
 80071c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	4a2f      	ldr	r2, [pc, #188]	; (800728c <TIM_Base_SetConfig+0x114>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d02b      	beq.n	800722a <TIM_Base_SetConfig+0xb2>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071d8:	d027      	beq.n	800722a <TIM_Base_SetConfig+0xb2>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	4a2c      	ldr	r2, [pc, #176]	; (8007290 <TIM_Base_SetConfig+0x118>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d023      	beq.n	800722a <TIM_Base_SetConfig+0xb2>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	4a2b      	ldr	r2, [pc, #172]	; (8007294 <TIM_Base_SetConfig+0x11c>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d01f      	beq.n	800722a <TIM_Base_SetConfig+0xb2>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	4a2a      	ldr	r2, [pc, #168]	; (8007298 <TIM_Base_SetConfig+0x120>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d01b      	beq.n	800722a <TIM_Base_SetConfig+0xb2>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a29      	ldr	r2, [pc, #164]	; (800729c <TIM_Base_SetConfig+0x124>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d017      	beq.n	800722a <TIM_Base_SetConfig+0xb2>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a28      	ldr	r2, [pc, #160]	; (80072a0 <TIM_Base_SetConfig+0x128>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d013      	beq.n	800722a <TIM_Base_SetConfig+0xb2>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	4a27      	ldr	r2, [pc, #156]	; (80072a4 <TIM_Base_SetConfig+0x12c>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d00f      	beq.n	800722a <TIM_Base_SetConfig+0xb2>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	4a26      	ldr	r2, [pc, #152]	; (80072a8 <TIM_Base_SetConfig+0x130>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d00b      	beq.n	800722a <TIM_Base_SetConfig+0xb2>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	4a25      	ldr	r2, [pc, #148]	; (80072ac <TIM_Base_SetConfig+0x134>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d007      	beq.n	800722a <TIM_Base_SetConfig+0xb2>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	4a24      	ldr	r2, [pc, #144]	; (80072b0 <TIM_Base_SetConfig+0x138>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d003      	beq.n	800722a <TIM_Base_SetConfig+0xb2>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	4a23      	ldr	r2, [pc, #140]	; (80072b4 <TIM_Base_SetConfig+0x13c>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d108      	bne.n	800723c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007230:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	68db      	ldr	r3, [r3, #12]
 8007236:	68fa      	ldr	r2, [r7, #12]
 8007238:	4313      	orrs	r3, r2
 800723a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	695b      	ldr	r3, [r3, #20]
 8007246:	4313      	orrs	r3, r2
 8007248:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	689a      	ldr	r2, [r3, #8]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	4a0a      	ldr	r2, [pc, #40]	; (800728c <TIM_Base_SetConfig+0x114>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d003      	beq.n	8007270 <TIM_Base_SetConfig+0xf8>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	4a0c      	ldr	r2, [pc, #48]	; (800729c <TIM_Base_SetConfig+0x124>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d103      	bne.n	8007278 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	691a      	ldr	r2, [r3, #16]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2201      	movs	r2, #1
 800727c:	615a      	str	r2, [r3, #20]
}
 800727e:	bf00      	nop
 8007280:	3714      	adds	r7, #20
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr
 800728a:	bf00      	nop
 800728c:	40010000 	.word	0x40010000
 8007290:	40000400 	.word	0x40000400
 8007294:	40000800 	.word	0x40000800
 8007298:	40000c00 	.word	0x40000c00
 800729c:	40010400 	.word	0x40010400
 80072a0:	40014000 	.word	0x40014000
 80072a4:	40014400 	.word	0x40014400
 80072a8:	40014800 	.word	0x40014800
 80072ac:	40001800 	.word	0x40001800
 80072b0:	40001c00 	.word	0x40001c00
 80072b4:	40002000 	.word	0x40002000

080072b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b087      	sub	sp, #28
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
 80072c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6a1b      	ldr	r3, [r3, #32]
 80072c6:	f023 0201 	bic.w	r2, r3, #1
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6a1b      	ldr	r3, [r3, #32]
 80072d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	699b      	ldr	r3, [r3, #24]
 80072de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f023 0303 	bic.w	r3, r3, #3
 80072ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	68fa      	ldr	r2, [r7, #12]
 80072f6:	4313      	orrs	r3, r2
 80072f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	f023 0302 	bic.w	r3, r3, #2
 8007300:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	689b      	ldr	r3, [r3, #8]
 8007306:	697a      	ldr	r2, [r7, #20]
 8007308:	4313      	orrs	r3, r2
 800730a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	4a20      	ldr	r2, [pc, #128]	; (8007390 <TIM_OC1_SetConfig+0xd8>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d003      	beq.n	800731c <TIM_OC1_SetConfig+0x64>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	4a1f      	ldr	r2, [pc, #124]	; (8007394 <TIM_OC1_SetConfig+0xdc>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d10c      	bne.n	8007336 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	f023 0308 	bic.w	r3, r3, #8
 8007322:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	68db      	ldr	r3, [r3, #12]
 8007328:	697a      	ldr	r2, [r7, #20]
 800732a:	4313      	orrs	r3, r2
 800732c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	f023 0304 	bic.w	r3, r3, #4
 8007334:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	4a15      	ldr	r2, [pc, #84]	; (8007390 <TIM_OC1_SetConfig+0xd8>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d003      	beq.n	8007346 <TIM_OC1_SetConfig+0x8e>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	4a14      	ldr	r2, [pc, #80]	; (8007394 <TIM_OC1_SetConfig+0xdc>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d111      	bne.n	800736a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800734c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007354:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	695b      	ldr	r3, [r3, #20]
 800735a:	693a      	ldr	r2, [r7, #16]
 800735c:	4313      	orrs	r3, r2
 800735e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	699b      	ldr	r3, [r3, #24]
 8007364:	693a      	ldr	r2, [r7, #16]
 8007366:	4313      	orrs	r3, r2
 8007368:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	693a      	ldr	r2, [r7, #16]
 800736e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	68fa      	ldr	r2, [r7, #12]
 8007374:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	685a      	ldr	r2, [r3, #4]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	697a      	ldr	r2, [r7, #20]
 8007382:	621a      	str	r2, [r3, #32]
}
 8007384:	bf00      	nop
 8007386:	371c      	adds	r7, #28
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr
 8007390:	40010000 	.word	0x40010000
 8007394:	40010400 	.word	0x40010400

08007398 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007398:	b480      	push	{r7}
 800739a:	b087      	sub	sp, #28
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
 80073a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6a1b      	ldr	r3, [r3, #32]
 80073a6:	f023 0210 	bic.w	r2, r3, #16
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6a1b      	ldr	r3, [r3, #32]
 80073b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	699b      	ldr	r3, [r3, #24]
 80073be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	021b      	lsls	r3, r3, #8
 80073d6:	68fa      	ldr	r2, [r7, #12]
 80073d8:	4313      	orrs	r3, r2
 80073da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80073dc:	697b      	ldr	r3, [r7, #20]
 80073de:	f023 0320 	bic.w	r3, r3, #32
 80073e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	689b      	ldr	r3, [r3, #8]
 80073e8:	011b      	lsls	r3, r3, #4
 80073ea:	697a      	ldr	r2, [r7, #20]
 80073ec:	4313      	orrs	r3, r2
 80073ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	4a22      	ldr	r2, [pc, #136]	; (800747c <TIM_OC2_SetConfig+0xe4>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d003      	beq.n	8007400 <TIM_OC2_SetConfig+0x68>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	4a21      	ldr	r2, [pc, #132]	; (8007480 <TIM_OC2_SetConfig+0xe8>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d10d      	bne.n	800741c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007406:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	68db      	ldr	r3, [r3, #12]
 800740c:	011b      	lsls	r3, r3, #4
 800740e:	697a      	ldr	r2, [r7, #20]
 8007410:	4313      	orrs	r3, r2
 8007412:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800741a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	4a17      	ldr	r2, [pc, #92]	; (800747c <TIM_OC2_SetConfig+0xe4>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d003      	beq.n	800742c <TIM_OC2_SetConfig+0x94>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	4a16      	ldr	r2, [pc, #88]	; (8007480 <TIM_OC2_SetConfig+0xe8>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d113      	bne.n	8007454 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007432:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800743a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	695b      	ldr	r3, [r3, #20]
 8007440:	009b      	lsls	r3, r3, #2
 8007442:	693a      	ldr	r2, [r7, #16]
 8007444:	4313      	orrs	r3, r2
 8007446:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	699b      	ldr	r3, [r3, #24]
 800744c:	009b      	lsls	r3, r3, #2
 800744e:	693a      	ldr	r2, [r7, #16]
 8007450:	4313      	orrs	r3, r2
 8007452:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	693a      	ldr	r2, [r7, #16]
 8007458:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	68fa      	ldr	r2, [r7, #12]
 800745e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	685a      	ldr	r2, [r3, #4]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	697a      	ldr	r2, [r7, #20]
 800746c:	621a      	str	r2, [r3, #32]
}
 800746e:	bf00      	nop
 8007470:	371c      	adds	r7, #28
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr
 800747a:	bf00      	nop
 800747c:	40010000 	.word	0x40010000
 8007480:	40010400 	.word	0x40010400

08007484 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007484:	b480      	push	{r7}
 8007486:	b087      	sub	sp, #28
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6a1b      	ldr	r3, [r3, #32]
 8007492:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6a1b      	ldr	r3, [r3, #32]
 800749e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	69db      	ldr	r3, [r3, #28]
 80074aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f023 0303 	bic.w	r3, r3, #3
 80074ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	68fa      	ldr	r2, [r7, #12]
 80074c2:	4313      	orrs	r3, r2
 80074c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80074cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	689b      	ldr	r3, [r3, #8]
 80074d2:	021b      	lsls	r3, r3, #8
 80074d4:	697a      	ldr	r2, [r7, #20]
 80074d6:	4313      	orrs	r3, r2
 80074d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	4a21      	ldr	r2, [pc, #132]	; (8007564 <TIM_OC3_SetConfig+0xe0>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d003      	beq.n	80074ea <TIM_OC3_SetConfig+0x66>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	4a20      	ldr	r2, [pc, #128]	; (8007568 <TIM_OC3_SetConfig+0xe4>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d10d      	bne.n	8007506 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80074f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	68db      	ldr	r3, [r3, #12]
 80074f6:	021b      	lsls	r3, r3, #8
 80074f8:	697a      	ldr	r2, [r7, #20]
 80074fa:	4313      	orrs	r3, r2
 80074fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007504:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4a16      	ldr	r2, [pc, #88]	; (8007564 <TIM_OC3_SetConfig+0xe0>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d003      	beq.n	8007516 <TIM_OC3_SetConfig+0x92>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	4a15      	ldr	r2, [pc, #84]	; (8007568 <TIM_OC3_SetConfig+0xe4>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d113      	bne.n	800753e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800751c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800751e:	693b      	ldr	r3, [r7, #16]
 8007520:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007524:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	695b      	ldr	r3, [r3, #20]
 800752a:	011b      	lsls	r3, r3, #4
 800752c:	693a      	ldr	r2, [r7, #16]
 800752e:	4313      	orrs	r3, r2
 8007530:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	699b      	ldr	r3, [r3, #24]
 8007536:	011b      	lsls	r3, r3, #4
 8007538:	693a      	ldr	r2, [r7, #16]
 800753a:	4313      	orrs	r3, r2
 800753c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	693a      	ldr	r2, [r7, #16]
 8007542:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	68fa      	ldr	r2, [r7, #12]
 8007548:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	685a      	ldr	r2, [r3, #4]
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	697a      	ldr	r2, [r7, #20]
 8007556:	621a      	str	r2, [r3, #32]
}
 8007558:	bf00      	nop
 800755a:	371c      	adds	r7, #28
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr
 8007564:	40010000 	.word	0x40010000
 8007568:	40010400 	.word	0x40010400

0800756c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800756c:	b480      	push	{r7}
 800756e:	b087      	sub	sp, #28
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
 8007574:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6a1b      	ldr	r3, [r3, #32]
 800757a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6a1b      	ldr	r3, [r3, #32]
 8007586:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	685b      	ldr	r3, [r3, #4]
 800758c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	69db      	ldr	r3, [r3, #28]
 8007592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800759a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	021b      	lsls	r3, r3, #8
 80075aa:	68fa      	ldr	r2, [r7, #12]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80075b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	689b      	ldr	r3, [r3, #8]
 80075bc:	031b      	lsls	r3, r3, #12
 80075be:	693a      	ldr	r2, [r7, #16]
 80075c0:	4313      	orrs	r3, r2
 80075c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	4a12      	ldr	r2, [pc, #72]	; (8007610 <TIM_OC4_SetConfig+0xa4>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d003      	beq.n	80075d4 <TIM_OC4_SetConfig+0x68>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	4a11      	ldr	r2, [pc, #68]	; (8007614 <TIM_OC4_SetConfig+0xa8>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d109      	bne.n	80075e8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	695b      	ldr	r3, [r3, #20]
 80075e0:	019b      	lsls	r3, r3, #6
 80075e2:	697a      	ldr	r2, [r7, #20]
 80075e4:	4313      	orrs	r3, r2
 80075e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	697a      	ldr	r2, [r7, #20]
 80075ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	68fa      	ldr	r2, [r7, #12]
 80075f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	685a      	ldr	r2, [r3, #4]
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	693a      	ldr	r2, [r7, #16]
 8007600:	621a      	str	r2, [r3, #32]
}
 8007602:	bf00      	nop
 8007604:	371c      	adds	r7, #28
 8007606:	46bd      	mov	sp, r7
 8007608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760c:	4770      	bx	lr
 800760e:	bf00      	nop
 8007610:	40010000 	.word	0x40010000
 8007614:	40010400 	.word	0x40010400

08007618 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007618:	b480      	push	{r7}
 800761a:	b087      	sub	sp, #28
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	607a      	str	r2, [r7, #4]
 8007624:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	6a1b      	ldr	r3, [r3, #32]
 800762a:	f023 0201 	bic.w	r2, r3, #1
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	699b      	ldr	r3, [r3, #24]
 8007636:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6a1b      	ldr	r3, [r3, #32]
 800763c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	4a28      	ldr	r2, [pc, #160]	; (80076e4 <TIM_TI1_SetConfig+0xcc>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d01b      	beq.n	800767e <TIM_TI1_SetConfig+0x66>
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800764c:	d017      	beq.n	800767e <TIM_TI1_SetConfig+0x66>
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	4a25      	ldr	r2, [pc, #148]	; (80076e8 <TIM_TI1_SetConfig+0xd0>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d013      	beq.n	800767e <TIM_TI1_SetConfig+0x66>
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	4a24      	ldr	r2, [pc, #144]	; (80076ec <TIM_TI1_SetConfig+0xd4>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d00f      	beq.n	800767e <TIM_TI1_SetConfig+0x66>
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	4a23      	ldr	r2, [pc, #140]	; (80076f0 <TIM_TI1_SetConfig+0xd8>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d00b      	beq.n	800767e <TIM_TI1_SetConfig+0x66>
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	4a22      	ldr	r2, [pc, #136]	; (80076f4 <TIM_TI1_SetConfig+0xdc>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d007      	beq.n	800767e <TIM_TI1_SetConfig+0x66>
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	4a21      	ldr	r2, [pc, #132]	; (80076f8 <TIM_TI1_SetConfig+0xe0>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d003      	beq.n	800767e <TIM_TI1_SetConfig+0x66>
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	4a20      	ldr	r2, [pc, #128]	; (80076fc <TIM_TI1_SetConfig+0xe4>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d101      	bne.n	8007682 <TIM_TI1_SetConfig+0x6a>
 800767e:	2301      	movs	r3, #1
 8007680:	e000      	b.n	8007684 <TIM_TI1_SetConfig+0x6c>
 8007682:	2300      	movs	r3, #0
 8007684:	2b00      	cmp	r3, #0
 8007686:	d008      	beq.n	800769a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007688:	697b      	ldr	r3, [r7, #20]
 800768a:	f023 0303 	bic.w	r3, r3, #3
 800768e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007690:	697a      	ldr	r2, [r7, #20]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	4313      	orrs	r3, r2
 8007696:	617b      	str	r3, [r7, #20]
 8007698:	e003      	b.n	80076a2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	f043 0301 	orr.w	r3, r3, #1
 80076a0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80076a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	011b      	lsls	r3, r3, #4
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	697a      	ldr	r2, [r7, #20]
 80076b2:	4313      	orrs	r3, r2
 80076b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	f023 030a 	bic.w	r3, r3, #10
 80076bc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	f003 030a 	and.w	r3, r3, #10
 80076c4:	693a      	ldr	r2, [r7, #16]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	697a      	ldr	r2, [r7, #20]
 80076ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	693a      	ldr	r2, [r7, #16]
 80076d4:	621a      	str	r2, [r3, #32]
}
 80076d6:	bf00      	nop
 80076d8:	371c      	adds	r7, #28
 80076da:	46bd      	mov	sp, r7
 80076dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e0:	4770      	bx	lr
 80076e2:	bf00      	nop
 80076e4:	40010000 	.word	0x40010000
 80076e8:	40000400 	.word	0x40000400
 80076ec:	40000800 	.word	0x40000800
 80076f0:	40000c00 	.word	0x40000c00
 80076f4:	40010400 	.word	0x40010400
 80076f8:	40014000 	.word	0x40014000
 80076fc:	40001800 	.word	0x40001800

08007700 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007700:	b480      	push	{r7}
 8007702:	b087      	sub	sp, #28
 8007704:	af00      	add	r7, sp, #0
 8007706:	60f8      	str	r0, [r7, #12]
 8007708:	60b9      	str	r1, [r7, #8]
 800770a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	6a1b      	ldr	r3, [r3, #32]
 8007710:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	6a1b      	ldr	r3, [r3, #32]
 8007716:	f023 0201 	bic.w	r2, r3, #1
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	699b      	ldr	r3, [r3, #24]
 8007722:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800772a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	011b      	lsls	r3, r3, #4
 8007730:	693a      	ldr	r2, [r7, #16]
 8007732:	4313      	orrs	r3, r2
 8007734:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	f023 030a 	bic.w	r3, r3, #10
 800773c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800773e:	697a      	ldr	r2, [r7, #20]
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	4313      	orrs	r3, r2
 8007744:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	693a      	ldr	r2, [r7, #16]
 800774a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	697a      	ldr	r2, [r7, #20]
 8007750:	621a      	str	r2, [r3, #32]
}
 8007752:	bf00      	nop
 8007754:	371c      	adds	r7, #28
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr

0800775e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800775e:	b480      	push	{r7}
 8007760:	b087      	sub	sp, #28
 8007762:	af00      	add	r7, sp, #0
 8007764:	60f8      	str	r0, [r7, #12]
 8007766:	60b9      	str	r1, [r7, #8]
 8007768:	607a      	str	r2, [r7, #4]
 800776a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	6a1b      	ldr	r3, [r3, #32]
 8007770:	f023 0210 	bic.w	r2, r3, #16
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	699b      	ldr	r3, [r3, #24]
 800777c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	6a1b      	ldr	r3, [r3, #32]
 8007782:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800778a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	021b      	lsls	r3, r3, #8
 8007790:	697a      	ldr	r2, [r7, #20]
 8007792:	4313      	orrs	r3, r2
 8007794:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800779c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	031b      	lsls	r3, r3, #12
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	697a      	ldr	r2, [r7, #20]
 80077a6:	4313      	orrs	r3, r2
 80077a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80077b0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	011b      	lsls	r3, r3, #4
 80077b6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80077ba:	693a      	ldr	r2, [r7, #16]
 80077bc:	4313      	orrs	r3, r2
 80077be:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	697a      	ldr	r2, [r7, #20]
 80077c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	693a      	ldr	r2, [r7, #16]
 80077ca:	621a      	str	r2, [r3, #32]
}
 80077cc:	bf00      	nop
 80077ce:	371c      	adds	r7, #28
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077d8:	b480      	push	{r7}
 80077da:	b087      	sub	sp, #28
 80077dc:	af00      	add	r7, sp, #0
 80077de:	60f8      	str	r0, [r7, #12]
 80077e0:	60b9      	str	r1, [r7, #8]
 80077e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	6a1b      	ldr	r3, [r3, #32]
 80077e8:	f023 0210 	bic.w	r2, r3, #16
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	699b      	ldr	r3, [r3, #24]
 80077f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	6a1b      	ldr	r3, [r3, #32]
 80077fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007802:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	031b      	lsls	r3, r3, #12
 8007808:	697a      	ldr	r2, [r7, #20]
 800780a:	4313      	orrs	r3, r2
 800780c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007814:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	011b      	lsls	r3, r3, #4
 800781a:	693a      	ldr	r2, [r7, #16]
 800781c:	4313      	orrs	r3, r2
 800781e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	697a      	ldr	r2, [r7, #20]
 8007824:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	693a      	ldr	r2, [r7, #16]
 800782a:	621a      	str	r2, [r3, #32]
}
 800782c:	bf00      	nop
 800782e:	371c      	adds	r7, #28
 8007830:	46bd      	mov	sp, r7
 8007832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007836:	4770      	bx	lr

08007838 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007838:	b480      	push	{r7}
 800783a:	b087      	sub	sp, #28
 800783c:	af00      	add	r7, sp, #0
 800783e:	60f8      	str	r0, [r7, #12]
 8007840:	60b9      	str	r1, [r7, #8]
 8007842:	607a      	str	r2, [r7, #4]
 8007844:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	6a1b      	ldr	r3, [r3, #32]
 800784a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	69db      	ldr	r3, [r3, #28]
 8007856:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	6a1b      	ldr	r3, [r3, #32]
 800785c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	f023 0303 	bic.w	r3, r3, #3
 8007864:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007866:	697a      	ldr	r2, [r7, #20]
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	4313      	orrs	r3, r2
 800786c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007874:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	011b      	lsls	r3, r3, #4
 800787a:	b2db      	uxtb	r3, r3
 800787c:	697a      	ldr	r2, [r7, #20]
 800787e:	4313      	orrs	r3, r2
 8007880:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007882:	693b      	ldr	r3, [r7, #16]
 8007884:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007888:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	021b      	lsls	r3, r3, #8
 800788e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007892:	693a      	ldr	r2, [r7, #16]
 8007894:	4313      	orrs	r3, r2
 8007896:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	697a      	ldr	r2, [r7, #20]
 800789c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	693a      	ldr	r2, [r7, #16]
 80078a2:	621a      	str	r2, [r3, #32]
}
 80078a4:	bf00      	nop
 80078a6:	371c      	adds	r7, #28
 80078a8:	46bd      	mov	sp, r7
 80078aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ae:	4770      	bx	lr

080078b0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b087      	sub	sp, #28
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	60f8      	str	r0, [r7, #12]
 80078b8:	60b9      	str	r1, [r7, #8]
 80078ba:	607a      	str	r2, [r7, #4]
 80078bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	6a1b      	ldr	r3, [r3, #32]
 80078c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	69db      	ldr	r3, [r3, #28]
 80078ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	6a1b      	ldr	r3, [r3, #32]
 80078d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078dc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	021b      	lsls	r3, r3, #8
 80078e2:	697a      	ldr	r2, [r7, #20]
 80078e4:	4313      	orrs	r3, r2
 80078e6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80078ee:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	031b      	lsls	r3, r3, #12
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	697a      	ldr	r2, [r7, #20]
 80078f8:	4313      	orrs	r3, r2
 80078fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007902:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	031b      	lsls	r3, r3, #12
 8007908:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800790c:	693a      	ldr	r2, [r7, #16]
 800790e:	4313      	orrs	r3, r2
 8007910:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	697a      	ldr	r2, [r7, #20]
 8007916:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	693a      	ldr	r2, [r7, #16]
 800791c:	621a      	str	r2, [r3, #32]
}
 800791e:	bf00      	nop
 8007920:	371c      	adds	r7, #28
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr

0800792a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800792a:	b480      	push	{r7}
 800792c:	b085      	sub	sp, #20
 800792e:	af00      	add	r7, sp, #0
 8007930:	6078      	str	r0, [r7, #4]
 8007932:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	689b      	ldr	r3, [r3, #8]
 8007938:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007940:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007942:	683a      	ldr	r2, [r7, #0]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	4313      	orrs	r3, r2
 8007948:	f043 0307 	orr.w	r3, r3, #7
 800794c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	68fa      	ldr	r2, [r7, #12]
 8007952:	609a      	str	r2, [r3, #8]
}
 8007954:	bf00      	nop
 8007956:	3714      	adds	r7, #20
 8007958:	46bd      	mov	sp, r7
 800795a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795e:	4770      	bx	lr

08007960 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007960:	b480      	push	{r7}
 8007962:	b087      	sub	sp, #28
 8007964:	af00      	add	r7, sp, #0
 8007966:	60f8      	str	r0, [r7, #12]
 8007968:	60b9      	str	r1, [r7, #8]
 800796a:	607a      	str	r2, [r7, #4]
 800796c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007974:	697b      	ldr	r3, [r7, #20]
 8007976:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800797a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	021a      	lsls	r2, r3, #8
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	431a      	orrs	r2, r3
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	4313      	orrs	r3, r2
 8007988:	697a      	ldr	r2, [r7, #20]
 800798a:	4313      	orrs	r3, r2
 800798c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	697a      	ldr	r2, [r7, #20]
 8007992:	609a      	str	r2, [r3, #8]
}
 8007994:	bf00      	nop
 8007996:	371c      	adds	r7, #28
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr

080079a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b087      	sub	sp, #28
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	60b9      	str	r1, [r7, #8]
 80079aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	f003 031f 	and.w	r3, r3, #31
 80079b2:	2201      	movs	r2, #1
 80079b4:	fa02 f303 	lsl.w	r3, r2, r3
 80079b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	6a1a      	ldr	r2, [r3, #32]
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	43db      	mvns	r3, r3
 80079c2:	401a      	ands	r2, r3
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	6a1a      	ldr	r2, [r3, #32]
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	f003 031f 	and.w	r3, r3, #31
 80079d2:	6879      	ldr	r1, [r7, #4]
 80079d4:	fa01 f303 	lsl.w	r3, r1, r3
 80079d8:	431a      	orrs	r2, r3
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	621a      	str	r2, [r3, #32]
}
 80079de:	bf00      	nop
 80079e0:	371c      	adds	r7, #28
 80079e2:	46bd      	mov	sp, r7
 80079e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e8:	4770      	bx	lr

080079ea <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079ea:	b580      	push	{r7, lr}
 80079ec:	b084      	sub	sp, #16
 80079ee:	af00      	add	r7, sp, #0
 80079f0:	6078      	str	r0, [r7, #4]
 80079f2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	2204      	movs	r2, #4
 80079fa:	6839      	ldr	r1, [r7, #0]
 80079fc:	4618      	mov	r0, r3
 80079fe:	f000 f901 	bl	8007c04 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007a10:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	f003 0307 	and.w	r3, r3, #7
 8007a1c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2b06      	cmp	r3, #6
 8007a22:	d007      	beq.n	8007a34 <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	681a      	ldr	r2, [r3, #0]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f042 0201 	orr.w	r2, r2, #1
 8007a32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007a34:	2300      	movs	r3, #0
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3710      	adds	r7, #16
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
	...

08007a40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b085      	sub	sp, #20
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d101      	bne.n	8007a58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a54:	2302      	movs	r3, #2
 8007a56:	e05a      	b.n	8007b0e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2201      	movs	r2, #1
 8007a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2202      	movs	r2, #2
 8007a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	689b      	ldr	r3, [r3, #8]
 8007a76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	68fa      	ldr	r2, [r7, #12]
 8007a86:	4313      	orrs	r3, r2
 8007a88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	68fa      	ldr	r2, [r7, #12]
 8007a90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	4a21      	ldr	r2, [pc, #132]	; (8007b1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d022      	beq.n	8007ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007aa4:	d01d      	beq.n	8007ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4a1d      	ldr	r2, [pc, #116]	; (8007b20 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d018      	beq.n	8007ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4a1b      	ldr	r2, [pc, #108]	; (8007b24 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d013      	beq.n	8007ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	4a1a      	ldr	r2, [pc, #104]	; (8007b28 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d00e      	beq.n	8007ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a18      	ldr	r2, [pc, #96]	; (8007b2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d009      	beq.n	8007ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a17      	ldr	r2, [pc, #92]	; (8007b30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d004      	beq.n	8007ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a15      	ldr	r2, [pc, #84]	; (8007b34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d10c      	bne.n	8007afc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ae8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	68ba      	ldr	r2, [r7, #8]
 8007af0:	4313      	orrs	r3, r2
 8007af2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	68ba      	ldr	r2, [r7, #8]
 8007afa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2200      	movs	r2, #0
 8007b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b0c:	2300      	movs	r3, #0
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3714      	adds	r7, #20
 8007b12:	46bd      	mov	sp, r7
 8007b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop
 8007b1c:	40010000 	.word	0x40010000
 8007b20:	40000400 	.word	0x40000400
 8007b24:	40000800 	.word	0x40000800
 8007b28:	40000c00 	.word	0x40000c00
 8007b2c:	40010400 	.word	0x40010400
 8007b30:	40014000 	.word	0x40014000
 8007b34:	40001800 	.word	0x40001800

08007b38 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b085      	sub	sp, #20
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
 8007b40:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007b42:	2300      	movs	r3, #0
 8007b44:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d101      	bne.n	8007b54 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007b50:	2302      	movs	r3, #2
 8007b52:	e03d      	b.n	8007bd0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	68db      	ldr	r3, [r3, #12]
 8007b66:	4313      	orrs	r3, r2
 8007b68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	4313      	orrs	r3, r2
 8007b76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4313      	orrs	r3, r2
 8007b92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	691b      	ldr	r3, [r3, #16]
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	695b      	ldr	r3, [r3, #20]
 8007bac:	4313      	orrs	r3, r2
 8007bae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	69db      	ldr	r3, [r3, #28]
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	68fa      	ldr	r2, [r7, #12]
 8007bc4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007bce:	2300      	movs	r3, #0
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	3714      	adds	r7, #20
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr

08007bdc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b083      	sub	sp, #12
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007be4:	bf00      	nop
 8007be6:	370c      	adds	r7, #12
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr

08007bf0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b083      	sub	sp, #12
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007bf8:	bf00      	nop
 8007bfa:	370c      	adds	r7, #12
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c02:	4770      	bx	lr

08007c04 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b087      	sub	sp, #28
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	60f8      	str	r0, [r7, #12]
 8007c0c:	60b9      	str	r1, [r7, #8]
 8007c0e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	f003 031f 	and.w	r3, r3, #31
 8007c16:	2204      	movs	r2, #4
 8007c18:	fa02 f303 	lsl.w	r3, r2, r3
 8007c1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	6a1a      	ldr	r2, [r3, #32]
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	43db      	mvns	r3, r3
 8007c26:	401a      	ands	r2, r3
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	6a1a      	ldr	r2, [r3, #32]
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	f003 031f 	and.w	r3, r3, #31
 8007c36:	6879      	ldr	r1, [r7, #4]
 8007c38:	fa01 f303 	lsl.w	r3, r1, r3
 8007c3c:	431a      	orrs	r2, r3
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	621a      	str	r2, [r3, #32]
}
 8007c42:	bf00      	nop
 8007c44:	371c      	adds	r7, #28
 8007c46:	46bd      	mov	sp, r7
 8007c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4c:	4770      	bx	lr

08007c4e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c4e:	b580      	push	{r7, lr}
 8007c50:	b082      	sub	sp, #8
 8007c52:	af00      	add	r7, sp, #0
 8007c54:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d101      	bne.n	8007c60 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	e03f      	b.n	8007ce0 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007c66:	b2db      	uxtb	r3, r3
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d106      	bne.n	8007c7a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	f005 fbd3 	bl	800d420 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2224      	movs	r2, #36	; 0x24
 8007c7e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	68da      	ldr	r2, [r3, #12]
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007c90:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f000 fabe 	bl	8008214 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	691a      	ldr	r2, [r3, #16]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007ca6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	695a      	ldr	r2, [r3, #20]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007cb6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	68da      	ldr	r2, [r3, #12]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007cc6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2220      	movs	r2, #32
 8007cd2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2220      	movs	r2, #32
 8007cda:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007cde:	2300      	movs	r3, #0
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3708      	adds	r7, #8
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}

08007ce8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b085      	sub	sp, #20
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	60b9      	str	r1, [r7, #8]
 8007cf2:	4613      	mov	r3, r2
 8007cf4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007cfc:	b2db      	uxtb	r3, r3
 8007cfe:	2b20      	cmp	r3, #32
 8007d00:	d140      	bne.n	8007d84 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d002      	beq.n	8007d0e <HAL_UART_Receive_IT+0x26>
 8007d08:	88fb      	ldrh	r3, [r7, #6]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d101      	bne.n	8007d12 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e039      	b.n	8007d86 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d101      	bne.n	8007d20 <HAL_UART_Receive_IT+0x38>
 8007d1c:	2302      	movs	r3, #2
 8007d1e:	e032      	b.n	8007d86 <HAL_UART_Receive_IT+0x9e>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2201      	movs	r2, #1
 8007d24:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	68ba      	ldr	r2, [r7, #8]
 8007d2c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	88fa      	ldrh	r2, [r7, #6]
 8007d32:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	88fa      	ldrh	r2, [r7, #6]
 8007d38:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	2222      	movs	r2, #34	; 0x22
 8007d44:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	68da      	ldr	r2, [r3, #12]
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d5e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	695a      	ldr	r2, [r3, #20]
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f042 0201 	orr.w	r2, r2, #1
 8007d6e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68da      	ldr	r2, [r3, #12]
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f042 0220 	orr.w	r2, r2, #32
 8007d7e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007d80:	2300      	movs	r3, #0
 8007d82:	e000      	b.n	8007d86 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007d84:	2302      	movs	r3, #2
  }
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3714      	adds	r7, #20
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d90:	4770      	bx	lr
	...

08007d94 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b088      	sub	sp, #32
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	68db      	ldr	r3, [r3, #12]
 8007daa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	695b      	ldr	r3, [r3, #20]
 8007db2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007db4:	2300      	movs	r3, #0
 8007db6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007db8:	2300      	movs	r3, #0
 8007dba:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007dbc:	69fb      	ldr	r3, [r7, #28]
 8007dbe:	f003 030f 	and.w	r3, r3, #15
 8007dc2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007dc4:	693b      	ldr	r3, [r7, #16]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d10d      	bne.n	8007de6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007dca:	69fb      	ldr	r3, [r7, #28]
 8007dcc:	f003 0320 	and.w	r3, r3, #32
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d008      	beq.n	8007de6 <HAL_UART_IRQHandler+0x52>
 8007dd4:	69bb      	ldr	r3, [r7, #24]
 8007dd6:	f003 0320 	and.w	r3, r3, #32
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d003      	beq.n	8007de6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f000 f996 	bl	8008110 <UART_Receive_IT>
      return;
 8007de4:	e0d1      	b.n	8007f8a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	f000 80b0 	beq.w	8007f4e <HAL_UART_IRQHandler+0x1ba>
 8007dee:	697b      	ldr	r3, [r7, #20]
 8007df0:	f003 0301 	and.w	r3, r3, #1
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d105      	bne.n	8007e04 <HAL_UART_IRQHandler+0x70>
 8007df8:	69bb      	ldr	r3, [r7, #24]
 8007dfa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	f000 80a5 	beq.w	8007f4e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007e04:	69fb      	ldr	r3, [r7, #28]
 8007e06:	f003 0301 	and.w	r3, r3, #1
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d00a      	beq.n	8007e24 <HAL_UART_IRQHandler+0x90>
 8007e0e:	69bb      	ldr	r3, [r7, #24]
 8007e10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d005      	beq.n	8007e24 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e1c:	f043 0201 	orr.w	r2, r3, #1
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e24:	69fb      	ldr	r3, [r7, #28]
 8007e26:	f003 0304 	and.w	r3, r3, #4
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d00a      	beq.n	8007e44 <HAL_UART_IRQHandler+0xb0>
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	f003 0301 	and.w	r3, r3, #1
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d005      	beq.n	8007e44 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e3c:	f043 0202 	orr.w	r2, r3, #2
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e44:	69fb      	ldr	r3, [r7, #28]
 8007e46:	f003 0302 	and.w	r3, r3, #2
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d00a      	beq.n	8007e64 <HAL_UART_IRQHandler+0xd0>
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	f003 0301 	and.w	r3, r3, #1
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d005      	beq.n	8007e64 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e5c:	f043 0204 	orr.w	r2, r3, #4
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007e64:	69fb      	ldr	r3, [r7, #28]
 8007e66:	f003 0308 	and.w	r3, r3, #8
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d00f      	beq.n	8007e8e <HAL_UART_IRQHandler+0xfa>
 8007e6e:	69bb      	ldr	r3, [r7, #24]
 8007e70:	f003 0320 	and.w	r3, r3, #32
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d104      	bne.n	8007e82 <HAL_UART_IRQHandler+0xee>
 8007e78:	697b      	ldr	r3, [r7, #20]
 8007e7a:	f003 0301 	and.w	r3, r3, #1
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d005      	beq.n	8007e8e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e86:	f043 0208 	orr.w	r2, r3, #8
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d078      	beq.n	8007f88 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007e96:	69fb      	ldr	r3, [r7, #28]
 8007e98:	f003 0320 	and.w	r3, r3, #32
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d007      	beq.n	8007eb0 <HAL_UART_IRQHandler+0x11c>
 8007ea0:	69bb      	ldr	r3, [r7, #24]
 8007ea2:	f003 0320 	and.w	r3, r3, #32
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d002      	beq.n	8007eb0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f000 f930 	bl	8008110 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	695b      	ldr	r3, [r3, #20]
 8007eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eba:	2b40      	cmp	r3, #64	; 0x40
 8007ebc:	bf0c      	ite	eq
 8007ebe:	2301      	moveq	r3, #1
 8007ec0:	2300      	movne	r3, #0
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007eca:	f003 0308 	and.w	r3, r3, #8
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d102      	bne.n	8007ed8 <HAL_UART_IRQHandler+0x144>
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d031      	beq.n	8007f3c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f000 f879 	bl	8007fd0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	695b      	ldr	r3, [r3, #20]
 8007ee4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ee8:	2b40      	cmp	r3, #64	; 0x40
 8007eea:	d123      	bne.n	8007f34 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	695a      	ldr	r2, [r3, #20]
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007efa:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d013      	beq.n	8007f2c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f08:	4a21      	ldr	r2, [pc, #132]	; (8007f90 <HAL_UART_IRQHandler+0x1fc>)
 8007f0a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f10:	4618      	mov	r0, r3
 8007f12:	f7fb f909 	bl	8003128 <HAL_DMA_Abort_IT>
 8007f16:	4603      	mov	r3, r0
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d016      	beq.n	8007f4a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f22:	687a      	ldr	r2, [r7, #4]
 8007f24:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007f26:	4610      	mov	r0, r2
 8007f28:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f2a:	e00e      	b.n	8007f4a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f000 f845 	bl	8007fbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f32:	e00a      	b.n	8007f4a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f000 f841 	bl	8007fbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f3a:	e006      	b.n	8007f4a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 f83d 	bl	8007fbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007f48:	e01e      	b.n	8007f88 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f4a:	bf00      	nop
    return;
 8007f4c:	e01c      	b.n	8007f88 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007f4e:	69fb      	ldr	r3, [r7, #28]
 8007f50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d008      	beq.n	8007f6a <HAL_UART_IRQHandler+0x1d6>
 8007f58:	69bb      	ldr	r3, [r7, #24]
 8007f5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d003      	beq.n	8007f6a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 f866 	bl	8008034 <UART_Transmit_IT>
    return;
 8007f68:	e00f      	b.n	8007f8a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007f6a:	69fb      	ldr	r3, [r7, #28]
 8007f6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d00a      	beq.n	8007f8a <HAL_UART_IRQHandler+0x1f6>
 8007f74:	69bb      	ldr	r3, [r7, #24]
 8007f76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d005      	beq.n	8007f8a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f000 f8ae 	bl	80080e0 <UART_EndTransmit_IT>
    return;
 8007f84:	bf00      	nop
 8007f86:	e000      	b.n	8007f8a <HAL_UART_IRQHandler+0x1f6>
    return;
 8007f88:	bf00      	nop
  }
}
 8007f8a:	3720      	adds	r7, #32
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}
 8007f90:	0800800d 	.word	0x0800800d

08007f94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b083      	sub	sp, #12
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007f9c:	bf00      	nop
 8007f9e:	370c      	adds	r7, #12
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr

08007fa8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b083      	sub	sp, #12
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007fb0:	bf00      	nop
 8007fb2:	370c      	adds	r7, #12
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr

08007fbc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b083      	sub	sp, #12
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007fc4:	bf00      	nop
 8007fc6:	370c      	adds	r7, #12
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr

08007fd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b083      	sub	sp, #12
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	68da      	ldr	r2, [r3, #12]
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007fe6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	695a      	ldr	r2, [r3, #20]
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f022 0201 	bic.w	r2, r2, #1
 8007ff6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2220      	movs	r2, #32
 8007ffc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008000:	bf00      	nop
 8008002:	370c      	adds	r7, #12
 8008004:	46bd      	mov	sp, r7
 8008006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800a:	4770      	bx	lr

0800800c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008018:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	2200      	movs	r2, #0
 800801e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	2200      	movs	r2, #0
 8008024:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008026:	68f8      	ldr	r0, [r7, #12]
 8008028:	f7ff ffc8 	bl	8007fbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800802c:	bf00      	nop
 800802e:	3710      	adds	r7, #16
 8008030:	46bd      	mov	sp, r7
 8008032:	bd80      	pop	{r7, pc}

08008034 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008034:	b480      	push	{r7}
 8008036:	b085      	sub	sp, #20
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008042:	b2db      	uxtb	r3, r3
 8008044:	2b21      	cmp	r3, #33	; 0x21
 8008046:	d144      	bne.n	80080d2 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	689b      	ldr	r3, [r3, #8]
 800804c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008050:	d11a      	bne.n	8008088 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6a1b      	ldr	r3, [r3, #32]
 8008056:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	881b      	ldrh	r3, [r3, #0]
 800805c:	461a      	mov	r2, r3
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008066:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	691b      	ldr	r3, [r3, #16]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d105      	bne.n	800807c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6a1b      	ldr	r3, [r3, #32]
 8008074:	1c9a      	adds	r2, r3, #2
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	621a      	str	r2, [r3, #32]
 800807a:	e00e      	b.n	800809a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6a1b      	ldr	r3, [r3, #32]
 8008080:	1c5a      	adds	r2, r3, #1
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	621a      	str	r2, [r3, #32]
 8008086:	e008      	b.n	800809a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6a1b      	ldr	r3, [r3, #32]
 800808c:	1c59      	adds	r1, r3, #1
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	6211      	str	r1, [r2, #32]
 8008092:	781a      	ldrb	r2, [r3, #0]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800809e:	b29b      	uxth	r3, r3
 80080a0:	3b01      	subs	r3, #1
 80080a2:	b29b      	uxth	r3, r3
 80080a4:	687a      	ldr	r2, [r7, #4]
 80080a6:	4619      	mov	r1, r3
 80080a8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d10f      	bne.n	80080ce <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	68da      	ldr	r2, [r3, #12]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80080bc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	68da      	ldr	r2, [r3, #12]
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80080cc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80080ce:	2300      	movs	r3, #0
 80080d0:	e000      	b.n	80080d4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80080d2:	2302      	movs	r3, #2
  }
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3714      	adds	r7, #20
 80080d8:	46bd      	mov	sp, r7
 80080da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080de:	4770      	bx	lr

080080e0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b082      	sub	sp, #8
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	68da      	ldr	r2, [r3, #12]
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080f6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2220      	movs	r2, #32
 80080fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f7ff ff47 	bl	8007f94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008106:	2300      	movs	r3, #0
}
 8008108:	4618      	mov	r0, r3
 800810a:	3708      	adds	r7, #8
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}

08008110 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b084      	sub	sp, #16
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800811e:	b2db      	uxtb	r3, r3
 8008120:	2b22      	cmp	r3, #34	; 0x22
 8008122:	d171      	bne.n	8008208 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	689b      	ldr	r3, [r3, #8]
 8008128:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800812c:	d123      	bne.n	8008176 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008132:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	691b      	ldr	r3, [r3, #16]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d10e      	bne.n	800815a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	b29b      	uxth	r3, r3
 8008144:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008148:	b29a      	uxth	r2, r3
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008152:	1c9a      	adds	r2, r3, #2
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	629a      	str	r2, [r3, #40]	; 0x28
 8008158:	e029      	b.n	80081ae <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	685b      	ldr	r3, [r3, #4]
 8008160:	b29b      	uxth	r3, r3
 8008162:	b2db      	uxtb	r3, r3
 8008164:	b29a      	uxth	r2, r3
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800816e:	1c5a      	adds	r2, r3, #1
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	629a      	str	r2, [r3, #40]	; 0x28
 8008174:	e01b      	b.n	80081ae <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	691b      	ldr	r3, [r3, #16]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d10a      	bne.n	8008194 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	6858      	ldr	r0, [r3, #4]
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008188:	1c59      	adds	r1, r3, #1
 800818a:	687a      	ldr	r2, [r7, #4]
 800818c:	6291      	str	r1, [r2, #40]	; 0x28
 800818e:	b2c2      	uxtb	r2, r0
 8008190:	701a      	strb	r2, [r3, #0]
 8008192:	e00c      	b.n	80081ae <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	b2da      	uxtb	r2, r3
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081a0:	1c58      	adds	r0, r3, #1
 80081a2:	6879      	ldr	r1, [r7, #4]
 80081a4:	6288      	str	r0, [r1, #40]	; 0x28
 80081a6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80081aa:	b2d2      	uxtb	r2, r2
 80081ac:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80081b2:	b29b      	uxth	r3, r3
 80081b4:	3b01      	subs	r3, #1
 80081b6:	b29b      	uxth	r3, r3
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	4619      	mov	r1, r3
 80081bc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d120      	bne.n	8008204 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	68da      	ldr	r2, [r3, #12]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f022 0220 	bic.w	r2, r2, #32
 80081d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	68da      	ldr	r2, [r3, #12]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80081e0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	695a      	ldr	r2, [r3, #20]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f022 0201 	bic.w	r2, r2, #1
 80081f0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2220      	movs	r2, #32
 80081f6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f7ff fed4 	bl	8007fa8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8008200:	2300      	movs	r3, #0
 8008202:	e002      	b.n	800820a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008204:	2300      	movs	r3, #0
 8008206:	e000      	b.n	800820a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8008208:	2302      	movs	r3, #2
  }
}
 800820a:	4618      	mov	r0, r3
 800820c:	3710      	adds	r7, #16
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
	...

08008214 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008218:	b085      	sub	sp, #20
 800821a:	af00      	add	r7, sp, #0
 800821c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	691b      	ldr	r3, [r3, #16]
 8008224:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	68da      	ldr	r2, [r3, #12]
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	430a      	orrs	r2, r1
 8008232:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	689a      	ldr	r2, [r3, #8]
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	691b      	ldr	r3, [r3, #16]
 800823c:	431a      	orrs	r2, r3
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	695b      	ldr	r3, [r3, #20]
 8008242:	431a      	orrs	r2, r3
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	69db      	ldr	r3, [r3, #28]
 8008248:	4313      	orrs	r3, r2
 800824a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	68db      	ldr	r3, [r3, #12]
 8008252:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008256:	f023 030c 	bic.w	r3, r3, #12
 800825a:	687a      	ldr	r2, [r7, #4]
 800825c:	6812      	ldr	r2, [r2, #0]
 800825e:	68f9      	ldr	r1, [r7, #12]
 8008260:	430b      	orrs	r3, r1
 8008262:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	695b      	ldr	r3, [r3, #20]
 800826a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	699a      	ldr	r2, [r3, #24]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	430a      	orrs	r2, r1
 8008278:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	69db      	ldr	r3, [r3, #28]
 800827e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008282:	f040 818b 	bne.w	800859c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4ac1      	ldr	r2, [pc, #772]	; (8008590 <UART_SetConfig+0x37c>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d005      	beq.n	800829c <UART_SetConfig+0x88>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4abf      	ldr	r2, [pc, #764]	; (8008594 <UART_SetConfig+0x380>)
 8008296:	4293      	cmp	r3, r2
 8008298:	f040 80bd 	bne.w	8008416 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800829c:	f7fd f906 	bl	80054ac <HAL_RCC_GetPCLK2Freq>
 80082a0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	461d      	mov	r5, r3
 80082a6:	f04f 0600 	mov.w	r6, #0
 80082aa:	46a8      	mov	r8, r5
 80082ac:	46b1      	mov	r9, r6
 80082ae:	eb18 0308 	adds.w	r3, r8, r8
 80082b2:	eb49 0409 	adc.w	r4, r9, r9
 80082b6:	4698      	mov	r8, r3
 80082b8:	46a1      	mov	r9, r4
 80082ba:	eb18 0805 	adds.w	r8, r8, r5
 80082be:	eb49 0906 	adc.w	r9, r9, r6
 80082c2:	f04f 0100 	mov.w	r1, #0
 80082c6:	f04f 0200 	mov.w	r2, #0
 80082ca:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80082ce:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80082d2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80082d6:	4688      	mov	r8, r1
 80082d8:	4691      	mov	r9, r2
 80082da:	eb18 0005 	adds.w	r0, r8, r5
 80082de:	eb49 0106 	adc.w	r1, r9, r6
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	685b      	ldr	r3, [r3, #4]
 80082e6:	461d      	mov	r5, r3
 80082e8:	f04f 0600 	mov.w	r6, #0
 80082ec:	196b      	adds	r3, r5, r5
 80082ee:	eb46 0406 	adc.w	r4, r6, r6
 80082f2:	461a      	mov	r2, r3
 80082f4:	4623      	mov	r3, r4
 80082f6:	f7f8 fcc7 	bl	8000c88 <__aeabi_uldivmod>
 80082fa:	4603      	mov	r3, r0
 80082fc:	460c      	mov	r4, r1
 80082fe:	461a      	mov	r2, r3
 8008300:	4ba5      	ldr	r3, [pc, #660]	; (8008598 <UART_SetConfig+0x384>)
 8008302:	fba3 2302 	umull	r2, r3, r3, r2
 8008306:	095b      	lsrs	r3, r3, #5
 8008308:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	461d      	mov	r5, r3
 8008310:	f04f 0600 	mov.w	r6, #0
 8008314:	46a9      	mov	r9, r5
 8008316:	46b2      	mov	sl, r6
 8008318:	eb19 0309 	adds.w	r3, r9, r9
 800831c:	eb4a 040a 	adc.w	r4, sl, sl
 8008320:	4699      	mov	r9, r3
 8008322:	46a2      	mov	sl, r4
 8008324:	eb19 0905 	adds.w	r9, r9, r5
 8008328:	eb4a 0a06 	adc.w	sl, sl, r6
 800832c:	f04f 0100 	mov.w	r1, #0
 8008330:	f04f 0200 	mov.w	r2, #0
 8008334:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008338:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800833c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008340:	4689      	mov	r9, r1
 8008342:	4692      	mov	sl, r2
 8008344:	eb19 0005 	adds.w	r0, r9, r5
 8008348:	eb4a 0106 	adc.w	r1, sl, r6
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	461d      	mov	r5, r3
 8008352:	f04f 0600 	mov.w	r6, #0
 8008356:	196b      	adds	r3, r5, r5
 8008358:	eb46 0406 	adc.w	r4, r6, r6
 800835c:	461a      	mov	r2, r3
 800835e:	4623      	mov	r3, r4
 8008360:	f7f8 fc92 	bl	8000c88 <__aeabi_uldivmod>
 8008364:	4603      	mov	r3, r0
 8008366:	460c      	mov	r4, r1
 8008368:	461a      	mov	r2, r3
 800836a:	4b8b      	ldr	r3, [pc, #556]	; (8008598 <UART_SetConfig+0x384>)
 800836c:	fba3 1302 	umull	r1, r3, r3, r2
 8008370:	095b      	lsrs	r3, r3, #5
 8008372:	2164      	movs	r1, #100	; 0x64
 8008374:	fb01 f303 	mul.w	r3, r1, r3
 8008378:	1ad3      	subs	r3, r2, r3
 800837a:	00db      	lsls	r3, r3, #3
 800837c:	3332      	adds	r3, #50	; 0x32
 800837e:	4a86      	ldr	r2, [pc, #536]	; (8008598 <UART_SetConfig+0x384>)
 8008380:	fba2 2303 	umull	r2, r3, r2, r3
 8008384:	095b      	lsrs	r3, r3, #5
 8008386:	005b      	lsls	r3, r3, #1
 8008388:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800838c:	4498      	add	r8, r3
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	461d      	mov	r5, r3
 8008392:	f04f 0600 	mov.w	r6, #0
 8008396:	46a9      	mov	r9, r5
 8008398:	46b2      	mov	sl, r6
 800839a:	eb19 0309 	adds.w	r3, r9, r9
 800839e:	eb4a 040a 	adc.w	r4, sl, sl
 80083a2:	4699      	mov	r9, r3
 80083a4:	46a2      	mov	sl, r4
 80083a6:	eb19 0905 	adds.w	r9, r9, r5
 80083aa:	eb4a 0a06 	adc.w	sl, sl, r6
 80083ae:	f04f 0100 	mov.w	r1, #0
 80083b2:	f04f 0200 	mov.w	r2, #0
 80083b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80083ba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80083be:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80083c2:	4689      	mov	r9, r1
 80083c4:	4692      	mov	sl, r2
 80083c6:	eb19 0005 	adds.w	r0, r9, r5
 80083ca:	eb4a 0106 	adc.w	r1, sl, r6
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	461d      	mov	r5, r3
 80083d4:	f04f 0600 	mov.w	r6, #0
 80083d8:	196b      	adds	r3, r5, r5
 80083da:	eb46 0406 	adc.w	r4, r6, r6
 80083de:	461a      	mov	r2, r3
 80083e0:	4623      	mov	r3, r4
 80083e2:	f7f8 fc51 	bl	8000c88 <__aeabi_uldivmod>
 80083e6:	4603      	mov	r3, r0
 80083e8:	460c      	mov	r4, r1
 80083ea:	461a      	mov	r2, r3
 80083ec:	4b6a      	ldr	r3, [pc, #424]	; (8008598 <UART_SetConfig+0x384>)
 80083ee:	fba3 1302 	umull	r1, r3, r3, r2
 80083f2:	095b      	lsrs	r3, r3, #5
 80083f4:	2164      	movs	r1, #100	; 0x64
 80083f6:	fb01 f303 	mul.w	r3, r1, r3
 80083fa:	1ad3      	subs	r3, r2, r3
 80083fc:	00db      	lsls	r3, r3, #3
 80083fe:	3332      	adds	r3, #50	; 0x32
 8008400:	4a65      	ldr	r2, [pc, #404]	; (8008598 <UART_SetConfig+0x384>)
 8008402:	fba2 2303 	umull	r2, r3, r2, r3
 8008406:	095b      	lsrs	r3, r3, #5
 8008408:	f003 0207 	and.w	r2, r3, #7
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4442      	add	r2, r8
 8008412:	609a      	str	r2, [r3, #8]
 8008414:	e26f      	b.n	80088f6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008416:	f7fd f835 	bl	8005484 <HAL_RCC_GetPCLK1Freq>
 800841a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	461d      	mov	r5, r3
 8008420:	f04f 0600 	mov.w	r6, #0
 8008424:	46a8      	mov	r8, r5
 8008426:	46b1      	mov	r9, r6
 8008428:	eb18 0308 	adds.w	r3, r8, r8
 800842c:	eb49 0409 	adc.w	r4, r9, r9
 8008430:	4698      	mov	r8, r3
 8008432:	46a1      	mov	r9, r4
 8008434:	eb18 0805 	adds.w	r8, r8, r5
 8008438:	eb49 0906 	adc.w	r9, r9, r6
 800843c:	f04f 0100 	mov.w	r1, #0
 8008440:	f04f 0200 	mov.w	r2, #0
 8008444:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008448:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800844c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008450:	4688      	mov	r8, r1
 8008452:	4691      	mov	r9, r2
 8008454:	eb18 0005 	adds.w	r0, r8, r5
 8008458:	eb49 0106 	adc.w	r1, r9, r6
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	685b      	ldr	r3, [r3, #4]
 8008460:	461d      	mov	r5, r3
 8008462:	f04f 0600 	mov.w	r6, #0
 8008466:	196b      	adds	r3, r5, r5
 8008468:	eb46 0406 	adc.w	r4, r6, r6
 800846c:	461a      	mov	r2, r3
 800846e:	4623      	mov	r3, r4
 8008470:	f7f8 fc0a 	bl	8000c88 <__aeabi_uldivmod>
 8008474:	4603      	mov	r3, r0
 8008476:	460c      	mov	r4, r1
 8008478:	461a      	mov	r2, r3
 800847a:	4b47      	ldr	r3, [pc, #284]	; (8008598 <UART_SetConfig+0x384>)
 800847c:	fba3 2302 	umull	r2, r3, r3, r2
 8008480:	095b      	lsrs	r3, r3, #5
 8008482:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	461d      	mov	r5, r3
 800848a:	f04f 0600 	mov.w	r6, #0
 800848e:	46a9      	mov	r9, r5
 8008490:	46b2      	mov	sl, r6
 8008492:	eb19 0309 	adds.w	r3, r9, r9
 8008496:	eb4a 040a 	adc.w	r4, sl, sl
 800849a:	4699      	mov	r9, r3
 800849c:	46a2      	mov	sl, r4
 800849e:	eb19 0905 	adds.w	r9, r9, r5
 80084a2:	eb4a 0a06 	adc.w	sl, sl, r6
 80084a6:	f04f 0100 	mov.w	r1, #0
 80084aa:	f04f 0200 	mov.w	r2, #0
 80084ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80084b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80084b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80084ba:	4689      	mov	r9, r1
 80084bc:	4692      	mov	sl, r2
 80084be:	eb19 0005 	adds.w	r0, r9, r5
 80084c2:	eb4a 0106 	adc.w	r1, sl, r6
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	685b      	ldr	r3, [r3, #4]
 80084ca:	461d      	mov	r5, r3
 80084cc:	f04f 0600 	mov.w	r6, #0
 80084d0:	196b      	adds	r3, r5, r5
 80084d2:	eb46 0406 	adc.w	r4, r6, r6
 80084d6:	461a      	mov	r2, r3
 80084d8:	4623      	mov	r3, r4
 80084da:	f7f8 fbd5 	bl	8000c88 <__aeabi_uldivmod>
 80084de:	4603      	mov	r3, r0
 80084e0:	460c      	mov	r4, r1
 80084e2:	461a      	mov	r2, r3
 80084e4:	4b2c      	ldr	r3, [pc, #176]	; (8008598 <UART_SetConfig+0x384>)
 80084e6:	fba3 1302 	umull	r1, r3, r3, r2
 80084ea:	095b      	lsrs	r3, r3, #5
 80084ec:	2164      	movs	r1, #100	; 0x64
 80084ee:	fb01 f303 	mul.w	r3, r1, r3
 80084f2:	1ad3      	subs	r3, r2, r3
 80084f4:	00db      	lsls	r3, r3, #3
 80084f6:	3332      	adds	r3, #50	; 0x32
 80084f8:	4a27      	ldr	r2, [pc, #156]	; (8008598 <UART_SetConfig+0x384>)
 80084fa:	fba2 2303 	umull	r2, r3, r2, r3
 80084fe:	095b      	lsrs	r3, r3, #5
 8008500:	005b      	lsls	r3, r3, #1
 8008502:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008506:	4498      	add	r8, r3
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	461d      	mov	r5, r3
 800850c:	f04f 0600 	mov.w	r6, #0
 8008510:	46a9      	mov	r9, r5
 8008512:	46b2      	mov	sl, r6
 8008514:	eb19 0309 	adds.w	r3, r9, r9
 8008518:	eb4a 040a 	adc.w	r4, sl, sl
 800851c:	4699      	mov	r9, r3
 800851e:	46a2      	mov	sl, r4
 8008520:	eb19 0905 	adds.w	r9, r9, r5
 8008524:	eb4a 0a06 	adc.w	sl, sl, r6
 8008528:	f04f 0100 	mov.w	r1, #0
 800852c:	f04f 0200 	mov.w	r2, #0
 8008530:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008534:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008538:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800853c:	4689      	mov	r9, r1
 800853e:	4692      	mov	sl, r2
 8008540:	eb19 0005 	adds.w	r0, r9, r5
 8008544:	eb4a 0106 	adc.w	r1, sl, r6
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	461d      	mov	r5, r3
 800854e:	f04f 0600 	mov.w	r6, #0
 8008552:	196b      	adds	r3, r5, r5
 8008554:	eb46 0406 	adc.w	r4, r6, r6
 8008558:	461a      	mov	r2, r3
 800855a:	4623      	mov	r3, r4
 800855c:	f7f8 fb94 	bl	8000c88 <__aeabi_uldivmod>
 8008560:	4603      	mov	r3, r0
 8008562:	460c      	mov	r4, r1
 8008564:	461a      	mov	r2, r3
 8008566:	4b0c      	ldr	r3, [pc, #48]	; (8008598 <UART_SetConfig+0x384>)
 8008568:	fba3 1302 	umull	r1, r3, r3, r2
 800856c:	095b      	lsrs	r3, r3, #5
 800856e:	2164      	movs	r1, #100	; 0x64
 8008570:	fb01 f303 	mul.w	r3, r1, r3
 8008574:	1ad3      	subs	r3, r2, r3
 8008576:	00db      	lsls	r3, r3, #3
 8008578:	3332      	adds	r3, #50	; 0x32
 800857a:	4a07      	ldr	r2, [pc, #28]	; (8008598 <UART_SetConfig+0x384>)
 800857c:	fba2 2303 	umull	r2, r3, r2, r3
 8008580:	095b      	lsrs	r3, r3, #5
 8008582:	f003 0207 	and.w	r2, r3, #7
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4442      	add	r2, r8
 800858c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800858e:	e1b2      	b.n	80088f6 <UART_SetConfig+0x6e2>
 8008590:	40011000 	.word	0x40011000
 8008594:	40011400 	.word	0x40011400
 8008598:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4ad7      	ldr	r2, [pc, #860]	; (8008900 <UART_SetConfig+0x6ec>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d005      	beq.n	80085b2 <UART_SetConfig+0x39e>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4ad6      	ldr	r2, [pc, #856]	; (8008904 <UART_SetConfig+0x6f0>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	f040 80d1 	bne.w	8008754 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80085b2:	f7fc ff7b 	bl	80054ac <HAL_RCC_GetPCLK2Freq>
 80085b6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	469a      	mov	sl, r3
 80085bc:	f04f 0b00 	mov.w	fp, #0
 80085c0:	46d0      	mov	r8, sl
 80085c2:	46d9      	mov	r9, fp
 80085c4:	eb18 0308 	adds.w	r3, r8, r8
 80085c8:	eb49 0409 	adc.w	r4, r9, r9
 80085cc:	4698      	mov	r8, r3
 80085ce:	46a1      	mov	r9, r4
 80085d0:	eb18 080a 	adds.w	r8, r8, sl
 80085d4:	eb49 090b 	adc.w	r9, r9, fp
 80085d8:	f04f 0100 	mov.w	r1, #0
 80085dc:	f04f 0200 	mov.w	r2, #0
 80085e0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80085e4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80085e8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80085ec:	4688      	mov	r8, r1
 80085ee:	4691      	mov	r9, r2
 80085f0:	eb1a 0508 	adds.w	r5, sl, r8
 80085f4:	eb4b 0609 	adc.w	r6, fp, r9
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	685b      	ldr	r3, [r3, #4]
 80085fc:	4619      	mov	r1, r3
 80085fe:	f04f 0200 	mov.w	r2, #0
 8008602:	f04f 0300 	mov.w	r3, #0
 8008606:	f04f 0400 	mov.w	r4, #0
 800860a:	0094      	lsls	r4, r2, #2
 800860c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008610:	008b      	lsls	r3, r1, #2
 8008612:	461a      	mov	r2, r3
 8008614:	4623      	mov	r3, r4
 8008616:	4628      	mov	r0, r5
 8008618:	4631      	mov	r1, r6
 800861a:	f7f8 fb35 	bl	8000c88 <__aeabi_uldivmod>
 800861e:	4603      	mov	r3, r0
 8008620:	460c      	mov	r4, r1
 8008622:	461a      	mov	r2, r3
 8008624:	4bb8      	ldr	r3, [pc, #736]	; (8008908 <UART_SetConfig+0x6f4>)
 8008626:	fba3 2302 	umull	r2, r3, r3, r2
 800862a:	095b      	lsrs	r3, r3, #5
 800862c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	469b      	mov	fp, r3
 8008634:	f04f 0c00 	mov.w	ip, #0
 8008638:	46d9      	mov	r9, fp
 800863a:	46e2      	mov	sl, ip
 800863c:	eb19 0309 	adds.w	r3, r9, r9
 8008640:	eb4a 040a 	adc.w	r4, sl, sl
 8008644:	4699      	mov	r9, r3
 8008646:	46a2      	mov	sl, r4
 8008648:	eb19 090b 	adds.w	r9, r9, fp
 800864c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008650:	f04f 0100 	mov.w	r1, #0
 8008654:	f04f 0200 	mov.w	r2, #0
 8008658:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800865c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008660:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008664:	4689      	mov	r9, r1
 8008666:	4692      	mov	sl, r2
 8008668:	eb1b 0509 	adds.w	r5, fp, r9
 800866c:	eb4c 060a 	adc.w	r6, ip, sl
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	4619      	mov	r1, r3
 8008676:	f04f 0200 	mov.w	r2, #0
 800867a:	f04f 0300 	mov.w	r3, #0
 800867e:	f04f 0400 	mov.w	r4, #0
 8008682:	0094      	lsls	r4, r2, #2
 8008684:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008688:	008b      	lsls	r3, r1, #2
 800868a:	461a      	mov	r2, r3
 800868c:	4623      	mov	r3, r4
 800868e:	4628      	mov	r0, r5
 8008690:	4631      	mov	r1, r6
 8008692:	f7f8 faf9 	bl	8000c88 <__aeabi_uldivmod>
 8008696:	4603      	mov	r3, r0
 8008698:	460c      	mov	r4, r1
 800869a:	461a      	mov	r2, r3
 800869c:	4b9a      	ldr	r3, [pc, #616]	; (8008908 <UART_SetConfig+0x6f4>)
 800869e:	fba3 1302 	umull	r1, r3, r3, r2
 80086a2:	095b      	lsrs	r3, r3, #5
 80086a4:	2164      	movs	r1, #100	; 0x64
 80086a6:	fb01 f303 	mul.w	r3, r1, r3
 80086aa:	1ad3      	subs	r3, r2, r3
 80086ac:	011b      	lsls	r3, r3, #4
 80086ae:	3332      	adds	r3, #50	; 0x32
 80086b0:	4a95      	ldr	r2, [pc, #596]	; (8008908 <UART_SetConfig+0x6f4>)
 80086b2:	fba2 2303 	umull	r2, r3, r2, r3
 80086b6:	095b      	lsrs	r3, r3, #5
 80086b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80086bc:	4498      	add	r8, r3
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	469b      	mov	fp, r3
 80086c2:	f04f 0c00 	mov.w	ip, #0
 80086c6:	46d9      	mov	r9, fp
 80086c8:	46e2      	mov	sl, ip
 80086ca:	eb19 0309 	adds.w	r3, r9, r9
 80086ce:	eb4a 040a 	adc.w	r4, sl, sl
 80086d2:	4699      	mov	r9, r3
 80086d4:	46a2      	mov	sl, r4
 80086d6:	eb19 090b 	adds.w	r9, r9, fp
 80086da:	eb4a 0a0c 	adc.w	sl, sl, ip
 80086de:	f04f 0100 	mov.w	r1, #0
 80086e2:	f04f 0200 	mov.w	r2, #0
 80086e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80086ea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80086ee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80086f2:	4689      	mov	r9, r1
 80086f4:	4692      	mov	sl, r2
 80086f6:	eb1b 0509 	adds.w	r5, fp, r9
 80086fa:	eb4c 060a 	adc.w	r6, ip, sl
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	4619      	mov	r1, r3
 8008704:	f04f 0200 	mov.w	r2, #0
 8008708:	f04f 0300 	mov.w	r3, #0
 800870c:	f04f 0400 	mov.w	r4, #0
 8008710:	0094      	lsls	r4, r2, #2
 8008712:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008716:	008b      	lsls	r3, r1, #2
 8008718:	461a      	mov	r2, r3
 800871a:	4623      	mov	r3, r4
 800871c:	4628      	mov	r0, r5
 800871e:	4631      	mov	r1, r6
 8008720:	f7f8 fab2 	bl	8000c88 <__aeabi_uldivmod>
 8008724:	4603      	mov	r3, r0
 8008726:	460c      	mov	r4, r1
 8008728:	461a      	mov	r2, r3
 800872a:	4b77      	ldr	r3, [pc, #476]	; (8008908 <UART_SetConfig+0x6f4>)
 800872c:	fba3 1302 	umull	r1, r3, r3, r2
 8008730:	095b      	lsrs	r3, r3, #5
 8008732:	2164      	movs	r1, #100	; 0x64
 8008734:	fb01 f303 	mul.w	r3, r1, r3
 8008738:	1ad3      	subs	r3, r2, r3
 800873a:	011b      	lsls	r3, r3, #4
 800873c:	3332      	adds	r3, #50	; 0x32
 800873e:	4a72      	ldr	r2, [pc, #456]	; (8008908 <UART_SetConfig+0x6f4>)
 8008740:	fba2 2303 	umull	r2, r3, r2, r3
 8008744:	095b      	lsrs	r3, r3, #5
 8008746:	f003 020f 	and.w	r2, r3, #15
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4442      	add	r2, r8
 8008750:	609a      	str	r2, [r3, #8]
 8008752:	e0d0      	b.n	80088f6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8008754:	f7fc fe96 	bl	8005484 <HAL_RCC_GetPCLK1Freq>
 8008758:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	469a      	mov	sl, r3
 800875e:	f04f 0b00 	mov.w	fp, #0
 8008762:	46d0      	mov	r8, sl
 8008764:	46d9      	mov	r9, fp
 8008766:	eb18 0308 	adds.w	r3, r8, r8
 800876a:	eb49 0409 	adc.w	r4, r9, r9
 800876e:	4698      	mov	r8, r3
 8008770:	46a1      	mov	r9, r4
 8008772:	eb18 080a 	adds.w	r8, r8, sl
 8008776:	eb49 090b 	adc.w	r9, r9, fp
 800877a:	f04f 0100 	mov.w	r1, #0
 800877e:	f04f 0200 	mov.w	r2, #0
 8008782:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008786:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800878a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800878e:	4688      	mov	r8, r1
 8008790:	4691      	mov	r9, r2
 8008792:	eb1a 0508 	adds.w	r5, sl, r8
 8008796:	eb4b 0609 	adc.w	r6, fp, r9
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	4619      	mov	r1, r3
 80087a0:	f04f 0200 	mov.w	r2, #0
 80087a4:	f04f 0300 	mov.w	r3, #0
 80087a8:	f04f 0400 	mov.w	r4, #0
 80087ac:	0094      	lsls	r4, r2, #2
 80087ae:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80087b2:	008b      	lsls	r3, r1, #2
 80087b4:	461a      	mov	r2, r3
 80087b6:	4623      	mov	r3, r4
 80087b8:	4628      	mov	r0, r5
 80087ba:	4631      	mov	r1, r6
 80087bc:	f7f8 fa64 	bl	8000c88 <__aeabi_uldivmod>
 80087c0:	4603      	mov	r3, r0
 80087c2:	460c      	mov	r4, r1
 80087c4:	461a      	mov	r2, r3
 80087c6:	4b50      	ldr	r3, [pc, #320]	; (8008908 <UART_SetConfig+0x6f4>)
 80087c8:	fba3 2302 	umull	r2, r3, r3, r2
 80087cc:	095b      	lsrs	r3, r3, #5
 80087ce:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	469b      	mov	fp, r3
 80087d6:	f04f 0c00 	mov.w	ip, #0
 80087da:	46d9      	mov	r9, fp
 80087dc:	46e2      	mov	sl, ip
 80087de:	eb19 0309 	adds.w	r3, r9, r9
 80087e2:	eb4a 040a 	adc.w	r4, sl, sl
 80087e6:	4699      	mov	r9, r3
 80087e8:	46a2      	mov	sl, r4
 80087ea:	eb19 090b 	adds.w	r9, r9, fp
 80087ee:	eb4a 0a0c 	adc.w	sl, sl, ip
 80087f2:	f04f 0100 	mov.w	r1, #0
 80087f6:	f04f 0200 	mov.w	r2, #0
 80087fa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80087fe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008802:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008806:	4689      	mov	r9, r1
 8008808:	4692      	mov	sl, r2
 800880a:	eb1b 0509 	adds.w	r5, fp, r9
 800880e:	eb4c 060a 	adc.w	r6, ip, sl
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	685b      	ldr	r3, [r3, #4]
 8008816:	4619      	mov	r1, r3
 8008818:	f04f 0200 	mov.w	r2, #0
 800881c:	f04f 0300 	mov.w	r3, #0
 8008820:	f04f 0400 	mov.w	r4, #0
 8008824:	0094      	lsls	r4, r2, #2
 8008826:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800882a:	008b      	lsls	r3, r1, #2
 800882c:	461a      	mov	r2, r3
 800882e:	4623      	mov	r3, r4
 8008830:	4628      	mov	r0, r5
 8008832:	4631      	mov	r1, r6
 8008834:	f7f8 fa28 	bl	8000c88 <__aeabi_uldivmod>
 8008838:	4603      	mov	r3, r0
 800883a:	460c      	mov	r4, r1
 800883c:	461a      	mov	r2, r3
 800883e:	4b32      	ldr	r3, [pc, #200]	; (8008908 <UART_SetConfig+0x6f4>)
 8008840:	fba3 1302 	umull	r1, r3, r3, r2
 8008844:	095b      	lsrs	r3, r3, #5
 8008846:	2164      	movs	r1, #100	; 0x64
 8008848:	fb01 f303 	mul.w	r3, r1, r3
 800884c:	1ad3      	subs	r3, r2, r3
 800884e:	011b      	lsls	r3, r3, #4
 8008850:	3332      	adds	r3, #50	; 0x32
 8008852:	4a2d      	ldr	r2, [pc, #180]	; (8008908 <UART_SetConfig+0x6f4>)
 8008854:	fba2 2303 	umull	r2, r3, r2, r3
 8008858:	095b      	lsrs	r3, r3, #5
 800885a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800885e:	4498      	add	r8, r3
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	469b      	mov	fp, r3
 8008864:	f04f 0c00 	mov.w	ip, #0
 8008868:	46d9      	mov	r9, fp
 800886a:	46e2      	mov	sl, ip
 800886c:	eb19 0309 	adds.w	r3, r9, r9
 8008870:	eb4a 040a 	adc.w	r4, sl, sl
 8008874:	4699      	mov	r9, r3
 8008876:	46a2      	mov	sl, r4
 8008878:	eb19 090b 	adds.w	r9, r9, fp
 800887c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008880:	f04f 0100 	mov.w	r1, #0
 8008884:	f04f 0200 	mov.w	r2, #0
 8008888:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800888c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008890:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008894:	4689      	mov	r9, r1
 8008896:	4692      	mov	sl, r2
 8008898:	eb1b 0509 	adds.w	r5, fp, r9
 800889c:	eb4c 060a 	adc.w	r6, ip, sl
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	4619      	mov	r1, r3
 80088a6:	f04f 0200 	mov.w	r2, #0
 80088aa:	f04f 0300 	mov.w	r3, #0
 80088ae:	f04f 0400 	mov.w	r4, #0
 80088b2:	0094      	lsls	r4, r2, #2
 80088b4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80088b8:	008b      	lsls	r3, r1, #2
 80088ba:	461a      	mov	r2, r3
 80088bc:	4623      	mov	r3, r4
 80088be:	4628      	mov	r0, r5
 80088c0:	4631      	mov	r1, r6
 80088c2:	f7f8 f9e1 	bl	8000c88 <__aeabi_uldivmod>
 80088c6:	4603      	mov	r3, r0
 80088c8:	460c      	mov	r4, r1
 80088ca:	461a      	mov	r2, r3
 80088cc:	4b0e      	ldr	r3, [pc, #56]	; (8008908 <UART_SetConfig+0x6f4>)
 80088ce:	fba3 1302 	umull	r1, r3, r3, r2
 80088d2:	095b      	lsrs	r3, r3, #5
 80088d4:	2164      	movs	r1, #100	; 0x64
 80088d6:	fb01 f303 	mul.w	r3, r1, r3
 80088da:	1ad3      	subs	r3, r2, r3
 80088dc:	011b      	lsls	r3, r3, #4
 80088de:	3332      	adds	r3, #50	; 0x32
 80088e0:	4a09      	ldr	r2, [pc, #36]	; (8008908 <UART_SetConfig+0x6f4>)
 80088e2:	fba2 2303 	umull	r2, r3, r2, r3
 80088e6:	095b      	lsrs	r3, r3, #5
 80088e8:	f003 020f 	and.w	r2, r3, #15
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4442      	add	r2, r8
 80088f2:	609a      	str	r2, [r3, #8]
}
 80088f4:	e7ff      	b.n	80088f6 <UART_SetConfig+0x6e2>
 80088f6:	bf00      	nop
 80088f8:	3714      	adds	r7, #20
 80088fa:	46bd      	mov	sp, r7
 80088fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008900:	40011000 	.word	0x40011000
 8008904:	40011400 	.word	0x40011400
 8008908:	51eb851f 	.word	0x51eb851f

0800890c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800890c:	b084      	sub	sp, #16
 800890e:	b580      	push	{r7, lr}
 8008910:	b084      	sub	sp, #16
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
 8008916:	f107 001c 	add.w	r0, r7, #28
 800891a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800891e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008920:	2b01      	cmp	r3, #1
 8008922:	d122      	bne.n	800896a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008928:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	68db      	ldr	r3, [r3, #12]
 8008934:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008938:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800893c:	687a      	ldr	r2, [r7, #4]
 800893e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	68db      	ldr	r3, [r3, #12]
 8008944:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800894c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800894e:	2b01      	cmp	r3, #1
 8008950:	d105      	bne.n	800895e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	68db      	ldr	r3, [r3, #12]
 8008956:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f000 fa5c 	bl	8008e1c <USB_CoreReset>
 8008964:	4603      	mov	r3, r0
 8008966:	73fb      	strb	r3, [r7, #15]
 8008968:	e01a      	b.n	80089a0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	68db      	ldr	r3, [r3, #12]
 800896e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f000 fa50 	bl	8008e1c <USB_CoreReset>
 800897c:	4603      	mov	r3, r0
 800897e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008980:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008982:	2b00      	cmp	r3, #0
 8008984:	d106      	bne.n	8008994 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800898a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	639a      	str	r2, [r3, #56]	; 0x38
 8008992:	e005      	b.n	80089a0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008998:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80089a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089a2:	2b01      	cmp	r3, #1
 80089a4:	d10b      	bne.n	80089be <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	689b      	ldr	r3, [r3, #8]
 80089aa:	f043 0206 	orr.w	r2, r3, #6
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	689b      	ldr	r3, [r3, #8]
 80089b6:	f043 0220 	orr.w	r2, r3, #32
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80089be:	7bfb      	ldrb	r3, [r7, #15]
}
 80089c0:	4618      	mov	r0, r3
 80089c2:	3710      	adds	r7, #16
 80089c4:	46bd      	mov	sp, r7
 80089c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80089ca:	b004      	add	sp, #16
 80089cc:	4770      	bx	lr

080089ce <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80089ce:	b480      	push	{r7}
 80089d0:	b083      	sub	sp, #12
 80089d2:	af00      	add	r7, sp, #0
 80089d4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	689b      	ldr	r3, [r3, #8]
 80089da:	f023 0201 	bic.w	r2, r3, #1
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80089e2:	2300      	movs	r3, #0
}
 80089e4:	4618      	mov	r0, r3
 80089e6:	370c      	adds	r7, #12
 80089e8:	46bd      	mov	sp, r7
 80089ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ee:	4770      	bx	lr

080089f0 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b082      	sub	sp, #8
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	460b      	mov	r3, r1
 80089fa:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	68db      	ldr	r3, [r3, #12]
 8008a00:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008a08:	78fb      	ldrb	r3, [r7, #3]
 8008a0a:	2b01      	cmp	r3, #1
 8008a0c:	d106      	bne.n	8008a1c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	68db      	ldr	r3, [r3, #12]
 8008a12:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	60da      	str	r2, [r3, #12]
 8008a1a:	e00b      	b.n	8008a34 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008a1c:	78fb      	ldrb	r3, [r7, #3]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d106      	bne.n	8008a30 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	68db      	ldr	r3, [r3, #12]
 8008a26:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	60da      	str	r2, [r3, #12]
 8008a2e:	e001      	b.n	8008a34 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008a30:	2301      	movs	r3, #1
 8008a32:	e003      	b.n	8008a3c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8008a34:	2032      	movs	r0, #50	; 0x32
 8008a36:	f7f8 fb19 	bl	800106c <HAL_Delay>

  return HAL_OK;
 8008a3a:	2300      	movs	r3, #0
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3708      	adds	r7, #8
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bd80      	pop	{r7, pc}

08008a44 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008a44:	b084      	sub	sp, #16
 8008a46:	b580      	push	{r7, lr}
 8008a48:	b086      	sub	sp, #24
 8008a4a:	af00      	add	r7, sp, #0
 8008a4c:	6078      	str	r0, [r7, #4]
 8008a4e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008a52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008a56:	2300      	movs	r3, #0
 8008a58:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008a5e:	2300      	movs	r3, #0
 8008a60:	613b      	str	r3, [r7, #16]
 8008a62:	e009      	b.n	8008a78 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	693b      	ldr	r3, [r7, #16]
 8008a68:	3340      	adds	r3, #64	; 0x40
 8008a6a:	009b      	lsls	r3, r3, #2
 8008a6c:	4413      	add	r3, r2
 8008a6e:	2200      	movs	r2, #0
 8008a70:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	3301      	adds	r3, #1
 8008a76:	613b      	str	r3, [r7, #16]
 8008a78:	693b      	ldr	r3, [r7, #16]
 8008a7a:	2b0e      	cmp	r3, #14
 8008a7c:	d9f2      	bls.n	8008a64 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008a7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d112      	bne.n	8008aaa <USB_DevInit+0x66>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a88:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a94:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aa0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	639a      	str	r2, [r3, #56]	; 0x38
 8008aa8:	e00b      	b.n	8008ac2 <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	601a      	str	r2, [r3, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aba:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008ac8:	461a      	mov	r2, r3
 8008aca:	2300      	movs	r3, #0
 8008acc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ad4:	4619      	mov	r1, r3
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008adc:	461a      	mov	r2, r3
 8008ade:	680b      	ldr	r3, [r1, #0]
 8008ae0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008ae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ae4:	2b01      	cmp	r3, #1
 8008ae6:	d10c      	bne.n	8008b02 <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d104      	bne.n	8008af8 <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008aee:	2100      	movs	r1, #0
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f000 f961 	bl	8008db8 <USB_SetDevSpeed>
 8008af6:	e008      	b.n	8008b0a <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008af8:	2101      	movs	r1, #1
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f000 f95c 	bl	8008db8 <USB_SetDevSpeed>
 8008b00:	e003      	b.n	8008b0a <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008b02:	2103      	movs	r1, #3
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f000 f957 	bl	8008db8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008b0a:	2110      	movs	r1, #16
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f000 f90b 	bl	8008d28 <USB_FlushTxFifo>
 8008b12:	4603      	mov	r3, r0
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d001      	beq.n	8008b1c <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 8008b18:	2301      	movs	r3, #1
 8008b1a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 f929 	bl	8008d74 <USB_FlushRxFifo>
 8008b22:	4603      	mov	r3, r0
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d001      	beq.n	8008b2c <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 8008b28:	2301      	movs	r3, #1
 8008b2a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b32:	461a      	mov	r2, r3
 8008b34:	2300      	movs	r3, #0
 8008b36:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b3e:	461a      	mov	r2, r3
 8008b40:	2300      	movs	r3, #0
 8008b42:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008b50:	2300      	movs	r3, #0
 8008b52:	613b      	str	r3, [r7, #16]
 8008b54:	e043      	b.n	8008bde <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008b56:	693b      	ldr	r3, [r7, #16]
 8008b58:	015a      	lsls	r2, r3, #5
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	4413      	add	r3, r2
 8008b5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008b68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008b6c:	d118      	bne.n	8008ba0 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d10a      	bne.n	8008b8a <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008b74:	693b      	ldr	r3, [r7, #16]
 8008b76:	015a      	lsls	r2, r3, #5
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	4413      	add	r3, r2
 8008b7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b80:	461a      	mov	r2, r3
 8008b82:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008b86:	6013      	str	r3, [r2, #0]
 8008b88:	e013      	b.n	8008bb2 <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008b8a:	693b      	ldr	r3, [r7, #16]
 8008b8c:	015a      	lsls	r2, r3, #5
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	4413      	add	r3, r2
 8008b92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b96:	461a      	mov	r2, r3
 8008b98:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008b9c:	6013      	str	r3, [r2, #0]
 8008b9e:	e008      	b.n	8008bb2 <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	015a      	lsls	r2, r3, #5
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	4413      	add	r3, r2
 8008ba8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bac:	461a      	mov	r2, r3
 8008bae:	2300      	movs	r3, #0
 8008bb0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008bb2:	693b      	ldr	r3, [r7, #16]
 8008bb4:	015a      	lsls	r2, r3, #5
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	4413      	add	r3, r2
 8008bba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008bc4:	693b      	ldr	r3, [r7, #16]
 8008bc6:	015a      	lsls	r2, r3, #5
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	4413      	add	r3, r2
 8008bcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bd0:	461a      	mov	r2, r3
 8008bd2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008bd6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	3301      	adds	r3, #1
 8008bdc:	613b      	str	r3, [r7, #16]
 8008bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be0:	693a      	ldr	r2, [r7, #16]
 8008be2:	429a      	cmp	r2, r3
 8008be4:	d3b7      	bcc.n	8008b56 <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008be6:	2300      	movs	r3, #0
 8008be8:	613b      	str	r3, [r7, #16]
 8008bea:	e043      	b.n	8008c74 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008bec:	693b      	ldr	r3, [r7, #16]
 8008bee:	015a      	lsls	r2, r3, #5
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	4413      	add	r3, r2
 8008bf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008bfe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008c02:	d118      	bne.n	8008c36 <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d10a      	bne.n	8008c20 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008c0a:	693b      	ldr	r3, [r7, #16]
 8008c0c:	015a      	lsls	r2, r3, #5
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	4413      	add	r3, r2
 8008c12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c16:	461a      	mov	r2, r3
 8008c18:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008c1c:	6013      	str	r3, [r2, #0]
 8008c1e:	e013      	b.n	8008c48 <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008c20:	693b      	ldr	r3, [r7, #16]
 8008c22:	015a      	lsls	r2, r3, #5
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	4413      	add	r3, r2
 8008c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c2c:	461a      	mov	r2, r3
 8008c2e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008c32:	6013      	str	r3, [r2, #0]
 8008c34:	e008      	b.n	8008c48 <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	015a      	lsls	r2, r3, #5
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	4413      	add	r3, r2
 8008c3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c42:	461a      	mov	r2, r3
 8008c44:	2300      	movs	r3, #0
 8008c46:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008c48:	693b      	ldr	r3, [r7, #16]
 8008c4a:	015a      	lsls	r2, r3, #5
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	4413      	add	r3, r2
 8008c50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c54:	461a      	mov	r2, r3
 8008c56:	2300      	movs	r3, #0
 8008c58:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008c5a:	693b      	ldr	r3, [r7, #16]
 8008c5c:	015a      	lsls	r2, r3, #5
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	4413      	add	r3, r2
 8008c62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c66:	461a      	mov	r2, r3
 8008c68:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008c6c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	3301      	adds	r3, #1
 8008c72:	613b      	str	r3, [r7, #16]
 8008c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c76:	693a      	ldr	r2, [r7, #16]
 8008c78:	429a      	cmp	r2, r3
 8008c7a:	d3b7      	bcc.n	8008bec <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c82:	691b      	ldr	r3, [r3, #16]
 8008c84:	68fa      	ldr	r2, [r7, #12]
 8008c86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008c8e:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 8008c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c92:	2b01      	cmp	r3, #1
 8008c94:	d111      	bne.n	8008cba <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c9c:	461a      	mov	r2, r3
 8008c9e:	4b20      	ldr	r3, [pc, #128]	; (8008d20 <USB_DevInit+0x2dc>)
 8008ca0:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008caa:	68fa      	ldr	r2, [r7, #12]
 8008cac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008cb4:	f043 0303 	orr.w	r3, r3, #3
 8008cb8:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008cc6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d105      	bne.n	8008cda <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	699b      	ldr	r3, [r3, #24]
 8008cd2:	f043 0210 	orr.w	r2, r3, #16
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	699a      	ldr	r2, [r3, #24]
 8008cde:	4b11      	ldr	r3, [pc, #68]	; (8008d24 <USB_DevInit+0x2e0>)
 8008ce0:	4313      	orrs	r3, r2
 8008ce2:	687a      	ldr	r2, [r7, #4]
 8008ce4:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008ce6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d005      	beq.n	8008cf8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	699b      	ldr	r3, [r3, #24]
 8008cf0:	f043 0208 	orr.w	r2, r3, #8
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008cf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008cfa:	2b01      	cmp	r3, #1
 8008cfc:	d107      	bne.n	8008d0e <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	699b      	ldr	r3, [r3, #24]
 8008d02:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008d06:	f043 0304 	orr.w	r3, r3, #4
 8008d0a:	687a      	ldr	r2, [r7, #4]
 8008d0c:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008d0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d10:	4618      	mov	r0, r3
 8008d12:	3718      	adds	r7, #24
 8008d14:	46bd      	mov	sp, r7
 8008d16:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008d1a:	b004      	add	sp, #16
 8008d1c:	4770      	bx	lr
 8008d1e:	bf00      	nop
 8008d20:	00800100 	.word	0x00800100
 8008d24:	803c3800 	.word	0x803c3800

08008d28 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b085      	sub	sp, #20
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
 8008d30:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8008d32:	2300      	movs	r3, #0
 8008d34:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	019b      	lsls	r3, r3, #6
 8008d3a:	f043 0220 	orr.w	r2, r3, #32
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	3301      	adds	r3, #1
 8008d46:	60fb      	str	r3, [r7, #12]
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	4a09      	ldr	r2, [pc, #36]	; (8008d70 <USB_FlushTxFifo+0x48>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d901      	bls.n	8008d54 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008d50:	2303      	movs	r3, #3
 8008d52:	e006      	b.n	8008d62 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	691b      	ldr	r3, [r3, #16]
 8008d58:	f003 0320 	and.w	r3, r3, #32
 8008d5c:	2b20      	cmp	r3, #32
 8008d5e:	d0f0      	beq.n	8008d42 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008d60:	2300      	movs	r3, #0
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	3714      	adds	r7, #20
 8008d66:	46bd      	mov	sp, r7
 8008d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6c:	4770      	bx	lr
 8008d6e:	bf00      	nop
 8008d70:	00030d40 	.word	0x00030d40

08008d74 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008d74:	b480      	push	{r7}
 8008d76:	b085      	sub	sp, #20
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2210      	movs	r2, #16
 8008d84:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	3301      	adds	r3, #1
 8008d8a:	60fb      	str	r3, [r7, #12]
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	4a09      	ldr	r2, [pc, #36]	; (8008db4 <USB_FlushRxFifo+0x40>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d901      	bls.n	8008d98 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008d94:	2303      	movs	r3, #3
 8008d96:	e006      	b.n	8008da6 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	691b      	ldr	r3, [r3, #16]
 8008d9c:	f003 0310 	and.w	r3, r3, #16
 8008da0:	2b10      	cmp	r3, #16
 8008da2:	d0f0      	beq.n	8008d86 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008da4:	2300      	movs	r3, #0
}
 8008da6:	4618      	mov	r0, r3
 8008da8:	3714      	adds	r7, #20
 8008daa:	46bd      	mov	sp, r7
 8008dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db0:	4770      	bx	lr
 8008db2:	bf00      	nop
 8008db4:	00030d40 	.word	0x00030d40

08008db8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008db8:	b480      	push	{r7}
 8008dba:	b085      	sub	sp, #20
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
 8008dc0:	460b      	mov	r3, r1
 8008dc2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	78fb      	ldrb	r3, [r7, #3]
 8008dd2:	68f9      	ldr	r1, [r7, #12]
 8008dd4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008ddc:	2300      	movs	r3, #0
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	3714      	adds	r7, #20
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr

08008dea <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008dea:	b580      	push	{r7, lr}
 8008dec:	b084      	sub	sp, #16
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	68fa      	ldr	r2, [r7, #12]
 8008e00:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e04:	f043 0302 	orr.w	r3, r3, #2
 8008e08:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8008e0a:	2003      	movs	r0, #3
 8008e0c:	f7f8 f92e 	bl	800106c <HAL_Delay>

  return HAL_OK;
 8008e10:	2300      	movs	r3, #0
}
 8008e12:	4618      	mov	r0, r3
 8008e14:	3710      	adds	r7, #16
 8008e16:	46bd      	mov	sp, r7
 8008e18:	bd80      	pop	{r7, pc}
	...

08008e1c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b085      	sub	sp, #20
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008e24:	2300      	movs	r3, #0
 8008e26:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	3301      	adds	r3, #1
 8008e2c:	60fb      	str	r3, [r7, #12]
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	4a13      	ldr	r2, [pc, #76]	; (8008e80 <USB_CoreReset+0x64>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d901      	bls.n	8008e3a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008e36:	2303      	movs	r3, #3
 8008e38:	e01b      	b.n	8008e72 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	691b      	ldr	r3, [r3, #16]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	daf2      	bge.n	8008e28 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008e42:	2300      	movs	r3, #0
 8008e44:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	691b      	ldr	r3, [r3, #16]
 8008e4a:	f043 0201 	orr.w	r2, r3, #1
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	3301      	adds	r3, #1
 8008e56:	60fb      	str	r3, [r7, #12]
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	4a09      	ldr	r2, [pc, #36]	; (8008e80 <USB_CoreReset+0x64>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d901      	bls.n	8008e64 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008e60:	2303      	movs	r3, #3
 8008e62:	e006      	b.n	8008e72 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	691b      	ldr	r3, [r3, #16]
 8008e68:	f003 0301 	and.w	r3, r3, #1
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d0f0      	beq.n	8008e52 <USB_CoreReset+0x36>

  return HAL_OK;
 8008e70:	2300      	movs	r3, #0
}
 8008e72:	4618      	mov	r0, r3
 8008e74:	3714      	adds	r7, #20
 8008e76:	46bd      	mov	sp, r7
 8008e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7c:	4770      	bx	lr
 8008e7e:	bf00      	nop
 8008e80:	00030d40 	.word	0x00030d40
 8008e84:	00000000 	.word	0x00000000

08008e88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008e88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008e8c:	f5ad 7d41 	sub.w	sp, sp, #772	; 0x304
 8008e90:	af04      	add	r7, sp, #16
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008e92:	f7f8 f879 	bl	8000f88 <HAL_Init>
  // todo transfer init part of code here

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008e96:	f001 fad1 	bl	800a43c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008e9a:	f002 fb27 	bl	800b4ec <MX_GPIO_Init>
  MX_DMA_Init();
 8008e9e:	f002 fadf 	bl	800b460 <MX_DMA_Init>
  MX_TIM9_Init();
 8008ea2:	f002 f96d 	bl	800b180 <MX_TIM9_Init>
  MX_SPI2_Init();
 8008ea6:	f001 fe9f 	bl	800abe8 <MX_SPI2_Init>
  MX_ADC1_Init();
 8008eaa:	f001 fb4b 	bl	800a544 <MX_ADC1_Init>
  MX_ADC2_Init();
 8008eae:	f001 fc27 	bl	800a700 <MX_ADC2_Init>
  MX_CAN1_Init();
 8008eb2:	f001 fde1 	bl	800aa78 <MX_CAN1_Init>
  MX_I2C1_Init();
 8008eb6:	f001 fe15 	bl	800aae4 <MX_I2C1_Init>
  MX_I2C2_Init();
 8008eba:	f001 fe41 	bl	800ab40 <MX_I2C2_Init>
  MX_TIM1_Init();
 8008ebe:	f001 fecb 	bl	800ac58 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8008ec2:	f002 fa75 	bl	800b3b0 <MX_USART3_UART_Init>
  MX_TIM8_Init();
 8008ec6:	f002 f903 	bl	800b0d0 <MX_TIM8_Init>
  MX_TIM13_Init();
 8008eca:	f002 fa2b 	bl	800b324 <MX_TIM13_Init>
  MX_TIM12_Init();
 8008ece:	f002 f9c9 	bl	800b264 <MX_TIM12_Init>
  MX_TIM2_Init();
 8008ed2:	f001 ff93 	bl	800adfc <MX_TIM2_Init>
  MX_ADC3_Init();
 8008ed6:	f001 fcf1 	bl	800a8bc <MX_ADC3_Init>
  MX_USB_OTG_FS_PCD_Init();
 8008eda:	f002 fa93 	bl	800b404 <MX_USB_OTG_FS_PCD_Init>
  MX_RTC_Init();
 8008ede:	f001 fe5d 	bl	800ab9c <MX_RTC_Init>
  MX_TIM6_Init();
 8008ee2:	f002 f8bf 	bl	800b064 <MX_TIM6_Init>
  MX_TIM3_Init();
 8008ee6:	f001 fffb 	bl	800aee0 <MX_TIM3_Init>
  MX_TIM5_Init();
 8008eea:	f002 f86d 	bl	800afc8 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  calc_lookup(lookup);
 8008eee:	4861      	ldr	r0, [pc, #388]	; (8009074 <main+0x1ec>)
 8008ef0:	f002 fe1e 	bl	800bb30 <calc_lookup>

	uint8_t buf[400];
	uint8_t buf_add[200];
	//uint8_t plot[300];

	char ch='.';
 8008ef4:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8008ef8:	222e      	movs	r2, #46	; 0x2e
 8008efa:	701a      	strb	r2, [r3, #0]
	int16_t accel16;
	uint8_t accel8l;
	uint8_t accel8h;

  // --- SET STATUS LEDS
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8008efc:	2100      	movs	r1, #0
 8008efe:	485e      	ldr	r0, [pc, #376]	; (8009078 <main+0x1f0>)
 8008f00:	f7fd fc3e 	bl	8006780 <HAL_TIM_PWM_Start>
  HAL_TIM_OC_Start(&htim9, TIM_CHANNEL_2);
 8008f04:	2104      	movs	r1, #4
 8008f06:	485c      	ldr	r0, [pc, #368]	; (8009078 <main+0x1f0>)
 8008f08:	f7fd fbc6 	bl	8006698 <HAL_TIM_OC_Start>

  HAL_TIM_OC_Start(&htim12, TIM_CHANNEL_1);
 8008f0c:	2100      	movs	r1, #0
 8008f0e:	485b      	ldr	r0, [pc, #364]	; (800907c <main+0x1f4>)
 8008f10:	f7fd fbc2 	bl	8006698 <HAL_TIM_OC_Start>
  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_1);
 8008f14:	2100      	movs	r1, #0
 8008f16:	485a      	ldr	r0, [pc, #360]	; (8009080 <main+0x1f8>)
 8008f18:	f7fd fbbe 	bl	8006698 <HAL_TIM_OC_Start>

  // --- ENABLE DRV
  HAL_GPIO_WritePin(EN_GATE_GPIO_Port, EN_GATE_Pin, 1); //todo maybe redundant since its also done below
 8008f1c:	2201      	movs	r2, #1
 8008f1e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008f22:	4858      	ldr	r0, [pc, #352]	; (8009084 <main+0x1fc>)
 8008f24:	f7fa fd78 	bl	8003a18 <HAL_GPIO_WritePin>


  SCB->CPACR |= 0xf00000;
 8008f28:	4b57      	ldr	r3, [pc, #348]	; (8009088 <main+0x200>)
 8008f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f2e:	4a56      	ldr	r2, [pc, #344]	; (8009088 <main+0x200>)
 8008f30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008f34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  int i=0;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
	uint32_t i_fast = 0;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
	uint32_t i_slow = 0;
 8008f44:	2300      	movs	r3, #0
 8008f46:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
	uint32_t fast2slow = 100;
 8008f4a:	2364      	movs	r3, #100	; 0x64
 8008f4c:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0

	int blink_duration = 100;
 8008f50:	2364      	movs	r3, #100	; 0x64
 8008f52:	f8c7 32dc 	str.w	r3, [r7, #732]	; 0x2dc
  //  HAL_Delay(2);


	// --- MOTOR DRIVER ----------------------------------------------------
	//EN_GATE
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8008f56:	2100      	movs	r1, #0
 8008f58:	484c      	ldr	r0, [pc, #304]	; (800908c <main+0x204>)
 8008f5a:	f7fd fc11 	bl	8006780 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_1);
 8008f5e:	2100      	movs	r1, #0
 8008f60:	484a      	ldr	r0, [pc, #296]	; (800908c <main+0x204>)
 8008f62:	f7fe fd42 	bl	80079ea <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8008f66:	2104      	movs	r1, #4
 8008f68:	4848      	ldr	r0, [pc, #288]	; (800908c <main+0x204>)
 8008f6a:	f7fd fc09 	bl	8006780 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_2);
 8008f6e:	2104      	movs	r1, #4
 8008f70:	4846      	ldr	r0, [pc, #280]	; (800908c <main+0x204>)
 8008f72:	f7fe fd3a 	bl	80079ea <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8008f76:	2108      	movs	r1, #8
 8008f78:	4844      	ldr	r0, [pc, #272]	; (800908c <main+0x204>)
 8008f7a:	f7fd fc01 	bl	8006780 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_3);
 8008f7e:	2108      	movs	r1, #8
 8008f80:	4842      	ldr	r0, [pc, #264]	; (800908c <main+0x204>)
 8008f82:	f7fe fd32 	bl	80079ea <HAL_TIMEx_PWMN_Start>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_4);
 8008f86:	210c      	movs	r1, #12
 8008f88:	4840      	ldr	r0, [pc, #256]	; (800908c <main+0x204>)
 8008f8a:	f7fd fb85 	bl	8006698 <HAL_TIM_OC_Start>

	playSound( 3, 100, 20);
 8008f8e:	2214      	movs	r2, #20
 8008f90:	2164      	movs	r1, #100	; 0x64
 8008f92:	2003      	movs	r0, #3
 8008f94:	f002 fd90 	bl	800bab8 <playSound>

	HAL_GPIO_WritePin(EN_GATE_GPIO_Port, EN_GATE_Pin, GPIO_PIN_SET);
 8008f98:	2201      	movs	r2, #1
 8008f9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008f9e:	4839      	ldr	r0, [pc, #228]	; (8009084 <main+0x1fc>)
 8008fa0:	f7fa fd3a 	bl	8003a18 <HAL_GPIO_WritePin>


	// --- used for heartbeat of microcontroller
	HAL_TIM_Base_Start_IT(&htim3);
 8008fa4:	483a      	ldr	r0, [pc, #232]	; (8009090 <main+0x208>)
 8008fa6:	f7fd fb1e 	bl	80065e6 <HAL_TIM_Base_Start_IT>

	// --- 32bit timer used to measure time in10mus
	HAL_TIM_Base_Start(&htim5);
 8008faa:	483a      	ldr	r0, [pc, #232]	; (8009094 <main+0x20c>)
 8008fac:	f7fd faf7 	bl	800659e <HAL_TIM_Base_Start>
	// --- I2C2 IMU ------------------------------------------------
	//see: https://www.youtube.com/watch?v=isOekyygpR8
	//b1101000
	char accel_char[20];

	buf[0] = 0x6B; //power register
 8008fb0:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8008fb4:	226b      	movs	r2, #107	; 0x6b
 8008fb6:	701a      	strb	r2, [r3, #0]
	buf[1] = 0x00; //switch on
 8008fb8:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	705a      	strb	r2, [r3, #1]
	ret = HAL_I2C_Master_Transmit(&hi2c2, IMU_ADDR, buf, 2, HAL_MAX_DELAY);
 8008fc0:	23d0      	movs	r3, #208	; 0xd0
 8008fc2:	b299      	uxth	r1, r3
 8008fc4:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8008fc8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008fcc:	9300      	str	r3, [sp, #0]
 8008fce:	2302      	movs	r3, #2
 8008fd0:	4831      	ldr	r0, [pc, #196]	; (8009098 <main+0x210>)
 8008fd2:	f7fa fea5 	bl	8003d20 <HAL_I2C_Master_Transmit>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	f887 32db 	strb.w	r3, [r7, #731]	; 0x2db
	if (ret != HAL_OK){
 8008fdc:	f897 32db 	ldrb.w	r3, [r7, #731]	; 0x2db
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d008      	beq.n	8008ff6 <main+0x16e>
		strcpy((char*)buf, "Error IMU T\r\n");
 8008fe4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8008fe8:	4a2c      	ldr	r2, [pc, #176]	; (800909c <main+0x214>)
 8008fea:	461c      	mov	r4, r3
 8008fec:	4613      	mov	r3, r2
 8008fee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008ff0:	c407      	stmia	r4!, {r0, r1, r2}
 8008ff2:	8023      	strh	r3, [r4, #0]
 8008ff4:	e003      	b.n	8008ffe <main+0x176>
	} else {
		buf[0] = 0x00;
 8008ff6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	701a      	strb	r2, [r3, #0]
	}

	buf[0] = 0x3B;
 8008ffe:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009002:	223b      	movs	r2, #59	; 0x3b
 8009004:	701a      	strb	r2, [r3, #0]
	ret = HAL_I2C_Master_Transmit(&hi2c2, IMU_ADDR, buf, 1, HAL_MAX_DELAY);
 8009006:	23d0      	movs	r3, #208	; 0xd0
 8009008:	b299      	uxth	r1, r3
 800900a:	f507 7280 	add.w	r2, r7, #256	; 0x100
 800900e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009012:	9300      	str	r3, [sp, #0]
 8009014:	2301      	movs	r3, #1
 8009016:	4820      	ldr	r0, [pc, #128]	; (8009098 <main+0x210>)
 8009018:	f7fa fe82 	bl	8003d20 <HAL_I2C_Master_Transmit>
 800901c:	4603      	mov	r3, r0
 800901e:	f887 32db 	strb.w	r3, [r7, #731]	; 0x2db
	if (ret != HAL_OK){
 8009022:	f897 32db 	ldrb.w	r3, [r7, #731]	; 0x2db
 8009026:	2b00      	cmp	r3, #0
 8009028:	d008      	beq.n	800903c <main+0x1b4>
		strcpy((char*)buf, "Error IMU T\r\n");
 800902a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800902e:	4a1b      	ldr	r2, [pc, #108]	; (800909c <main+0x214>)
 8009030:	461c      	mov	r4, r3
 8009032:	4613      	mov	r3, r2
 8009034:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009036:	c407      	stmia	r4!, {r0, r1, r2}
 8009038:	8023      	strh	r3, [r4, #0]
 800903a:	e040      	b.n	80090be <main+0x236>
	} else {
		ret = HAL_I2C_Master_Receive(&hi2c2, IMU_ADDR, buf, 1, HAL_MAX_DELAY);
 800903c:	23d0      	movs	r3, #208	; 0xd0
 800903e:	b299      	uxth	r1, r3
 8009040:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8009044:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009048:	9300      	str	r3, [sp, #0]
 800904a:	2301      	movs	r3, #1
 800904c:	4812      	ldr	r0, [pc, #72]	; (8009098 <main+0x210>)
 800904e:	f7fa ff65 	bl	8003f1c <HAL_I2C_Master_Receive>
 8009052:	4603      	mov	r3, r0
 8009054:	f887 32db 	strb.w	r3, [r7, #731]	; 0x2db
		if (ret != HAL_OK){
 8009058:	f897 32db 	ldrb.w	r3, [r7, #731]	; 0x2db
 800905c:	2b00      	cmp	r3, #0
 800905e:	d021      	beq.n	80090a4 <main+0x21c>
			strcpy((char*)buf, "Error IMU R\r\n");
 8009060:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009064:	4a0e      	ldr	r2, [pc, #56]	; (80090a0 <main+0x218>)
 8009066:	461c      	mov	r4, r3
 8009068:	4613      	mov	r3, r2
 800906a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800906c:	c407      	stmia	r4!, {r0, r1, r2}
 800906e:	8023      	strh	r3, [r4, #0]
 8009070:	e025      	b.n	80090be <main+0x236>
 8009072:	bf00      	nop
 8009074:	20000348 	.word	0x20000348
 8009078:	20000fd4 	.word	0x20000fd4
 800907c:	2000119c 	.word	0x2000119c
 8009080:	200010b8 	.word	0x200010b8
 8009084:	40021000 	.word	0x40021000
 8009088:	e000ed00 	.word	0xe000ed00
 800908c:	20000f2c 	.word	0x20000f2c
 8009090:	20000d18 	.word	0x20000d18
 8009094:	20000cd4 	.word	0x20000cd4
 8009098:	20000bb4 	.word	0x20000bb4
 800909c:	08010c78 	.word	0x08010c78
 80090a0:	08010c88 	.word	0x08010c88
		} else {
			accel8l = (int8_t)buf[0];
 80090a4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80090a8:	781b      	ldrb	r3, [r3, #0]
 80090aa:	f887 32da 	strb.w	r3, [r7, #730]	; 0x2da
			sprintf((char*)accel_char, "%u m\r\n", (int)accel8l);
 80090ae:	f897 22da 	ldrb.w	r2, [r7, #730]	; 0x2da
 80090b2:	f107 0310 	add.w	r3, r7, #16
 80090b6:	49d8      	ldr	r1, [pc, #864]	; (8009418 <main+0x590>)
 80090b8:	4618      	mov	r0, r3
 80090ba:	f005 f879 	bl	800e1b0 <siprintf>
  //					}
  //
  //				}

	// --- TIMERS ----------------------------------------------------
	TIM9->CCR1 = blink_duration;
 80090be:	4ad7      	ldr	r2, [pc, #860]	; (800941c <main+0x594>)
 80090c0:	f8d7 32dc 	ldr.w	r3, [r7, #732]	; 0x2dc
 80090c4:	6353      	str	r3, [r2, #52]	; 0x34
	TIM9->CCR2 = blink_duration;
 80090c6:	4ad5      	ldr	r2, [pc, #852]	; (800941c <main+0x594>)
 80090c8:	f8d7 32dc 	ldr.w	r3, [r7, #732]	; 0x2dc
 80090cc:	6393      	str	r3, [r2, #56]	; 0x38

	// --- GPIO ----------------------------------------------------

	GPIOE->BSRR = GPIO_PIN_4; //switches LD2
 80090ce:	4bd4      	ldr	r3, [pc, #848]	; (8009420 <main+0x598>)
 80090d0:	2210      	movs	r2, #16
 80090d2:	619a      	str	r2, [r3, #24]




	playSound( 2, 100, 40);
 80090d4:	2228      	movs	r2, #40	; 0x28
 80090d6:	2164      	movs	r1, #100	; 0x64
 80090d8:	2002      	movs	r0, #2
 80090da:	f002 fced 	bl	800bab8 <playSound>
	playSound( 1, 100, 80);
 80090de:	2250      	movs	r2, #80	; 0x50
 80090e0:	2164      	movs	r1, #100	; 0x64
 80090e2:	2001      	movs	r0, #1
 80090e4:	f002 fce8 	bl	800bab8 <playSound>
	HAL_Delay(100); // So the system stops vibrating
 80090e8:	2064      	movs	r0, #100	; 0x64
 80090ea:	f7f7 ffbf 	bl	800106c <HAL_Delay>




	// --- ROTATION SENSOR INIT ----------------------------------------------------
	HAL_TIM_Encoder_Start_IT(&htim8, TIM_CHANNEL_ALL );
 80090ee:	213c      	movs	r1, #60	; 0x3c
 80090f0:	48cc      	ldr	r0, [pc, #816]	; (8009424 <main+0x59c>)
 80090f2:	f7fd fc4a 	bl	800698a <HAL_TIM_Encoder_Start_IT>
	uint8_t spi_value_8[2];

	//todo UGLY BUG - Ugly FIX: now i just send the init below twice because somehow the communication of the first transaction does not seem to work-- i sse on the MISO signal the lines just pulls up to 0.5V instead of 3V but it works fine for the next transmission so it gets initialized correctly if i sent it twice

	// --- set ABI and enable PWM
	spi_address_8[1]= 0x00;//
 80090f6:	f107 030c 	add.w	r3, r7, #12
 80090fa:	2200      	movs	r2, #0
 80090fc:	705a      	strb	r2, [r3, #1]
	spi_address_8[0]= 0x18;//00000000 00011000
 80090fe:	f107 030c 	add.w	r3, r7, #12
 8009102:	2218      	movs	r2, #24
 8009104:	701a      	strb	r2, [r3, #0]
	spi_value_8[1]= 0x80;
 8009106:	f107 0308 	add.w	r3, r7, #8
 800910a:	2280      	movs	r2, #128	; 0x80
 800910c:	705a      	strb	r2, [r3, #1]
	spi_value_8[0]= 0x80;  //10000000 10000000
 800910e:	f107 0308 	add.w	r3, r7, #8
 8009112:	2280      	movs	r2, #128	; 0x80
 8009114:	701a      	strb	r2, [r3, #0]
	delay_SPI();
 8009116:	f002 fcb7 	bl	800ba88 <delay_SPI>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 800911a:	2200      	movs	r2, #0
 800911c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009120:	48c1      	ldr	r0, [pc, #772]	; (8009428 <main+0x5a0>)
 8009122:	f7fa fc79 	bl	8003a18 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)spi_address_8, 1, 1);// The HAL function here takes only 8bit only - still the "Size amount of data" is 1 because we set spi to 16 bit in Config
 8009126:	f107 010c 	add.w	r1, r7, #12
 800912a:	2301      	movs	r3, #1
 800912c:	2201      	movs	r2, #1
 800912e:	48bf      	ldr	r0, [pc, #764]	; (800942c <main+0x5a4>)
 8009130:	f7fc fbfb 	bl	800592a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 8009134:	2201      	movs	r2, #1
 8009136:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800913a:	48bb      	ldr	r0, [pc, #748]	; (8009428 <main+0x5a0>)
 800913c:	f7fa fc6c 	bl	8003a18 <HAL_GPIO_WritePin>
	delay_SPI();
 8009140:	f002 fca2 	bl	800ba88 <delay_SPI>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 8009144:	2200      	movs	r2, #0
 8009146:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800914a:	48b7      	ldr	r0, [pc, #732]	; (8009428 <main+0x5a0>)
 800914c:	f7fa fc64 	bl	8003a18 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)spi_value_8, 1, 1);// The HAL function here takes only 8bit only - still the "Size amount of data" is 1 because we set spi to 16 bit in Config
 8009150:	f107 0108 	add.w	r1, r7, #8
 8009154:	2301      	movs	r3, #1
 8009156:	2201      	movs	r2, #1
 8009158:	48b4      	ldr	r0, [pc, #720]	; (800942c <main+0x5a4>)
 800915a:	f7fc fbe6 	bl	800592a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 800915e:	2201      	movs	r2, #1
 8009160:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009164:	48b0      	ldr	r0, [pc, #704]	; (8009428 <main+0x5a0>)
 8009166:	f7fa fc57 	bl	8003a18 <HAL_GPIO_WritePin>

	// --- set ABI and enable PWM
		spi_address_8[1]= 0x00;//
 800916a:	f107 030c 	add.w	r3, r7, #12
 800916e:	2200      	movs	r2, #0
 8009170:	705a      	strb	r2, [r3, #1]
		spi_address_8[0]= 0x18;//00000000 00011000
 8009172:	f107 030c 	add.w	r3, r7, #12
 8009176:	2218      	movs	r2, #24
 8009178:	701a      	strb	r2, [r3, #0]
		spi_value_8[1]= 0x80;
 800917a:	f107 0308 	add.w	r3, r7, #8
 800917e:	2280      	movs	r2, #128	; 0x80
 8009180:	705a      	strb	r2, [r3, #1]
		spi_value_8[0]= 0x80;  //10000000 10000000
 8009182:	f107 0308 	add.w	r3, r7, #8
 8009186:	2280      	movs	r2, #128	; 0x80
 8009188:	701a      	strb	r2, [r3, #0]
		delay_SPI();
 800918a:	f002 fc7d 	bl	800ba88 <delay_SPI>
		HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 800918e:	2200      	movs	r2, #0
 8009190:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009194:	48a4      	ldr	r0, [pc, #656]	; (8009428 <main+0x5a0>)
 8009196:	f7fa fc3f 	bl	8003a18 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, (uint8_t *)spi_address_8, 1, 1);// The HAL function here takes only 8bit only - still the "Size amount of data" is 1 because we set spi to 16 bit in Config
 800919a:	f107 010c 	add.w	r1, r7, #12
 800919e:	2301      	movs	r3, #1
 80091a0:	2201      	movs	r2, #1
 80091a2:	48a2      	ldr	r0, [pc, #648]	; (800942c <main+0x5a4>)
 80091a4:	f7fc fbc1 	bl	800592a <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 80091a8:	2201      	movs	r2, #1
 80091aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80091ae:	489e      	ldr	r0, [pc, #632]	; (8009428 <main+0x5a0>)
 80091b0:	f7fa fc32 	bl	8003a18 <HAL_GPIO_WritePin>
		delay_SPI();
 80091b4:	f002 fc68 	bl	800ba88 <delay_SPI>
		HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 80091b8:	2200      	movs	r2, #0
 80091ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80091be:	489a      	ldr	r0, [pc, #616]	; (8009428 <main+0x5a0>)
 80091c0:	f7fa fc2a 	bl	8003a18 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, (uint8_t *)spi_value_8, 1, 1);// The HAL function here takes only 8bit only - still the "Size amount of data" is 1 because we set spi to 16 bit in Config
 80091c4:	f107 0108 	add.w	r1, r7, #8
 80091c8:	2301      	movs	r3, #1
 80091ca:	2201      	movs	r2, #1
 80091cc:	4897      	ldr	r0, [pc, #604]	; (800942c <main+0x5a4>)
 80091ce:	f7fc fbac 	bl	800592a <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 80091d2:	2201      	movs	r2, #1
 80091d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80091d8:	4893      	ldr	r0, [pc, #588]	; (8009428 <main+0x5a0>)
 80091da:	f7fa fc1d 	bl	8003a18 <HAL_GPIO_WritePin>



	// --- set ABI and enable PWM
	spi_address_8[1]= 0x00;//
 80091de:	f107 030c 	add.w	r3, r7, #12
 80091e2:	2200      	movs	r2, #0
 80091e4:	705a      	strb	r2, [r3, #1]
	spi_address_8[0]= 0x18;//00000000 00011000
 80091e6:	f107 030c 	add.w	r3, r7, #12
 80091ea:	2218      	movs	r2, #24
 80091ec:	701a      	strb	r2, [r3, #0]
	spi_value_8[1]= 0x80;
 80091ee:	f107 0308 	add.w	r3, r7, #8
 80091f2:	2280      	movs	r2, #128	; 0x80
 80091f4:	705a      	strb	r2, [r3, #1]
	spi_value_8[0]= 0x80;  //10000000 10000000
 80091f6:	f107 0308 	add.w	r3, r7, #8
 80091fa:	2280      	movs	r2, #128	; 0x80
 80091fc:	701a      	strb	r2, [r3, #0]
	delay_SPI();
 80091fe:	f002 fc43 	bl	800ba88 <delay_SPI>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 8009202:	2200      	movs	r2, #0
 8009204:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009208:	4887      	ldr	r0, [pc, #540]	; (8009428 <main+0x5a0>)
 800920a:	f7fa fc05 	bl	8003a18 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)spi_address_8, 1, 1);// The HAL function here takes only 8bit only - still the "Size amount of data" is 1 because we set spi to 16 bit in Config
 800920e:	f107 010c 	add.w	r1, r7, #12
 8009212:	2301      	movs	r3, #1
 8009214:	2201      	movs	r2, #1
 8009216:	4885      	ldr	r0, [pc, #532]	; (800942c <main+0x5a4>)
 8009218:	f7fc fb87 	bl	800592a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 800921c:	2201      	movs	r2, #1
 800921e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009222:	4881      	ldr	r0, [pc, #516]	; (8009428 <main+0x5a0>)
 8009224:	f7fa fbf8 	bl	8003a18 <HAL_GPIO_WritePin>
	delay_SPI();
 8009228:	f002 fc2e 	bl	800ba88 <delay_SPI>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 800922c:	2200      	movs	r2, #0
 800922e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009232:	487d      	ldr	r0, [pc, #500]	; (8009428 <main+0x5a0>)
 8009234:	f7fa fbf0 	bl	8003a18 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)spi_value_8, 1, 1);// The HAL function here takes only 8bit only - still the "Size amount of data" is 1 because we set spi to 16 bit in Config
 8009238:	f107 0108 	add.w	r1, r7, #8
 800923c:	2301      	movs	r3, #1
 800923e:	2201      	movs	r2, #1
 8009240:	487a      	ldr	r0, [pc, #488]	; (800942c <main+0x5a4>)
 8009242:	f7fc fb72 	bl	800592a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 8009246:	2201      	movs	r2, #1
 8009248:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800924c:	4876      	ldr	r0, [pc, #472]	; (8009428 <main+0x5a0>)
 800924e:	f7fa fbe3 	bl	8003a18 <HAL_GPIO_WritePin>

	// --- set steps 2000steps 500 pulses //todo this seems not to work as I get 4000 steps
	spi_address_8[1]= 0x80;
 8009252:	f107 030c 	add.w	r3, r7, #12
 8009256:	2280      	movs	r2, #128	; 0x80
 8009258:	705a      	strb	r2, [r3, #1]
	spi_address_8[0]= 0x19; //00001000 00011001
 800925a:	f107 030c 	add.w	r3, r7, #12
 800925e:	2219      	movs	r2, #25
 8009260:	701a      	strb	r2, [r3, #0]
	//address = AS_ADDR_SETTINGS2 | AS_WRITE ; // 0x8019
	//value = 0x0020 | AS_ODD; // 0x8020
	//value = 0x00E0 | AS_ODD;
	spi_value_8[1]= 0x80;
 8009262:	f107 0308 	add.w	r3, r7, #8
 8009266:	2280      	movs	r2, #128	; 0x80
 8009268:	705a      	strb	r2, [r3, #1]
	spi_value_8[0]= 0x20;  // 10000000 00100000
 800926a:	f107 0308 	add.w	r3, r7, #8
 800926e:	2220      	movs	r2, #32
 8009270:	701a      	strb	r2, [r3, #0]
	delay_SPI();
 8009272:	f002 fc09 	bl	800ba88 <delay_SPI>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 8009276:	2200      	movs	r2, #0
 8009278:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800927c:	486a      	ldr	r0, [pc, #424]	; (8009428 <main+0x5a0>)
 800927e:	f7fa fbcb 	bl	8003a18 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)spi_address_8, 1, 1);// The HAL function here takes only 8bit only - still the "Size amount of data" is 1 because we set spi to 16 bit in Config
 8009282:	f107 010c 	add.w	r1, r7, #12
 8009286:	2301      	movs	r3, #1
 8009288:	2201      	movs	r2, #1
 800928a:	4868      	ldr	r0, [pc, #416]	; (800942c <main+0x5a4>)
 800928c:	f7fc fb4d 	bl	800592a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 8009290:	2201      	movs	r2, #1
 8009292:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009296:	4864      	ldr	r0, [pc, #400]	; (8009428 <main+0x5a0>)
 8009298:	f7fa fbbe 	bl	8003a18 <HAL_GPIO_WritePin>
	delay_SPI();
 800929c:	f002 fbf4 	bl	800ba88 <delay_SPI>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 80092a0:	2200      	movs	r2, #0
 80092a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80092a6:	4860      	ldr	r0, [pc, #384]	; (8009428 <main+0x5a0>)
 80092a8:	f7fa fbb6 	bl	8003a18 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)spi_value_8, 1, 1);// The HAL function here takes only 8bit only - still the "Size amount of data" is 1 because we set spi to 16 bit in Config
 80092ac:	f107 0108 	add.w	r1, r7, #8
 80092b0:	2301      	movs	r3, #1
 80092b2:	2201      	movs	r2, #1
 80092b4:	485d      	ldr	r0, [pc, #372]	; (800942c <main+0x5a4>)
 80092b6:	f7fc fb38 	bl	800592a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 80092ba:	2201      	movs	r2, #1
 80092bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80092c0:	4859      	ldr	r0, [pc, #356]	; (8009428 <main+0x5a0>)
 80092c2:	f7fa fba9 	bl	8003a18 <HAL_GPIO_WritePin>

	// --- read angle
	HAL_Delay(1);
 80092c6:	2001      	movs	r0, #1
 80092c8:	f7f7 fed0 	bl	800106c <HAL_Delay>

	uint8_t angle8[2];
	uint16_t angle;

	//for (int i=0; i<4; i++)
	spi_address_8[1]= 0x7F;
 80092cc:	f107 030c 	add.w	r3, r7, #12
 80092d0:	227f      	movs	r2, #127	; 0x7f
 80092d2:	705a      	strb	r2, [r3, #1]
	spi_address_8[0]= 0xFE;
 80092d4:	f107 030c 	add.w	r3, r7, #12
 80092d8:	22fe      	movs	r2, #254	; 0xfe
 80092da:	701a      	strb	r2, [r3, #0]
	delay_SPI();
 80092dc:	f002 fbd4 	bl	800ba88 <delay_SPI>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 80092e0:	2200      	movs	r2, #0
 80092e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80092e6:	4850      	ldr	r0, [pc, #320]	; (8009428 <main+0x5a0>)
 80092e8:	f7fa fb96 	bl	8003a18 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)spi_address_8, 1, 1);// The HAL function here takes only 8bit only - still the "Size amount of data" is 1 because we set spi to 16 bit in Config
 80092ec:	f107 010c 	add.w	r1, r7, #12
 80092f0:	2301      	movs	r3, #1
 80092f2:	2201      	movs	r2, #1
 80092f4:	484d      	ldr	r0, [pc, #308]	; (800942c <main+0x5a4>)
 80092f6:	f7fc fb18 	bl	800592a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 80092fa:	2201      	movs	r2, #1
 80092fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009300:	4849      	ldr	r0, [pc, #292]	; (8009428 <main+0x5a0>)
 8009302:	f7fa fb89 	bl	8003a18 <HAL_GPIO_WritePin>
	delay_SPI();
 8009306:	f002 fbbf 	bl	800ba88 <delay_SPI>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 800930a:	2200      	movs	r2, #0
 800930c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009310:	4845      	ldr	r0, [pc, #276]	; (8009428 <main+0x5a0>)
 8009312:	f7fa fb81 	bl	8003a18 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi2, (uint8_t *)&angle8, 1, 1);
 8009316:	1d39      	adds	r1, r7, #4
 8009318:	2301      	movs	r3, #1
 800931a:	2201      	movs	r2, #1
 800931c:	4843      	ldr	r0, [pc, #268]	; (800942c <main+0x5a4>)
 800931e:	f7fc fc38 	bl	8005b92 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 8009322:	2201      	movs	r2, #1
 8009324:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009328:	483f      	ldr	r0, [pc, #252]	; (8009428 <main+0x5a0>)
 800932a:	f7fa fb75 	bl	8003a18 <HAL_GPIO_WritePin>

	angle = (uint16_t) angle8[0] | (uint16_t) angle8[1] << 8U;
 800932e:	1d3b      	adds	r3, r7, #4
 8009330:	781b      	ldrb	r3, [r3, #0]
 8009332:	b21a      	sxth	r2, r3
 8009334:	1d3b      	adds	r3, r7, #4
 8009336:	785b      	ldrb	r3, [r3, #1]
 8009338:	021b      	lsls	r3, r3, #8
 800933a:	b21b      	sxth	r3, r3
 800933c:	4313      	orrs	r3, r2
 800933e:	b21b      	sxth	r3, r3
 8009340:	f8a7 32d8 	strh.w	r3, [r7, #728]	; 0x2d8
	angle &= AS_DATA_MASK;
 8009344:	f8b7 32d8 	ldrh.w	r3, [r7, #728]	; 0x2d8
 8009348:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800934c:	f8a7 32d8 	strh.w	r3, [r7, #728]	; 0x2d8


	// --- ROTATION SENSOR 0 POINT SETTING ----------------------------------------------------
	//angle &= AS_DATA_MASK;
	EncVal = (uint16_t) ((float)angle /16384.0 * ENC_STEPS);
 8009350:	f8b7 32d8 	ldrh.w	r3, [r7, #728]	; 0x2d8
 8009354:	ee07 3a90 	vmov	s15, r3
 8009358:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800935c:	ee17 0a90 	vmov	r0, s15
 8009360:	f7f7 f8f2 	bl	8000548 <__aeabi_f2d>
 8009364:	f04f 0200 	mov.w	r2, #0
 8009368:	4b31      	ldr	r3, [pc, #196]	; (8009430 <main+0x5a8>)
 800936a:	f7f7 fa6f 	bl	800084c <__aeabi_ddiv>
 800936e:	4603      	mov	r3, r0
 8009370:	460c      	mov	r4, r1
 8009372:	4618      	mov	r0, r3
 8009374:	4621      	mov	r1, r4
 8009376:	f04f 0200 	mov.w	r2, #0
 800937a:	4b2e      	ldr	r3, [pc, #184]	; (8009434 <main+0x5ac>)
 800937c:	f7f7 f93c 	bl	80005f8 <__aeabi_dmul>
 8009380:	4603      	mov	r3, r0
 8009382:	460c      	mov	r4, r1
 8009384:	4618      	mov	r0, r3
 8009386:	4621      	mov	r1, r4
 8009388:	f7f7 fc0e 	bl	8000ba8 <__aeabi_d2uiz>
 800938c:	4603      	mov	r3, r0
 800938e:	b29b      	uxth	r3, r3
 8009390:	b21a      	sxth	r2, r3
 8009392:	4b29      	ldr	r3, [pc, #164]	; (8009438 <main+0x5b0>)
 8009394:	801a      	strh	r2, [r3, #0]
	last_EncVal = EncVal;
 8009396:	4b28      	ldr	r3, [pc, #160]	; (8009438 <main+0x5b0>)
 8009398:	f9b3 2000 	ldrsh.w	r2, [r3]
 800939c:	4b27      	ldr	r3, [pc, #156]	; (800943c <main+0x5b4>)
 800939e:	801a      	strh	r2, [r3, #0]
	last_EncVal_v = EncVal;
 80093a0:	4b25      	ldr	r3, [pc, #148]	; (8009438 <main+0x5b0>)
 80093a2:	f9b3 2000 	ldrsh.w	r2, [r3]
 80093a6:	4b26      	ldr	r3, [pc, #152]	; (8009440 <main+0x5b8>)
 80093a8:	801a      	strh	r2, [r3, #0]
	TIM8->CNT = EncVal;
 80093aa:	4b23      	ldr	r3, [pc, #140]	; (8009438 <main+0x5b0>)
 80093ac:	f9b3 2000 	ldrsh.w	r2, [r3]
 80093b0:	4b24      	ldr	r3, [pc, #144]	; (8009444 <main+0x5bc>)
 80093b2:	625a      	str	r2, [r3, #36]	; 0x24
//	EncVal = TIM8->CNT;//takes 200ns
//	TIM1->CCR1 = 0;
//	phase = (float) EncVal * 0.02199 ;

	// --- UART DMA
	HAL_DMA_RegisterCallback(&hdma_usart3_tx, HAL_DMA_XFER_CPLT_CB_ID, &DMAUSARTTransferComplete);
 80093b4:	4a24      	ldr	r2, [pc, #144]	; (8009448 <main+0x5c0>)
 80093b6:	2100      	movs	r1, #0
 80093b8:	4824      	ldr	r0, [pc, #144]	; (800944c <main+0x5c4>)
 80093ba:	f7fa f861 	bl	8003480 <HAL_DMA_RegisterCallback>


	//HAL_TIM_RegisterCallback(&htim8, HAL_TIM_IC_CAPTURE_CB_ID, &EncoderStepCallback );

	// --- ADC DMA
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc1_buf, 30); // this is the only one working // the length must be multiple of channels otherwise I observed mess in order - even like 2 of one and lots of mess
 80093be:	221e      	movs	r2, #30
 80093c0:	4923      	ldr	r1, [pc, #140]	; (8009450 <main+0x5c8>)
 80093c2:	4824      	ldr	r0, [pc, #144]	; (8009454 <main+0x5cc>)
 80093c4:	f7f7 fff8 	bl	80013b8 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc2_buf, 30); // TODO enabling this only leads to no change all values stay zero
 80093c8:	221e      	movs	r2, #30
 80093ca:	4923      	ldr	r1, [pc, #140]	; (8009458 <main+0x5d0>)
 80093cc:	4823      	ldr	r0, [pc, #140]	; (800945c <main+0x5d4>)
 80093ce:	f7f7 fff3 	bl	80013b8 <HAL_ADC_Start_DMA>
 	HAL_ADC_Start_DMA(&hadc3, (uint32_t*)adc3_buf, 30); // TODO enabling this breaks transmission entirely
 80093d2:	221e      	movs	r2, #30
 80093d4:	4922      	ldr	r1, [pc, #136]	; (8009460 <main+0x5d8>)
 80093d6:	4823      	ldr	r0, [pc, #140]	; (8009464 <main+0x5dc>)
 80093d8:	f7f7 ffee 	bl	80013b8 <HAL_ADC_Start_DMA>


	HAL_ADCEx_InjectedStart (&hadc1);
 80093dc:	481d      	ldr	r0, [pc, #116]	; (8009454 <main+0x5cc>)
 80093de:	f7f8 fb91 	bl	8001b04 <HAL_ADCEx_InjectedStart>
	HAL_ADCEx_InjectedStart (&hadc2);
 80093e2:	481e      	ldr	r0, [pc, #120]	; (800945c <main+0x5d4>)
 80093e4:	f7f8 fb8e 	bl	8001b04 <HAL_ADCEx_InjectedStart>
	HAL_ADCEx_InjectedStart (&hadc3); // again this seems to break  the full loop
 80093e8:	481e      	ldr	r0, [pc, #120]	; (8009464 <main+0x5dc>)
 80093ea:	f7f8 fb8b 	bl	8001b04 <HAL_ADCEx_InjectedStart>
//
//


	sprintf((char*)buf, "\r\n\r\nWELCOME TO MUSCLEmaster \r\n\r\nangle: %d EncVal %d \r\nangle: %u EncVal %u \r\n\r\n",
 80093ee:	f8b7 12d8 	ldrh.w	r1, [r7, #728]	; 0x2d8
 80093f2:	4b11      	ldr	r3, [pc, #68]	; (8009438 <main+0x5b0>)
 80093f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80093f8:	461c      	mov	r4, r3
 80093fa:	f8b7 32d8 	ldrh.w	r3, [r7, #728]	; 0x2d8
 80093fe:	4a0e      	ldr	r2, [pc, #56]	; (8009438 <main+0x5b0>)
 8009400:	f9b2 2000 	ldrsh.w	r2, [r2]
 8009404:	f507 7080 	add.w	r0, r7, #256	; 0x100
 8009408:	9201      	str	r2, [sp, #4]
 800940a:	9300      	str	r3, [sp, #0]
 800940c:	4623      	mov	r3, r4
 800940e:	460a      	mov	r2, r1
 8009410:	4915      	ldr	r1, [pc, #84]	; (8009468 <main+0x5e0>)
 8009412:	f004 fecd 	bl	800e1b0 <siprintf>
 8009416:	e029      	b.n	800946c <main+0x5e4>
 8009418:	08010c98 	.word	0x08010c98
 800941c:	40014000 	.word	0x40014000
 8009420:	40021000 	.word	0x40021000
 8009424:	20000690 	.word	0x20000690
 8009428:	40020c00 	.word	0x40020c00
 800942c:	200002f0 	.word	0x200002f0
 8009430:	40d00000 	.word	0x40d00000
 8009434:	409f4000 	.word	0x409f4000
 8009438:	20000e68 	.word	0x20000e68
 800943c:	20000c08 	.word	0x20000c08
 8009440:	20000d14 	.word	0x20000d14
 8009444:	40010400 	.word	0x40010400
 8009448:	0800bbfd 	.word	0x0800bbfd
 800944c:	20000c74 	.word	0x20000c74
 8009450:	20000d5c 	.word	0x20000d5c
 8009454:	20000d98 	.word	0x20000d98
 8009458:	2000107c 	.word	0x2000107c
 800945c:	20000710 	.word	0x20000710
 8009460:	20000f98 	.word	0x20000f98
 8009464:	20000de0 	.word	0x20000de0
 8009468:	08010ca0 	.word	0x08010ca0
			angle, EncVal ,
			angle, EncVal );
	huart3.Instance->CR3 |= USART_CR3_DMAT; //enabel dma as we disable in callback so uart can be used for something else
 800946c:	4bc4      	ldr	r3, [pc, #784]	; (8009780 <main+0x8f8>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	695a      	ldr	r2, [r3, #20]
 8009472:	4bc3      	ldr	r3, [pc, #780]	; (8009780 <main+0x8f8>)
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800947a:	615a      	str	r2, [r3, #20]
	HAL_DMA_Start_IT(&hdma_usart3_tx, (uint32_t)buf, (uint32_t)&huart3.Instance->DR, strlen(buf));
 800947c:	f507 7480 	add.w	r4, r7, #256	; 0x100
 8009480:	4bbf      	ldr	r3, [pc, #764]	; (8009780 <main+0x8f8>)
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	3304      	adds	r3, #4
 8009486:	461d      	mov	r5, r3
 8009488:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800948c:	4618      	mov	r0, r3
 800948e:	f7f6 fe9f 	bl	80001d0 <strlen>
 8009492:	4603      	mov	r3, r0
 8009494:	462a      	mov	r2, r5
 8009496:	4621      	mov	r1, r4
 8009498:	48ba      	ldr	r0, [pc, #744]	; (8009784 <main+0x8fc>)
 800949a:	f7f9 fded 	bl	8003078 <HAL_DMA_Start_IT>

	HAL_Delay(10); //some delay needed othwise the first print statement in while will overwrite
 800949e:	200a      	movs	r0, #10
 80094a0:	f7f7 fde4 	bl	800106c <HAL_Delay>
	//HAL_TIM_Base_Start(&htim3);


	//HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_1);

	mode_of_operation = 1;
 80094a4:	4bb8      	ldr	r3, [pc, #736]	; (8009788 <main+0x900>)
 80094a6:	2201      	movs	r2, #1
 80094a8:	701a      	strb	r2, [r3, #0]


	pHeader.DLC =6;
 80094aa:	4bb8      	ldr	r3, [pc, #736]	; (800978c <main+0x904>)
 80094ac:	2206      	movs	r2, #6
 80094ae:	611a      	str	r2, [r3, #16]
	pHeader.IDE = CAN_ID_STD;
 80094b0:	4bb6      	ldr	r3, [pc, #728]	; (800978c <main+0x904>)
 80094b2:	2200      	movs	r2, #0
 80094b4:	609a      	str	r2, [r3, #8]
	pHeader.RTR = CAN_RTR_DATA;
 80094b6:	4bb5      	ldr	r3, [pc, #724]	; (800978c <main+0x904>)
 80094b8:	2200      	movs	r2, #0
 80094ba:	60da      	str	r2, [r3, #12]
	pHeader.StdId = 0x001;
 80094bc:	4bb3      	ldr	r3, [pc, #716]	; (800978c <main+0x904>)
 80094be:	2201      	movs	r2, #1
 80094c0:	601a      	str	r2, [r3, #0]

	sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80094c2:	4bb3      	ldr	r3, [pc, #716]	; (8009790 <main+0x908>)
 80094c4:	2200      	movs	r2, #0
 80094c6:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterIdHigh = CAN_ID<<5;
 80094c8:	4bb1      	ldr	r3, [pc, #708]	; (8009790 <main+0x908>)
 80094ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80094ce:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0;
 80094d0:	4baf      	ldr	r3, [pc, #700]	; (8009790 <main+0x908>)
 80094d2:	2200      	movs	r2, #0
 80094d4:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0xFFFF;
 80094d6:	4bae      	ldr	r3, [pc, #696]	; (8009790 <main+0x908>)
 80094d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80094dc:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0xFFFF;
 80094de:	4bac      	ldr	r3, [pc, #688]	; (8009790 <main+0x908>)
 80094e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80094e4:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 80094e6:	4baa      	ldr	r3, [pc, #680]	; (8009790 <main+0x908>)
 80094e8:	2200      	movs	r2, #0
 80094ea:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterActivation = ENABLE;
 80094ec:	4ba8      	ldr	r3, [pc, #672]	; (8009790 <main+0x908>)
 80094ee:	2201      	movs	r2, #1
 80094f0:	621a      	str	r2, [r3, #32]

	HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 80094f2:	49a7      	ldr	r1, [pc, #668]	; (8009790 <main+0x908>)
 80094f4:	48a7      	ldr	r0, [pc, #668]	; (8009794 <main+0x90c>)
 80094f6:	f7f8 fe95 	bl	8002224 <HAL_CAN_ConfigFilter>
	HAL_CAN_Start(&hcan1);
 80094fa:	48a6      	ldr	r0, [pc, #664]	; (8009794 <main+0x90c>)
 80094fc:	f7f8 ff72 	bl	80023e4 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8009500:	2102      	movs	r1, #2
 8009502:	48a4      	ldr	r0, [pc, #656]	; (8009794 <main+0x90c>)
 8009504:	f7f9 f99f 	bl	8002846 <HAL_CAN_ActivateNotification>
  {
  	// -------------------------------------------------------------
		// --- FAST PROCESS ----------------------------------------------------
		// -------------------------------------------------------------

  	debug1_out_GPIO_Port->BSRR = debug1_out_Pin; //takes 60ns == 5 clock cycles
 8009508:	4ba3      	ldr	r3, [pc, #652]	; (8009798 <main+0x910>)
 800950a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800950e:	619a      	str	r2, [r3, #24]
  	debug1_out_GPIO_Port->BSRR = (uint32_t)debug1_out_Pin << 16U;
 8009510:	4ba1      	ldr	r3, [pc, #644]	; (8009798 <main+0x910>)
 8009512:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009516:	619a      	str	r2, [r3, #24]
  	debug1_out_GPIO_Port->BSRR = debug1_out_Pin; //takes 60ns == 5 clock cycles
 8009518:	4b9f      	ldr	r3, [pc, #636]	; (8009798 <main+0x910>)
 800951a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800951e:	619a      	str	r2, [r3, #24]
		debug1_out_GPIO_Port->BSRR = (uint32_t)debug1_out_Pin << 16U;
 8009520:	4b9d      	ldr	r3, [pc, #628]	; (8009798 <main+0x910>)
 8009522:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009526:	619a      	str	r2, [r3, #24]

	  // -------------------------------------------------------------
	  // --- SLOW PROCESS ----------------------------------------------------
	  // -------------------------------------------------------------

	  if (i_fast%fast2slow == 0){
 8009528:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 800952c:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8009530:	fbb3 f2f2 	udiv	r2, r3, r2
 8009534:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 8009538:	fb01 f202 	mul.w	r2, r1, r2
 800953c:	1a9b      	subs	r3, r3, r2
 800953e:	2b00      	cmp	r3, #0
 8009540:	f040 863d 	bne.w	800a1be <main+0x1336>
	  	//a++;
	  	//HAL_CAN_AddTxMessage(&hcan1, &pHeader, &a, &TxMailbox);

	  	// --- GPIO ----------------------------------------------------
	  	HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_4);
 8009544:	2110      	movs	r1, #16
 8009546:	4895      	ldr	r0, [pc, #596]	; (800979c <main+0x914>)
 8009548:	f7fa fa7f 	bl	8003a4a <HAL_GPIO_TogglePin>

			// --- UART ----------------------------------------------------


			HAL_UART_Receive_IT(&huart3, (uint8_t *)&ch, 1);
 800954c:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8009550:	2201      	movs	r2, #1
 8009552:	4619      	mov	r1, r3
 8009554:	488a      	ldr	r0, [pc, #552]	; (8009780 <main+0x8f8>)
 8009556:	f7fe fbc7 	bl	8007ce8 <HAL_UART_Receive_IT>

			if (rx_character_buffered != '.'){
 800955a:	4b91      	ldr	r3, [pc, #580]	; (80097a0 <main+0x918>)
 800955c:	781b      	ldrb	r3, [r3, #0]
 800955e:	2b2e      	cmp	r3, #46	; 0x2e
 8009560:	d007      	beq.n	8009572 <main+0x6ea>
				ch = rx_character_buffered;
 8009562:	4b8f      	ldr	r3, [pc, #572]	; (80097a0 <main+0x918>)
 8009564:	781a      	ldrb	r2, [r3, #0]
 8009566:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800956a:	701a      	strb	r2, [r3, #0]
				//rx_character_armed = 0;
				rx_character_buffered = '.';
 800956c:	4b8c      	ldr	r3, [pc, #560]	; (80097a0 <main+0x918>)
 800956e:	222e      	movs	r2, #46	; 0x2e
 8009570:	701a      	strb	r2, [r3, #0]
			}



			switch(ch){
 8009572:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8009576:	781b      	ldrb	r3, [r3, #0]
 8009578:	3b41      	subs	r3, #65	; 0x41
 800957a:	2b39      	cmp	r3, #57	; 0x39
 800957c:	f200 820a 	bhi.w	8009994 <main+0xb0c>
 8009580:	a201      	add	r2, pc, #4	; (adr r2, 8009588 <main+0x700>)
 8009582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009586:	bf00      	nop
 8009588:	080098a5 	.word	0x080098a5
 800958c:	08009949 	.word	0x08009949
 8009590:	080098bb 	.word	0x080098bb
 8009594:	08009893 	.word	0x08009893
 8009598:	080098f9 	.word	0x080098f9
 800959c:	080098e5 	.word	0x080098e5
 80095a0:	08009941 	.word	0x08009941
 80095a4:	08009995 	.word	0x08009995
 80095a8:	08009995 	.word	0x08009995
 80095ac:	08009995 	.word	0x08009995
 80095b0:	08009995 	.word	0x08009995
 80095b4:	08009951 	.word	0x08009951
 80095b8:	08009995 	.word	0x08009995
 80095bc:	08009995 	.word	0x08009995
 80095c0:	08009995 	.word	0x08009995
 80095c4:	0800984f 	.word	0x0800984f
 80095c8:	08009905 	.word	0x08009905
 80095cc:	080098d3 	.word	0x080098d3
 80095d0:	0800987d 	.word	0x0800987d
 80095d4:	08009939 	.word	0x08009939
 80095d8:	08009995 	.word	0x08009995
 80095dc:	08009995 	.word	0x08009995
 80095e0:	0800986b 	.word	0x0800986b
 80095e4:	08009849 	.word	0x08009849
 80095e8:	08009995 	.word	0x08009995
 80095ec:	08009995 	.word	0x08009995
 80095f0:	08009995 	.word	0x08009995
 80095f4:	08009995 	.word	0x08009995
 80095f8:	08009995 	.word	0x08009995
 80095fc:	08009995 	.word	0x08009995
 8009600:	08009995 	.word	0x08009995
 8009604:	08009995 	.word	0x08009995
 8009608:	08009699 	.word	0x08009699
 800960c:	08009995 	.word	0x08009995
 8009610:	08009995 	.word	0x08009995
 8009614:	080096c1 	.word	0x080096c1
 8009618:	08009711 	.word	0x08009711
 800961c:	08009751 	.word	0x08009751
 8009620:	08009741 	.word	0x08009741
 8009624:	08009749 	.word	0x08009749
 8009628:	08009855 	.word	0x08009855
 800962c:	080097e1 	.word	0x080097e1
 8009630:	0800985d 	.word	0x0800985d
 8009634:	08009833 	.word	0x08009833
 8009638:	08009911 	.word	0x08009911
 800963c:	08009923 	.word	0x08009923
 8009640:	08009829 	.word	0x08009829
 8009644:	08009809 	.word	0x08009809
 8009648:	080096e9 	.word	0x080096e9
 800964c:	0800975b 	.word	0x0800975b
 8009650:	08009683 	.word	0x08009683
 8009654:	08009739 	.word	0x08009739
 8009658:	080097b9 	.word	0x080097b9
 800965c:	08009995 	.word	0x08009995
 8009660:	08009671 	.word	0x08009671
 8009664:	08009995 	.word	0x08009995
 8009668:	08009995 	.word	0x08009995
 800966c:	08009767 	.word	0x08009767
				case 'w':
					amp *= 2;
 8009670:	4b4c      	ldr	r3, [pc, #304]	; (80097a4 <main+0x91c>)
 8009672:	edd3 7a00 	vldr	s15, [r3]
 8009676:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800967a:	4b4a      	ldr	r3, [pc, #296]	; (80097a4 <main+0x91c>)
 800967c:	edc3 7a00 	vstr	s15, [r3]
					break;
 8009680:	e18c      	b.n	800999c <main+0xb14>
				case 's':
					amp /= 2;
 8009682:	4b48      	ldr	r3, [pc, #288]	; (80097a4 <main+0x91c>)
 8009684:	ed93 7a00 	vldr	s14, [r3]
 8009688:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800968c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009690:	4b44      	ldr	r3, [pc, #272]	; (80097a4 <main+0x91c>)
 8009692:	edc3 7a00 	vstr	s15, [r3]
					break;
 8009696:	e181      	b.n	800999c <main+0xb14>
				case 'a':
					phase_shift -= 0.05;
 8009698:	4b43      	ldr	r3, [pc, #268]	; (80097a8 <main+0x920>)
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	4618      	mov	r0, r3
 800969e:	f7f6 ff53 	bl	8000548 <__aeabi_f2d>
 80096a2:	a335      	add	r3, pc, #212	; (adr r3, 8009778 <main+0x8f0>)
 80096a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096a8:	f7f6 fdee 	bl	8000288 <__aeabi_dsub>
 80096ac:	4603      	mov	r3, r0
 80096ae:	460c      	mov	r4, r1
 80096b0:	4618      	mov	r0, r3
 80096b2:	4621      	mov	r1, r4
 80096b4:	f7f7 fa98 	bl	8000be8 <__aeabi_d2f>
 80096b8:	4602      	mov	r2, r0
 80096ba:	4b3b      	ldr	r3, [pc, #236]	; (80097a8 <main+0x920>)
 80096bc:	601a      	str	r2, [r3, #0]
					break;
 80096be:	e16d      	b.n	800999c <main+0xb14>
				case 'd':
					phase_shift += 0.05;
 80096c0:	4b39      	ldr	r3, [pc, #228]	; (80097a8 <main+0x920>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	4618      	mov	r0, r3
 80096c6:	f7f6 ff3f 	bl	8000548 <__aeabi_f2d>
 80096ca:	a32b      	add	r3, pc, #172	; (adr r3, 8009778 <main+0x8f0>)
 80096cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d0:	f7f6 fddc 	bl	800028c <__adddf3>
 80096d4:	4603      	mov	r3, r0
 80096d6:	460c      	mov	r4, r1
 80096d8:	4618      	mov	r0, r3
 80096da:	4621      	mov	r1, r4
 80096dc:	f7f7 fa84 	bl	8000be8 <__aeabi_d2f>
 80096e0:	4602      	mov	r2, r0
 80096e2:	4b31      	ldr	r3, [pc, #196]	; (80097a8 <main+0x920>)
 80096e4:	601a      	str	r2, [r3, #0]
					break;
 80096e6:	e159      	b.n	800999c <main+0xb14>
				case 'q':
					phase0 -= 0.05;
 80096e8:	4b30      	ldr	r3, [pc, #192]	; (80097ac <main+0x924>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4618      	mov	r0, r3
 80096ee:	f7f6 ff2b 	bl	8000548 <__aeabi_f2d>
 80096f2:	a321      	add	r3, pc, #132	; (adr r3, 8009778 <main+0x8f0>)
 80096f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f8:	f7f6 fdc6 	bl	8000288 <__aeabi_dsub>
 80096fc:	4603      	mov	r3, r0
 80096fe:	460c      	mov	r4, r1
 8009700:	4618      	mov	r0, r3
 8009702:	4621      	mov	r1, r4
 8009704:	f7f7 fa70 	bl	8000be8 <__aeabi_d2f>
 8009708:	4602      	mov	r2, r0
 800970a:	4b28      	ldr	r3, [pc, #160]	; (80097ac <main+0x924>)
 800970c:	601a      	str	r2, [r3, #0]
					break;
 800970e:	e145      	b.n	800999c <main+0xb14>
				case 'e':
					phase0 += 0.05;
 8009710:	4b26      	ldr	r3, [pc, #152]	; (80097ac <main+0x924>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4618      	mov	r0, r3
 8009716:	f7f6 ff17 	bl	8000548 <__aeabi_f2d>
 800971a:	a317      	add	r3, pc, #92	; (adr r3, 8009778 <main+0x8f0>)
 800971c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009720:	f7f6 fdb4 	bl	800028c <__adddf3>
 8009724:	4603      	mov	r3, r0
 8009726:	460c      	mov	r4, r1
 8009728:	4618      	mov	r0, r3
 800972a:	4621      	mov	r1, r4
 800972c:	f7f7 fa5c 	bl	8000be8 <__aeabi_d2f>
 8009730:	4602      	mov	r2, r0
 8009732:	4b1e      	ldr	r3, [pc, #120]	; (80097ac <main+0x924>)
 8009734:	601a      	str	r2, [r3, #0]
					break;
 8009736:	e131      	b.n	800999c <main+0xb14>
				case 't':
					run_motor = 1;
 8009738:	4b1d      	ldr	r3, [pc, #116]	; (80097b0 <main+0x928>)
 800973a:	2201      	movs	r2, #1
 800973c:	601a      	str	r2, [r3, #0]
					break;
 800973e:	e12d      	b.n	800999c <main+0xb14>
				case 'g':
					run_motor = 0;
 8009740:	4b1b      	ldr	r3, [pc, #108]	; (80097b0 <main+0x928>)
 8009742:	2200      	movs	r2, #0
 8009744:	601a      	str	r2, [r3, #0]
					break;
 8009746:	e129      	b.n	800999c <main+0xb14>
				case 'h':
					direction = 1; //positive should be clockwise == EncVal increases positive :)
 8009748:	4b1a      	ldr	r3, [pc, #104]	; (80097b4 <main+0x92c>)
 800974a:	2201      	movs	r2, #1
 800974c:	601a      	str	r2, [r3, #0]
					break;
 800974e:	e125      	b.n	800999c <main+0xb14>
				case 'f':
					direction = -1;
 8009750:	4b18      	ldr	r3, [pc, #96]	; (80097b4 <main+0x92c>)
 8009752:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009756:	601a      	str	r2, [r3, #0]
					break;
 8009758:	e120      	b.n	800999c <main+0xb14>
				case 'r':
					direction *= -1;
 800975a:	4b16      	ldr	r3, [pc, #88]	; (80097b4 <main+0x92c>)
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	425b      	negs	r3, r3
 8009760:	4a14      	ldr	r2, [pc, #80]	; (80097b4 <main+0x92c>)
 8009762:	6013      	str	r3, [r2, #0]
					break;
 8009764:	e11a      	b.n	800999c <main+0xb14>
				case 'z':
					playSound( 1, 20, 100);
 8009766:	2264      	movs	r2, #100	; 0x64
 8009768:	2114      	movs	r1, #20
 800976a:	2001      	movs	r0, #1
 800976c:	f002 f9a4 	bl	800bab8 <playSound>
					break;
 8009770:	e114      	b.n	800999c <main+0xb14>
 8009772:	bf00      	nop
 8009774:	f3af 8000 	nop.w
 8009778:	9999999a 	.word	0x9999999a
 800977c:	3fa99999 	.word	0x3fa99999
 8009780:	200006d0 	.word	0x200006d0
 8009784:	20000c74 	.word	0x20000c74
 8009788:	20000279 	.word	0x20000279
 800978c:	200011dc 	.word	0x200011dc
 8009790:	2000029c 	.word	0x2000029c
 8009794:	20001174 	.word	0x20001174
 8009798:	40020c00 	.word	0x40020c00
 800979c:	40021000 	.word	0x40021000
 80097a0:	20000005 	.word	0x20000005
 80097a4:	20000010 	.word	0x20000010
 80097a8:	2000001c 	.word	0x2000001c
 80097ac:	20000008 	.word	0x20000008
 80097b0:	20000014 	.word	0x20000014
 80097b4:	20000018 	.word	0x20000018
				case 'u':
					stiffness += 0.001;
 80097b8:	4b69      	ldr	r3, [pc, #420]	; (8009960 <main+0xad8>)
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	4618      	mov	r0, r3
 80097be:	f7f6 fec3 	bl	8000548 <__aeabi_f2d>
 80097c2:	a365      	add	r3, pc, #404	; (adr r3, 8009958 <main+0xad0>)
 80097c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c8:	f7f6 fd60 	bl	800028c <__adddf3>
 80097cc:	4603      	mov	r3, r0
 80097ce:	460c      	mov	r4, r1
 80097d0:	4618      	mov	r0, r3
 80097d2:	4621      	mov	r1, r4
 80097d4:	f7f7 fa08 	bl	8000be8 <__aeabi_d2f>
 80097d8:	4602      	mov	r2, r0
 80097da:	4b61      	ldr	r3, [pc, #388]	; (8009960 <main+0xad8>)
 80097dc:	601a      	str	r2, [r3, #0]
					break;
 80097de:	e0dd      	b.n	800999c <main+0xb14>
				case 'j':
					stiffness -= 0.001;
 80097e0:	4b5f      	ldr	r3, [pc, #380]	; (8009960 <main+0xad8>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	4618      	mov	r0, r3
 80097e6:	f7f6 feaf 	bl	8000548 <__aeabi_f2d>
 80097ea:	a35b      	add	r3, pc, #364	; (adr r3, 8009958 <main+0xad0>)
 80097ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097f0:	f7f6 fd4a 	bl	8000288 <__aeabi_dsub>
 80097f4:	4603      	mov	r3, r0
 80097f6:	460c      	mov	r4, r1
 80097f8:	4618      	mov	r0, r3
 80097fa:	4621      	mov	r1, r4
 80097fc:	f7f7 f9f4 	bl	8000be8 <__aeabi_d2f>
 8009800:	4602      	mov	r2, r0
 8009802:	4b57      	ldr	r3, [pc, #348]	; (8009960 <main+0xad8>)
 8009804:	601a      	str	r2, [r3, #0]
					break;
 8009806:	e0c9      	b.n	800999c <main+0xb14>
				case 'p':
					//print2uart = false;
					print2uart = !print2uart;
 8009808:	4b56      	ldr	r3, [pc, #344]	; (8009964 <main+0xadc>)
 800980a:	781b      	ldrb	r3, [r3, #0]
 800980c:	2b00      	cmp	r3, #0
 800980e:	bf14      	ite	ne
 8009810:	2301      	movne	r3, #1
 8009812:	2300      	moveq	r3, #0
 8009814:	b2db      	uxtb	r3, r3
 8009816:	f083 0301 	eor.w	r3, r3, #1
 800981a:	b2db      	uxtb	r3, r3
 800981c:	f003 0301 	and.w	r3, r3, #1
 8009820:	b2da      	uxtb	r2, r3
 8009822:	4b50      	ldr	r3, [pc, #320]	; (8009964 <main+0xadc>)
 8009824:	701a      	strb	r2, [r3, #0]
					break;
 8009826:	e0b9      	b.n	800999c <main+0xb14>
				case 'o':
					//HAL_GPIO_WritePin(EN_GATE_GPIO_Port, EN_GATE_Pin, 1);
					EN_GATE_GPIO_Port->BSRR = (uint32_t)EN_GATE_Pin << 16U;
 8009828:	4b4f      	ldr	r3, [pc, #316]	; (8009968 <main+0xae0>)
 800982a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800982e:	619a      	str	r2, [r3, #24]
					break;
 8009830:	e0b4      	b.n	800999c <main+0xb14>
				case 'l':
					HAL_GPIO_WritePin(EN_GATE_GPIO_Port, EN_GATE_Pin, 1);
 8009832:	2201      	movs	r2, #1
 8009834:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009838:	484b      	ldr	r0, [pc, #300]	; (8009968 <main+0xae0>)
 800983a:	f7fa f8ed 	bl	8003a18 <HAL_GPIO_WritePin>
					EN_GATE_GPIO_Port->BSRR = EN_GATE_Pin ;
 800983e:	4b4a      	ldr	r3, [pc, #296]	; (8009968 <main+0xae0>)
 8009840:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009844:	619a      	str	r2, [r3, #24]
					break;
 8009846:	e0a9      	b.n	800999c <main+0xb14>
				case 'X':
					step_through_pole_angles();
 8009848:	f001 ff3c 	bl	800b6c4 <step_through_pole_angles>
					break;
 800984c:	e0a6      	b.n	800999c <main+0xb14>
				case 'P':
					step_through_pwm_percent();
 800984e:	f002 f861 	bl	800b914 <step_through_pwm_percent>
					break;
 8009852:	e0a3      	b.n	800999c <main+0xb14>
				case 'i':
					mode_of_control = 1;
 8009854:	4b45      	ldr	r3, [pc, #276]	; (800996c <main+0xae4>)
 8009856:	2201      	movs	r2, #1
 8009858:	701a      	strb	r2, [r3, #0]
					break;
 800985a:	e09f      	b.n	800999c <main+0xb14>
				case 'k':
					mode_of_control = 0;
 800985c:	4b43      	ldr	r3, [pc, #268]	; (800996c <main+0xae4>)
 800985e:	2200      	movs	r2, #0
 8009860:	701a      	strb	r2, [r3, #0]
					amp = 0.05;
 8009862:	4b43      	ldr	r3, [pc, #268]	; (8009970 <main+0xae8>)
 8009864:	4a43      	ldr	r2, [pc, #268]	; (8009974 <main+0xaec>)
 8009866:	601a      	str	r2, [r3, #0]
					break;
 8009868:	e098      	b.n	800999c <main+0xb14>

				// pos control
				case 'W':
					pos_amp *= 2;
 800986a:	4b43      	ldr	r3, [pc, #268]	; (8009978 <main+0xaf0>)
 800986c:	edd3 7a00 	vldr	s15, [r3]
 8009870:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009874:	4b40      	ldr	r3, [pc, #256]	; (8009978 <main+0xaf0>)
 8009876:	edc3 7a00 	vstr	s15, [r3]
					break;
 800987a:	e08f      	b.n	800999c <main+0xb14>
				case 'S':
					pos_amp *= 0.5;
 800987c:	4b3e      	ldr	r3, [pc, #248]	; (8009978 <main+0xaf0>)
 800987e:	edd3 7a00 	vldr	s15, [r3]
 8009882:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8009886:	ee67 7a87 	vmul.f32	s15, s15, s14
 800988a:	4b3b      	ldr	r3, [pc, #236]	; (8009978 <main+0xaf0>)
 800988c:	edc3 7a00 	vstr	s15, [r3]
					break;
 8009890:	e084      	b.n	800999c <main+0xb14>
				case 'D':
					pos_freq *= 2;
 8009892:	4b3a      	ldr	r3, [pc, #232]	; (800997c <main+0xaf4>)
 8009894:	edd3 7a00 	vldr	s15, [r3]
 8009898:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800989c:	4b37      	ldr	r3, [pc, #220]	; (800997c <main+0xaf4>)
 800989e:	edc3 7a00 	vstr	s15, [r3]
					break;
 80098a2:	e07b      	b.n	800999c <main+0xb14>
				case 'A':
					pos_freq *= 0.5;
 80098a4:	4b35      	ldr	r3, [pc, #212]	; (800997c <main+0xaf4>)
 80098a6:	edd3 7a00 	vldr	s15, [r3]
 80098aa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80098ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80098b2:	4b32      	ldr	r3, [pc, #200]	; (800997c <main+0xaf4>)
 80098b4:	edc3 7a00 	vstr	s15, [r3]
					break;
 80098b8:	e070      	b.n	800999c <main+0xb14>
				case 'C':
					if (CONVERT){
 80098ba:	4b31      	ldr	r3, [pc, #196]	; (8009980 <main+0xaf8>)
 80098bc:	781b      	ldrb	r3, [r3, #0]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d003      	beq.n	80098ca <main+0xa42>
						CONVERT = 0;
 80098c2:	4b2f      	ldr	r3, [pc, #188]	; (8009980 <main+0xaf8>)
 80098c4:	2200      	movs	r2, #0
 80098c6:	701a      	strb	r2, [r3, #0]
					}
					else {
						CONVERT = 1;
					}
					break;
 80098c8:	e068      	b.n	800999c <main+0xb14>
						CONVERT = 1;
 80098ca:	4b2d      	ldr	r3, [pc, #180]	; (8009980 <main+0xaf8>)
 80098cc:	2201      	movs	r2, #1
 80098ce:	701a      	strb	r2, [r3, #0]
					break;
 80098d0:	e064      	b.n	800999c <main+0xb14>
				case 'R':
					pos_amp_limit *= 2;
 80098d2:	4b2c      	ldr	r3, [pc, #176]	; (8009984 <main+0xafc>)
 80098d4:	edd3 7a00 	vldr	s15, [r3]
 80098d8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80098dc:	4b29      	ldr	r3, [pc, #164]	; (8009984 <main+0xafc>)
 80098de:	edc3 7a00 	vstr	s15, [r3]
					break;
 80098e2:	e05b      	b.n	800999c <main+0xb14>
				case 'F':
					pos_amp_limit *= 0.5;
 80098e4:	4b27      	ldr	r3, [pc, #156]	; (8009984 <main+0xafc>)
 80098e6:	edd3 7a00 	vldr	s15, [r3]
 80098ea:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80098ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80098f2:	4b24      	ldr	r3, [pc, #144]	; (8009984 <main+0xafc>)
 80098f4:	edc3 7a00 	vstr	s15, [r3]
				case 'E':
					pos_offset += 200;
 80098f8:	4b23      	ldr	r3, [pc, #140]	; (8009988 <main+0xb00>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	33c8      	adds	r3, #200	; 0xc8
 80098fe:	4a22      	ldr	r2, [pc, #136]	; (8009988 <main+0xb00>)
 8009900:	6013      	str	r3, [r2, #0]
					break;
 8009902:	e04b      	b.n	800999c <main+0xb14>
				case 'Q':
					pos_offset -= 200;
 8009904:	4b20      	ldr	r3, [pc, #128]	; (8009988 <main+0xb00>)
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	3bc8      	subs	r3, #200	; 0xc8
 800990a:	4a1f      	ldr	r2, [pc, #124]	; (8009988 <main+0xb00>)
 800990c:	6013      	str	r3, [r2, #0]
					break;
 800990e:	e045      	b.n	800999c <main+0xb14>
				case 'm':
					P_gain *= 2;
 8009910:	4b1e      	ldr	r3, [pc, #120]	; (800998c <main+0xb04>)
 8009912:	edd3 7a00 	vldr	s15, [r3]
 8009916:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800991a:	4b1c      	ldr	r3, [pc, #112]	; (800998c <main+0xb04>)
 800991c:	edc3 7a00 	vstr	s15, [r3]
					break;
 8009920:	e03c      	b.n	800999c <main+0xb14>
				case 'n':
					P_gain *= 0.5;
 8009922:	4b1a      	ldr	r3, [pc, #104]	; (800998c <main+0xb04>)
 8009924:	edd3 7a00 	vldr	s15, [r3]
 8009928:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800992c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009930:	4b16      	ldr	r3, [pc, #88]	; (800998c <main+0xb04>)
 8009932:	edc3 7a00 	vstr	s15, [r3]
					break;
 8009936:	e031      	b.n	800999c <main+0xb14>
				case 'T':
					wave_mode = 0;
 8009938:	4b15      	ldr	r3, [pc, #84]	; (8009990 <main+0xb08>)
 800993a:	2200      	movs	r2, #0
 800993c:	701a      	strb	r2, [r3, #0]
					break;
 800993e:	e02d      	b.n	800999c <main+0xb14>
				case 'G':
					wave_mode = 1;
 8009940:	4b13      	ldr	r3, [pc, #76]	; (8009990 <main+0xb08>)
 8009942:	2201      	movs	r2, #1
 8009944:	701a      	strb	r2, [r3, #0]
					break;
 8009946:	e029      	b.n	800999c <main+0xb14>
				case 'B':
					wave_mode = 2;
 8009948:	4b11      	ldr	r3, [pc, #68]	; (8009990 <main+0xb08>)
 800994a:	2202      	movs	r2, #2
 800994c:	701a      	strb	r2, [r3, #0]
					break;
 800994e:	e025      	b.n	800999c <main+0xb14>
				case 'L':
					explore_limits();
 8009950:	f002 f818 	bl	800b984 <explore_limits>
					break;
 8009954:	e022      	b.n	800999c <main+0xb14>
 8009956:	bf00      	nop
 8009958:	d2f1a9fc 	.word	0xd2f1a9fc
 800995c:	3f50624d 	.word	0x3f50624d
 8009960:	20000238 	.word	0x20000238
 8009964:	20000038 	.word	0x20000038
 8009968:	40021000 	.word	0x40021000
 800996c:	2000027a 	.word	0x2000027a
 8009970:	20000010 	.word	0x20000010
 8009974:	3d4ccccd 	.word	0x3d4ccccd
 8009978:	20000020 	.word	0x20000020
 800997c:	20000024 	.word	0x20000024
 8009980:	20000237 	.word	0x20000237
 8009984:	20000028 	.word	0x20000028
 8009988:	2000023c 	.word	0x2000023c
 800998c:	2000002c 	.word	0x2000002c
 8009990:	20000278 	.word	0x20000278

				default:
					ch='.';
 8009994:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8009998:	222e      	movs	r2, #46	; 0x2e
 800999a:	701a      	strb	r2, [r3, #0]
			}

			//HAL_ADCEx_InjectedStart (&hadc1);
			//HAL_ADCEx_InjectedPollForConversion (&hadc1, 1); //this command is not necessary to get values - it was in for a long time

			uint32_t val_I = HAL_ADCEx_InjectedGetValue (&hadc1, 1);
 800999c:	2101      	movs	r1, #1
 800999e:	48cb      	ldr	r0, [pc, #812]	; (8009ccc <main+0xe44>)
 80099a0:	f7f8 f96e 	bl	8001c80 <HAL_ADCEx_InjectedGetValue>
 80099a4:	f8c7 02d4 	str.w	r0, [r7, #724]	; 0x2d4
			uint32_t val_ASENSE = HAL_ADCEx_InjectedGetValue (&hadc1, 2);
 80099a8:	2102      	movs	r1, #2
 80099aa:	48c8      	ldr	r0, [pc, #800]	; (8009ccc <main+0xe44>)
 80099ac:	f7f8 f968 	bl	8001c80 <HAL_ADCEx_InjectedGetValue>
 80099b0:	f8c7 02d0 	str.w	r0, [r7, #720]	; 0x2d0
			uint32_t val_STRAIN0 = HAL_ADCEx_InjectedGetValue (&hadc1, 3); //last number refers to rank
 80099b4:	2103      	movs	r1, #3
 80099b6:	48c5      	ldr	r0, [pc, #788]	; (8009ccc <main+0xe44>)
 80099b8:	f7f8 f962 	bl	8001c80 <HAL_ADCEx_InjectedGetValue>
 80099bc:	f8c7 02cc 	str.w	r0, [r7, #716]	; 0x2cc
			uint32_t val_M0_TEMP = HAL_ADCEx_InjectedGetValue (&hadc1, 4);
 80099c0:	2104      	movs	r1, #4
 80099c2:	48c2      	ldr	r0, [pc, #776]	; (8009ccc <main+0xe44>)
 80099c4:	f7f8 f95c 	bl	8001c80 <HAL_ADCEx_InjectedGetValue>
 80099c8:	f8c7 02c8 	str.w	r0, [r7, #712]	; 0x2c8

			uint32_t val_SO1 = HAL_ADCEx_InjectedGetValue (&hadc2, 1);
 80099cc:	2101      	movs	r1, #1
 80099ce:	48c0      	ldr	r0, [pc, #768]	; (8009cd0 <main+0xe48>)
 80099d0:	f7f8 f956 	bl	8001c80 <HAL_ADCEx_InjectedGetValue>
 80099d4:	f8c7 02c4 	str.w	r0, [r7, #708]	; 0x2c4
			uint32_t val_BSENSE = HAL_ADCEx_InjectedGetValue (&hadc2, 2);
 80099d8:	2102      	movs	r1, #2
 80099da:	48bd      	ldr	r0, [pc, #756]	; (8009cd0 <main+0xe48>)
 80099dc:	f7f8 f950 	bl	8001c80 <HAL_ADCEx_InjectedGetValue>
 80099e0:	f8c7 02c0 	str.w	r0, [r7, #704]	; 0x2c0
			uint32_t val_STRAIN1 = HAL_ADCEx_InjectedGetValue (&hadc2, 3);
 80099e4:	2103      	movs	r1, #3
 80099e6:	48ba      	ldr	r0, [pc, #744]	; (8009cd0 <main+0xe48>)
 80099e8:	f7f8 f94a 	bl	8001c80 <HAL_ADCEx_InjectedGetValue>
 80099ec:	f8c7 02bc 	str.w	r0, [r7, #700]	; 0x2bc
			uint32_t val_TEMP = HAL_ADCEx_InjectedGetValue (&hadc2, 4);
 80099f0:	2104      	movs	r1, #4
 80099f2:	48b7      	ldr	r0, [pc, #732]	; (8009cd0 <main+0xe48>)
 80099f4:	f7f8 f944 	bl	8001c80 <HAL_ADCEx_InjectedGetValue>
 80099f8:	f8c7 02b8 	str.w	r0, [r7, #696]	; 0x2b8
			uint32_t val_VBUS = HAL_ADCEx_InjectedGetValue (&hadc2, 5); //TODO this value is not read out correctly - always comes as 0
 80099fc:	2105      	movs	r1, #5
 80099fe:	48b4      	ldr	r0, [pc, #720]	; (8009cd0 <main+0xe48>)
 8009a00:	f7f8 f93e 	bl	8001c80 <HAL_ADCEx_InjectedGetValue>
 8009a04:	f8c7 02b4 	str.w	r0, [r7, #692]	; 0x2b4

			uint32_t val_SO2 = HAL_ADCEx_InjectedGetValue (&hadc3, 1);
 8009a08:	2101      	movs	r1, #1
 8009a0a:	48b2      	ldr	r0, [pc, #712]	; (8009cd4 <main+0xe4c>)
 8009a0c:	f7f8 f938 	bl	8001c80 <HAL_ADCEx_InjectedGetValue>
 8009a10:	f8c7 02b0 	str.w	r0, [r7, #688]	; 0x2b0
			uint32_t val_CSENSE = HAL_ADCEx_InjectedGetValue (&hadc3, 2);
 8009a14:	2102      	movs	r1, #2
 8009a16:	48af      	ldr	r0, [pc, #700]	; (8009cd4 <main+0xe4c>)
 8009a18:	f7f8 f932 	bl	8001c80 <HAL_ADCEx_InjectedGetValue>
 8009a1c:	f8c7 02ac 	str.w	r0, [r7, #684]	; 0x2ac

//			// --- read angle
				//uint8_t spi_address_8[2];
				//uint8_t angle8[2];
				spi_address_8[1]= 0x7F;
 8009a20:	f107 030c 	add.w	r3, r7, #12
 8009a24:	227f      	movs	r2, #127	; 0x7f
 8009a26:	705a      	strb	r2, [r3, #1]
				spi_address_8[0]= 0xFE;
 8009a28:	f107 030c 	add.w	r3, r7, #12
 8009a2c:	22fe      	movs	r2, #254	; 0xfe
 8009a2e:	701a      	strb	r2, [r3, #0]
				//address8 = {0xFE, 0x7F};
				//address = 0x3FFE | AS_READ ;
				delay_SPI();
 8009a30:	f002 f82a 	bl	800ba88 <delay_SPI>
				HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 8009a34:	2200      	movs	r2, #0
 8009a36:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009a3a:	48a7      	ldr	r0, [pc, #668]	; (8009cd8 <main+0xe50>)
 8009a3c:	f7f9 ffec 	bl	8003a18 <HAL_GPIO_WritePin>
				HAL_SPI_Transmit(&hspi2, (uint8_t *)spi_address_8, 1, 1);// The HAL function here takes only 8bit only - still the "Size amount of data" is 1 because we set spi to 16 bit in Config
 8009a40:	f107 010c 	add.w	r1, r7, #12
 8009a44:	2301      	movs	r3, #1
 8009a46:	2201      	movs	r2, #1
 8009a48:	48a4      	ldr	r0, [pc, #656]	; (8009cdc <main+0xe54>)
 8009a4a:	f7fb ff6e 	bl	800592a <HAL_SPI_Transmit>
				HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 8009a4e:	2201      	movs	r2, #1
 8009a50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009a54:	48a0      	ldr	r0, [pc, #640]	; (8009cd8 <main+0xe50>)
 8009a56:	f7f9 ffdf 	bl	8003a18 <HAL_GPIO_WritePin>
				delay_SPI();
 8009a5a:	f002 f815 	bl	800ba88 <delay_SPI>
				HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 8009a5e:	2200      	movs	r2, #0
 8009a60:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009a64:	489c      	ldr	r0, [pc, #624]	; (8009cd8 <main+0xe50>)
 8009a66:	f7f9 ffd7 	bl	8003a18 <HAL_GPIO_WritePin>
				HAL_SPI_Receive(&hspi2, (uint8_t *)&angle8, 1, 1);
 8009a6a:	1d39      	adds	r1, r7, #4
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	2201      	movs	r2, #1
 8009a70:	489a      	ldr	r0, [pc, #616]	; (8009cdc <main+0xe54>)
 8009a72:	f7fc f88e 	bl	8005b92 <HAL_SPI_Receive>
				HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 8009a76:	2201      	movs	r2, #1
 8009a78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009a7c:	4896      	ldr	r0, [pc, #600]	; (8009cd8 <main+0xe50>)
 8009a7e:	f7f9 ffcb 	bl	8003a18 <HAL_GPIO_WritePin>
				angle = (uint16_t) angle8[0] | (uint16_t) angle8[1] << 8U;
 8009a82:	1d3b      	adds	r3, r7, #4
 8009a84:	781b      	ldrb	r3, [r3, #0]
 8009a86:	b21a      	sxth	r2, r3
 8009a88:	1d3b      	adds	r3, r7, #4
 8009a8a:	785b      	ldrb	r3, [r3, #1]
 8009a8c:	021b      	lsls	r3, r3, #8
 8009a8e:	b21b      	sxth	r3, r3
 8009a90:	4313      	orrs	r3, r2
 8009a92:	b21b      	sxth	r3, r3
 8009a94:	f8a7 32d8 	strh.w	r3, [r7, #728]	; 0x2d8
				angle &= AS_DATA_MASK;
 8009a98:	f8b7 32d8 	ldrh.w	r3, [r7, #728]	; 0x2d8
 8009a9c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8009aa0:	f8a7 32d8 	strh.w	r3, [r7, #728]	; 0x2d8

				uint32_t time10mus = TIM5->CNT;
 8009aa4:	4b8e      	ldr	r3, [pc, #568]	; (8009ce0 <main+0xe58>)
 8009aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aa8:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8

				if (print2uart){
 8009aac:	4b8d      	ldr	r3, [pc, #564]	; (8009ce4 <main+0xe5c>)
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	f000 837b 	beq.w	800a1ac <main+0x1324>


						//                   0---------1---------2---------3---------4---------5---------6---------7---------8---------9---------0---------1---------2---------3---------4---------5---------6---------7---------8---------9---------0---------1---------2---------3---------4---------5


						sprintf((char*)buf, "tx: %c %4d %4d %4d %4d ", ch, tx_msg[0],rx_msg[1],rx_msg[2],rx_msg[3]);
 8009ab6:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8009aba:	781b      	ldrb	r3, [r3, #0]
 8009abc:	461c      	mov	r4, r3
 8009abe:	4b8a      	ldr	r3, [pc, #552]	; (8009ce8 <main+0xe60>)
 8009ac0:	781b      	ldrb	r3, [r3, #0]
 8009ac2:	461d      	mov	r5, r3
 8009ac4:	4b89      	ldr	r3, [pc, #548]	; (8009cec <main+0xe64>)
 8009ac6:	785b      	ldrb	r3, [r3, #1]
 8009ac8:	461a      	mov	r2, r3
 8009aca:	4b88      	ldr	r3, [pc, #544]	; (8009cec <main+0xe64>)
 8009acc:	789b      	ldrb	r3, [r3, #2]
 8009ace:	4619      	mov	r1, r3
 8009ad0:	4b86      	ldr	r3, [pc, #536]	; (8009cec <main+0xe64>)
 8009ad2:	78db      	ldrb	r3, [r3, #3]
 8009ad4:	f507 7080 	add.w	r0, r7, #256	; 0x100
 8009ad8:	9302      	str	r3, [sp, #8]
 8009ada:	9101      	str	r1, [sp, #4]
 8009adc:	9200      	str	r2, [sp, #0]
 8009ade:	462b      	mov	r3, r5
 8009ae0:	4622      	mov	r2, r4
 8009ae2:	4983      	ldr	r1, [pc, #524]	; (8009cf0 <main+0xe68>)
 8009ae4:	f004 fb64 	bl	800e1b0 <siprintf>

						sprintf((char*)buf_add, " rx:%c %4d %4d %4d %4d %4d", rx_character, rx_control_0, rx_control_1, rx_mode_0, rx_mode_1, rx_intent); strcat(buf, buf_add);
 8009ae8:	4b82      	ldr	r3, [pc, #520]	; (8009cf4 <main+0xe6c>)
 8009aea:	781b      	ldrb	r3, [r3, #0]
 8009aec:	461d      	mov	r5, r3
 8009aee:	4b82      	ldr	r3, [pc, #520]	; (8009cf8 <main+0xe70>)
 8009af0:	781b      	ldrb	r3, [r3, #0]
 8009af2:	461e      	mov	r6, r3
 8009af4:	4b81      	ldr	r3, [pc, #516]	; (8009cfc <main+0xe74>)
 8009af6:	881b      	ldrh	r3, [r3, #0]
 8009af8:	461a      	mov	r2, r3
 8009afa:	4b81      	ldr	r3, [pc, #516]	; (8009d00 <main+0xe78>)
 8009afc:	781b      	ldrb	r3, [r3, #0]
 8009afe:	4619      	mov	r1, r3
 8009b00:	4b80      	ldr	r3, [pc, #512]	; (8009d04 <main+0xe7c>)
 8009b02:	781b      	ldrb	r3, [r3, #0]
 8009b04:	461c      	mov	r4, r3
 8009b06:	4b80      	ldr	r3, [pc, #512]	; (8009d08 <main+0xe80>)
 8009b08:	781b      	ldrb	r3, [r3, #0]
 8009b0a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8009b0e:	9303      	str	r3, [sp, #12]
 8009b10:	9402      	str	r4, [sp, #8]
 8009b12:	9101      	str	r1, [sp, #4]
 8009b14:	9200      	str	r2, [sp, #0]
 8009b16:	4633      	mov	r3, r6
 8009b18:	462a      	mov	r2, r5
 8009b1a:	497c      	ldr	r1, [pc, #496]	; (8009d0c <main+0xe84>)
 8009b1c:	f004 fb48 	bl	800e1b0 <siprintf>
 8009b20:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009b24:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009b28:	4611      	mov	r1, r2
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	f004 fb60 	bl	800e1f0 <strcat>

						sprintf((char*)buf_add, " p0:%4.2f", phase0); strcat(buf, buf_add);
 8009b30:	4b77      	ldr	r3, [pc, #476]	; (8009d10 <main+0xe88>)
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4618      	mov	r0, r3
 8009b36:	f7f6 fd07 	bl	8000548 <__aeabi_f2d>
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	460c      	mov	r4, r1
 8009b3e:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8009b42:	461a      	mov	r2, r3
 8009b44:	4623      	mov	r3, r4
 8009b46:	4973      	ldr	r1, [pc, #460]	; (8009d14 <main+0xe8c>)
 8009b48:	f004 fb32 	bl	800e1b0 <siprintf>
 8009b4c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009b50:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009b54:	4611      	mov	r1, r2
 8009b56:	4618      	mov	r0, r3
 8009b58:	f004 fb4a 	bl	800e1f0 <strcat>

						sprintf((char*)buf_add, " ps:%4.2f", phase_shift); strcat(buf, buf_add);
 8009b5c:	4b6e      	ldr	r3, [pc, #440]	; (8009d18 <main+0xe90>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4618      	mov	r0, r3
 8009b62:	f7f6 fcf1 	bl	8000548 <__aeabi_f2d>
 8009b66:	4603      	mov	r3, r0
 8009b68:	460c      	mov	r4, r1
 8009b6a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8009b6e:	461a      	mov	r2, r3
 8009b70:	4623      	mov	r3, r4
 8009b72:	496a      	ldr	r1, [pc, #424]	; (8009d1c <main+0xe94>)
 8009b74:	f004 fb1c 	bl	800e1b0 <siprintf>
 8009b78:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009b7c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009b80:	4611      	mov	r1, r2
 8009b82:	4618      	mov	r0, r3
 8009b84:	f004 fb34 	bl	800e1f0 <strcat>

						sprintf((char*)buf_add, " amp:%3.2f", amp); strcat(buf, buf_add);
 8009b88:	4b65      	ldr	r3, [pc, #404]	; (8009d20 <main+0xe98>)
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	f7f6 fcdb 	bl	8000548 <__aeabi_f2d>
 8009b92:	4603      	mov	r3, r0
 8009b94:	460c      	mov	r4, r1
 8009b96:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8009b9a:	461a      	mov	r2, r3
 8009b9c:	4623      	mov	r3, r4
 8009b9e:	4961      	ldr	r1, [pc, #388]	; (8009d24 <main+0xe9c>)
 8009ba0:	f004 fb06 	bl	800e1b0 <siprintf>
 8009ba4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009ba8:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009bac:	4611      	mov	r1, r2
 8009bae:	4618      	mov	r0, r3
 8009bb0:	f004 fb1e 	bl	800e1f0 <strcat>

						sprintf((char*)buf_add, " av:%5.2f", av_start_angle); strcat(buf, buf_add);
 8009bb4:	4b5c      	ldr	r3, [pc, #368]	; (8009d28 <main+0xea0>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	4618      	mov	r0, r3
 8009bba:	f7f6 fcc5 	bl	8000548 <__aeabi_f2d>
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	460c      	mov	r4, r1
 8009bc2:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8009bc6:	461a      	mov	r2, r3
 8009bc8:	4623      	mov	r3, r4
 8009bca:	4958      	ldr	r1, [pc, #352]	; (8009d2c <main+0xea4>)
 8009bcc:	f004 faf0 	bl	800e1b0 <siprintf>
 8009bd0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009bd4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009bd8:	4611      	mov	r1, r2
 8009bda:	4618      	mov	r0, r3
 8009bdc:	f004 fb08 	bl	800e1f0 <strcat>

						sprintf((char*)buf_add, " a:%5d", angle); strcat(buf, buf_add);
 8009be0:	f8b7 22d8 	ldrh.w	r2, [r7, #728]	; 0x2d8
 8009be4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009be8:	4951      	ldr	r1, [pc, #324]	; (8009d30 <main+0xea8>)
 8009bea:	4618      	mov	r0, r3
 8009bec:	f004 fae0 	bl	800e1b0 <siprintf>
 8009bf0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009bf4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009bf8:	4611      	mov	r1, r2
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f004 faf8 	bl	800e1f0 <strcat>

						sprintf((char*)buf_add, " E:%5d", EncVal); strcat(buf, buf_add);
 8009c00:	4b4c      	ldr	r3, [pc, #304]	; (8009d34 <main+0xeac>)
 8009c02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009c06:	461a      	mov	r2, r3
 8009c08:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009c0c:	494a      	ldr	r1, [pc, #296]	; (8009d38 <main+0xeb0>)
 8009c0e:	4618      	mov	r0, r3
 8009c10:	f004 face 	bl	800e1b0 <siprintf>
 8009c14:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009c18:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009c1c:	4611      	mov	r1, r2
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f004 fae6 	bl	800e1f0 <strcat>

						sprintf((char*)buf_add, " c:%5d", rotation_counter); strcat(buf, buf_add);
 8009c24:	4b45      	ldr	r3, [pc, #276]	; (8009d3c <main+0xeb4>)
 8009c26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009c2a:	461a      	mov	r2, r3
 8009c2c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009c30:	4943      	ldr	r1, [pc, #268]	; (8009d40 <main+0xeb8>)
 8009c32:	4618      	mov	r0, r3
 8009c34:	f004 fabc 	bl	800e1b0 <siprintf>
 8009c38:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009c3c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009c40:	4611      	mov	r1, r2
 8009c42:	4618      	mov	r0, r3
 8009c44:	f004 fad4 	bl	800e1f0 <strcat>

						sprintf((char*)buf_add, " v:%6.2f", av_velocity); strcat(buf, buf_add);
 8009c48:	4b3e      	ldr	r3, [pc, #248]	; (8009d44 <main+0xebc>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	f7f6 fc7b 	bl	8000548 <__aeabi_f2d>
 8009c52:	4603      	mov	r3, r0
 8009c54:	460c      	mov	r4, r1
 8009c56:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	4623      	mov	r3, r4
 8009c5e:	493a      	ldr	r1, [pc, #232]	; (8009d48 <main+0xec0>)
 8009c60:	f004 faa6 	bl	800e1b0 <siprintf>
 8009c64:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009c68:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009c6c:	4611      	mov	r1, r2
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f004 fabe 	bl	800e1f0 <strcat>

						sprintf((char*)buf_add, " s:%4.3f", stiffness); strcat(buf, buf_add);
 8009c74:	4b35      	ldr	r3, [pc, #212]	; (8009d4c <main+0xec4>)
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f7f6 fc65 	bl	8000548 <__aeabi_f2d>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	460c      	mov	r4, r1
 8009c82:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8009c86:	461a      	mov	r2, r3
 8009c88:	4623      	mov	r3, r4
 8009c8a:	4931      	ldr	r1, [pc, #196]	; (8009d50 <main+0xec8>)
 8009c8c:	f004 fa90 	bl	800e1b0 <siprintf>
 8009c90:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009c94:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009c98:	4611      	mov	r1, r2
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	f004 faa8 	bl	800e1f0 <strcat>

						sprintf((char*)buf_add, " d:%2d", direction); strcat(buf, buf_add);
 8009ca0:	4b2c      	ldr	r3, [pc, #176]	; (8009d54 <main+0xecc>)
 8009ca2:	681a      	ldr	r2, [r3, #0]
 8009ca4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009ca8:	492b      	ldr	r1, [pc, #172]	; (8009d58 <main+0xed0>)
 8009caa:	4618      	mov	r0, r3
 8009cac:	f004 fa80 	bl	800e1b0 <siprintf>
 8009cb0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009cb4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009cb8:	4611      	mov	r1, r2
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f004 fa98 	bl	800e1f0 <strcat>

						if (CONVERT){
 8009cc0:	4b26      	ldr	r3, [pc, #152]	; (8009d5c <main+0xed4>)
 8009cc2:	781b      	ldrb	r3, [r3, #0]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	f000 811b 	beq.w	8009f00 <main+0x1078>
 8009cca:	e049      	b.n	8009d60 <main+0xed8>
 8009ccc:	20000d98 	.word	0x20000d98
 8009cd0:	20000710 	.word	0x20000710
 8009cd4:	20000de0 	.word	0x20000de0
 8009cd8:	40020c00 	.word	0x40020c00
 8009cdc:	200002f0 	.word	0x200002f0
 8009ce0:	40000c00 	.word	0x40000c00
 8009ce4:	20000038 	.word	0x20000038
 8009ce8:	20000c0c 	.word	0x20000c0c
 8009cec:	20000d58 	.word	0x20000d58
 8009cf0:	08010cf0 	.word	0x08010cf0
 8009cf4:	20000006 	.word	0x20000006
 8009cf8:	20000230 	.word	0x20000230
 8009cfc:	20000232 	.word	0x20000232
 8009d00:	20000234 	.word	0x20000234
 8009d04:	20000235 	.word	0x20000235
 8009d08:	20000236 	.word	0x20000236
 8009d0c:	08010d08 	.word	0x08010d08
 8009d10:	20000008 	.word	0x20000008
 8009d14:	08010d24 	.word	0x08010d24
 8009d18:	2000001c 	.word	0x2000001c
 8009d1c:	08010d30 	.word	0x08010d30
 8009d20:	20000010 	.word	0x20000010
 8009d24:	08010d3c 	.word	0x08010d3c
 8009d28:	20000f94 	.word	0x20000f94
 8009d2c:	08010d48 	.word	0x08010d48
 8009d30:	08010d54 	.word	0x08010d54
 8009d34:	20000e68 	.word	0x20000e68
 8009d38:	08010d5c 	.word	0x08010d5c
 8009d3c:	20000240 	.word	0x20000240
 8009d40:	08010d64 	.word	0x08010d64
 8009d44:	20000250 	.word	0x20000250
 8009d48:	08010d6c 	.word	0x08010d6c
 8009d4c:	20000238 	.word	0x20000238
 8009d50:	08010d78 	.word	0x08010d78
 8009d54:	20000018 	.word	0x20000018
 8009d58:	08010d84 	.word	0x08010d84
 8009d5c:	20000237 	.word	0x20000237
							float SO0 = ((float)val_I - 2040.0) * 0.134; // 3.3[V]/4095[ticks] /20[gain]/0.0003[ohm] = 0.134
 8009d60:	f8d7 32d4 	ldr.w	r3, [r7, #724]	; 0x2d4
 8009d64:	ee07 3a90 	vmov	s15, r3
 8009d68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d6c:	ee17 0a90 	vmov	r0, s15
 8009d70:	f7f6 fbea 	bl	8000548 <__aeabi_f2d>
 8009d74:	f04f 0200 	mov.w	r2, #0
 8009d78:	4baf      	ldr	r3, [pc, #700]	; (800a038 <main+0x11b0>)
 8009d7a:	f7f6 fa85 	bl	8000288 <__aeabi_dsub>
 8009d7e:	4603      	mov	r3, r0
 8009d80:	460c      	mov	r4, r1
 8009d82:	4618      	mov	r0, r3
 8009d84:	4621      	mov	r1, r4
 8009d86:	a3a2      	add	r3, pc, #648	; (adr r3, 800a010 <main+0x1188>)
 8009d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d8c:	f7f6 fc34 	bl	80005f8 <__aeabi_dmul>
 8009d90:	4603      	mov	r3, r0
 8009d92:	460c      	mov	r4, r1
 8009d94:	4618      	mov	r0, r3
 8009d96:	4621      	mov	r1, r4
 8009d98:	f7f6 ff26 	bl	8000be8 <__aeabi_d2f>
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
							float SO1 = ((float)val_SO1 - 2002.0) * 0.189; // 3.3[V]/4095[ticks] /20[gain]/0.0003[ohm] = 0.134 //TODO verify SPI setting in DRV8301 the factor sqrt(2) comes out of thin air
 8009da2:	f8d7 32c4 	ldr.w	r3, [r7, #708]	; 0x2c4
 8009da6:	ee07 3a90 	vmov	s15, r3
 8009daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009dae:	ee17 0a90 	vmov	r0, s15
 8009db2:	f7f6 fbc9 	bl	8000548 <__aeabi_f2d>
 8009db6:	a398      	add	r3, pc, #608	; (adr r3, 800a018 <main+0x1190>)
 8009db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dbc:	f7f6 fa64 	bl	8000288 <__aeabi_dsub>
 8009dc0:	4603      	mov	r3, r0
 8009dc2:	460c      	mov	r4, r1
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	4621      	mov	r1, r4
 8009dc8:	a395      	add	r3, pc, #596	; (adr r3, 800a020 <main+0x1198>)
 8009dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dce:	f7f6 fc13 	bl	80005f8 <__aeabi_dmul>
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	460c      	mov	r4, r1
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	4621      	mov	r1, r4
 8009dda:	f7f6 ff05 	bl	8000be8 <__aeabi_d2f>
 8009dde:	4603      	mov	r3, r0
 8009de0:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
							float SO2 = ((float)val_SO2 - 2002.0) * 0.189; // 3.3[V]/4095[ticks] /20[gain]/0.0003[ohm] = 0.134
 8009de4:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8009de8:	ee07 3a90 	vmov	s15, r3
 8009dec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009df0:	ee17 0a90 	vmov	r0, s15
 8009df4:	f7f6 fba8 	bl	8000548 <__aeabi_f2d>
 8009df8:	a387      	add	r3, pc, #540	; (adr r3, 800a018 <main+0x1190>)
 8009dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dfe:	f7f6 fa43 	bl	8000288 <__aeabi_dsub>
 8009e02:	4603      	mov	r3, r0
 8009e04:	460c      	mov	r4, r1
 8009e06:	4618      	mov	r0, r3
 8009e08:	4621      	mov	r1, r4
 8009e0a:	a385      	add	r3, pc, #532	; (adr r3, 800a020 <main+0x1198>)
 8009e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e10:	f7f6 fbf2 	bl	80005f8 <__aeabi_dmul>
 8009e14:	4603      	mov	r3, r0
 8009e16:	460c      	mov	r4, r1
 8009e18:	4618      	mov	r0, r3
 8009e1a:	4621      	mov	r1, r4
 8009e1c:	f7f6 fee4 	bl	8000be8 <__aeabi_d2f>
 8009e20:	4603      	mov	r3, r0
 8009e22:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
							sprintf((char*)buf_add, " I:%5.2fA SO1:%5.2fA SO2:%5.2fA", SO0, SO1, SO2); strcat(buf, buf_add);
 8009e26:	f8d7 02a4 	ldr.w	r0, [r7, #676]	; 0x2a4
 8009e2a:	f7f6 fb8d 	bl	8000548 <__aeabi_f2d>
 8009e2e:	4680      	mov	r8, r0
 8009e30:	4689      	mov	r9, r1
 8009e32:	f8d7 02a0 	ldr.w	r0, [r7, #672]	; 0x2a0
 8009e36:	f7f6 fb87 	bl	8000548 <__aeabi_f2d>
 8009e3a:	4604      	mov	r4, r0
 8009e3c:	460d      	mov	r5, r1
 8009e3e:	f8d7 029c 	ldr.w	r0, [r7, #668]	; 0x29c
 8009e42:	f7f6 fb81 	bl	8000548 <__aeabi_f2d>
 8009e46:	4602      	mov	r2, r0
 8009e48:	460b      	mov	r3, r1
 8009e4a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8009e4e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009e52:	e9cd 4500 	strd	r4, r5, [sp]
 8009e56:	4642      	mov	r2, r8
 8009e58:	464b      	mov	r3, r9
 8009e5a:	4978      	ldr	r1, [pc, #480]	; (800a03c <main+0x11b4>)
 8009e5c:	f004 f9a8 	bl	800e1b0 <siprintf>
 8009e60:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009e64:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009e68:	4611      	mov	r1, r2
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	f004 f9c0 	bl	800e1f0 <strcat>

							float I_tot = sqrt((SO0*SO0 + SO1*SO1 + SO2*SO2)/1.5); //see colab - the factor 1.5 allows to extract the distance from center of triangle to tip
 8009e70:	ed97 7aa9 	vldr	s14, [r7, #676]	; 0x2a4
 8009e74:	edd7 7aa9 	vldr	s15, [r7, #676]	; 0x2a4
 8009e78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009e7c:	edd7 6aa8 	vldr	s13, [r7, #672]	; 0x2a0
 8009e80:	edd7 7aa8 	vldr	s15, [r7, #672]	; 0x2a0
 8009e84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009e88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009e8c:	edd7 6aa7 	vldr	s13, [r7, #668]	; 0x29c
 8009e90:	edd7 7aa7 	vldr	s15, [r7, #668]	; 0x29c
 8009e94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009e98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009e9c:	ee17 0a90 	vmov	r0, s15
 8009ea0:	f7f6 fb52 	bl	8000548 <__aeabi_f2d>
 8009ea4:	f04f 0200 	mov.w	r2, #0
 8009ea8:	4b65      	ldr	r3, [pc, #404]	; (800a040 <main+0x11b8>)
 8009eaa:	f7f6 fccf 	bl	800084c <__aeabi_ddiv>
 8009eae:	4603      	mov	r3, r0
 8009eb0:	460c      	mov	r4, r1
 8009eb2:	ec44 3b17 	vmov	d7, r3, r4
 8009eb6:	eeb0 0a47 	vmov.f32	s0, s14
 8009eba:	eef0 0a67 	vmov.f32	s1, s15
 8009ebe:	f005 fdf3 	bl	800faa8 <sqrt>
 8009ec2:	ec54 3b10 	vmov	r3, r4, d0
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	4621      	mov	r1, r4
 8009eca:	f7f6 fe8d 	bl	8000be8 <__aeabi_d2f>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
							sprintf((char*)buf_add, " It:%5.2fA", I_tot); strcat(buf, buf_add);
 8009ed4:	f8d7 0298 	ldr.w	r0, [r7, #664]	; 0x298
 8009ed8:	f7f6 fb36 	bl	8000548 <__aeabi_f2d>
 8009edc:	4603      	mov	r3, r0
 8009ede:	460c      	mov	r4, r1
 8009ee0:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8009ee4:	461a      	mov	r2, r3
 8009ee6:	4623      	mov	r3, r4
 8009ee8:	4956      	ldr	r1, [pc, #344]	; (800a044 <main+0x11bc>)
 8009eea:	f004 f961 	bl	800e1b0 <siprintf>
 8009eee:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009ef2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009ef6:	4611      	mov	r1, r2
 8009ef8:	4618      	mov	r0, r3
 8009efa:	f004 f979 	bl	800e1f0 <strcat>
 8009efe:	e013      	b.n	8009f28 <main+0x10a0>
						}
						else{
							sprintf((char*)buf_add, " I:%4d SO1:%4d SO2:%4d", val_I, val_SO1, val_SO2); strcat(buf, buf_add);
 8009f00:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8009f04:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8009f08:	9300      	str	r3, [sp, #0]
 8009f0a:	f8d7 32c4 	ldr.w	r3, [r7, #708]	; 0x2c4
 8009f0e:	f8d7 22d4 	ldr.w	r2, [r7, #724]	; 0x2d4
 8009f12:	494d      	ldr	r1, [pc, #308]	; (800a048 <main+0x11c0>)
 8009f14:	f004 f94c 	bl	800e1b0 <siprintf>
 8009f18:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009f1c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009f20:	4611      	mov	r1, r2
 8009f22:	4618      	mov	r0, r3
 8009f24:	f004 f964 	bl	800e1f0 <strcat>
						}

						sprintf((char*)buf_add, " A:%4d B:%4d C:%4d", val_ASENSE, val_BSENSE, val_CSENSE); strcat(buf, buf_add);
 8009f28:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8009f2c:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 8009f30:	9300      	str	r3, [sp, #0]
 8009f32:	f8d7 32c0 	ldr.w	r3, [r7, #704]	; 0x2c0
 8009f36:	f8d7 22d0 	ldr.w	r2, [r7, #720]	; 0x2d0
 8009f3a:	4944      	ldr	r1, [pc, #272]	; (800a04c <main+0x11c4>)
 8009f3c:	f004 f938 	bl	800e1b0 <siprintf>
 8009f40:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009f44:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009f48:	4611      	mov	r1, r2
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f004 f950 	bl	800e1f0 <strcat>

						if (CONVERT){
 8009f50:	4b3f      	ldr	r3, [pc, #252]	; (800a050 <main+0x11c8>)
 8009f52:	781b      	ldrb	r3, [r3, #0]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d07f      	beq.n	800a058 <main+0x11d0>
							float STRAIN0 = ((float)val_STRAIN0 - 2235.0) * 1.678; // 3.3/4095/0.00048[gain see page 114] = 1.678
 8009f58:	f8d7 32cc 	ldr.w	r3, [r7, #716]	; 0x2cc
 8009f5c:	ee07 3a90 	vmov	s15, r3
 8009f60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f64:	ee17 0a90 	vmov	r0, s15
 8009f68:	f7f6 faee 	bl	8000548 <__aeabi_f2d>
 8009f6c:	a32e      	add	r3, pc, #184	; (adr r3, 800a028 <main+0x11a0>)
 8009f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f72:	f7f6 f989 	bl	8000288 <__aeabi_dsub>
 8009f76:	4603      	mov	r3, r0
 8009f78:	460c      	mov	r4, r1
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	4621      	mov	r1, r4
 8009f7e:	a32c      	add	r3, pc, #176	; (adr r3, 800a030 <main+0x11a8>)
 8009f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f84:	f7f6 fb38 	bl	80005f8 <__aeabi_dmul>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	460c      	mov	r4, r1
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	4621      	mov	r1, r4
 8009f90:	f7f6 fe2a 	bl	8000be8 <__aeabi_d2f>
 8009f94:	4603      	mov	r3, r0
 8009f96:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
							float STRAIN1 = ((float)val_STRAIN1 - 2235.0) * 1.678;
 8009f9a:	f8d7 32bc 	ldr.w	r3, [r7, #700]	; 0x2bc
 8009f9e:	ee07 3a90 	vmov	s15, r3
 8009fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fa6:	ee17 0a90 	vmov	r0, s15
 8009faa:	f7f6 facd 	bl	8000548 <__aeabi_f2d>
 8009fae:	a31e      	add	r3, pc, #120	; (adr r3, 800a028 <main+0x11a0>)
 8009fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb4:	f7f6 f968 	bl	8000288 <__aeabi_dsub>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	460c      	mov	r4, r1
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	4621      	mov	r1, r4
 8009fc0:	a31b      	add	r3, pc, #108	; (adr r3, 800a030 <main+0x11a8>)
 8009fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc6:	f7f6 fb17 	bl	80005f8 <__aeabi_dmul>
 8009fca:	4603      	mov	r3, r0
 8009fcc:	460c      	mov	r4, r1
 8009fce:	4618      	mov	r0, r3
 8009fd0:	4621      	mov	r1, r4
 8009fd2:	f7f6 fe09 	bl	8000be8 <__aeabi_d2f>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
							sprintf((char*)buf_add, " S0:%5.1fN S1:%4dN", STRAIN0, val_STRAIN1); strcat(buf, buf_add);
 8009fdc:	f8d7 0294 	ldr.w	r0, [r7, #660]	; 0x294
 8009fe0:	f7f6 fab2 	bl	8000548 <__aeabi_f2d>
 8009fe4:	460a      	mov	r2, r1
 8009fe6:	4601      	mov	r1, r0
 8009fe8:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8009fec:	f8d7 32bc 	ldr.w	r3, [r7, #700]	; 0x2bc
 8009ff0:	9300      	str	r3, [sp, #0]
 8009ff2:	4613      	mov	r3, r2
 8009ff4:	460a      	mov	r2, r1
 8009ff6:	4917      	ldr	r1, [pc, #92]	; (800a054 <main+0x11cc>)
 8009ff8:	f004 f8da 	bl	800e1b0 <siprintf>
 8009ffc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800a000:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800a004:	4611      	mov	r1, r2
 800a006:	4618      	mov	r0, r3
 800a008:	f004 f8f2 	bl	800e1f0 <strcat>
 800a00c:	e035      	b.n	800a07a <main+0x11f2>
 800a00e:	bf00      	nop
 800a010:	78d4fdf4 	.word	0x78d4fdf4
 800a014:	3fc126e9 	.word	0x3fc126e9
 800a018:	00000000 	.word	0x00000000
 800a01c:	409f4800 	.word	0x409f4800
 800a020:	e978d4fe 	.word	0xe978d4fe
 800a024:	3fc83126 	.word	0x3fc83126
 800a028:	00000000 	.word	0x00000000
 800a02c:	40a17600 	.word	0x40a17600
 800a030:	872b020c 	.word	0x872b020c
 800a034:	3ffad916 	.word	0x3ffad916
 800a038:	409fe000 	.word	0x409fe000
 800a03c:	08010d8c 	.word	0x08010d8c
 800a040:	3ff80000 	.word	0x3ff80000
 800a044:	08010dac 	.word	0x08010dac
 800a048:	08010db8 	.word	0x08010db8
 800a04c:	08010dd0 	.word	0x08010dd0
 800a050:	20000237 	.word	0x20000237
 800a054:	08010de4 	.word	0x08010de4
						}
						else{
							sprintf((char*)buf_add, " S0:%4d S1:%4d", val_STRAIN0, val_STRAIN1); strcat(buf, buf_add);
 800a058:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800a05c:	f8d7 32bc 	ldr.w	r3, [r7, #700]	; 0x2bc
 800a060:	f8d7 22cc 	ldr.w	r2, [r7, #716]	; 0x2cc
 800a064:	495b      	ldr	r1, [pc, #364]	; (800a1d4 <main+0x134c>)
 800a066:	f004 f8a3 	bl	800e1b0 <siprintf>
 800a06a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800a06e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800a072:	4611      	mov	r1, r2
 800a074:	4618      	mov	r0, r3
 800a076:	f004 f8bb 	bl	800e1f0 <strcat>
						}

						sprintf((char*)buf_add, " TM:%4d TC:%4d V:%4d", val_TEMP, val_M0_TEMP, val_VBUS); strcat(buf, buf_add);
 800a07a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800a07e:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 800a082:	9300      	str	r3, [sp, #0]
 800a084:	f8d7 32c8 	ldr.w	r3, [r7, #712]	; 0x2c8
 800a088:	f8d7 22b8 	ldr.w	r2, [r7, #696]	; 0x2b8
 800a08c:	4952      	ldr	r1, [pc, #328]	; (800a1d8 <main+0x1350>)
 800a08e:	f004 f88f 	bl	800e1b0 <siprintf>
 800a092:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800a096:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800a09a:	4611      	mov	r1, r2
 800a09c:	4618      	mov	r0, r3
 800a09e:	f004 f8a7 	bl	800e1f0 <strcat>

						//sprintf((char*)buf_add, " ADC: %4d %4d %4d %4d %4d", adc1_buf[0], adc1_buf[1], adc1_buf[2], adc1_buf[3], adc1_buf[4]); strcat(buf, buf_add);

						if (val_TEMP > 1900){
 800a0a2:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 800a0a6:	f240 726c 	movw	r2, #1900	; 0x76c
 800a0aa:	4293      	cmp	r3, r2
 800a0ac:	d90f      	bls.n	800a0ce <main+0x1246>
							sprintf((char*)buf_add, "* >50C on ESC"); strcat(buf, buf_add);
 800a0ae:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a0b2:	4a4a      	ldr	r2, [pc, #296]	; (800a1dc <main+0x1354>)
 800a0b4:	461c      	mov	r4, r3
 800a0b6:	4613      	mov	r3, r2
 800a0b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a0ba:	c407      	stmia	r4!, {r0, r1, r2}
 800a0bc:	8023      	strh	r3, [r4, #0]
 800a0be:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800a0c2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800a0c6:	4611      	mov	r1, r2
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	f004 f891 	bl	800e1f0 <strcat>
						}

						if (val_M0_TEMP > 1900){
 800a0ce:	f8d7 32c8 	ldr.w	r3, [r7, #712]	; 0x2c8
 800a0d2:	f240 726c 	movw	r2, #1900	; 0x76c
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d90f      	bls.n	800a0fa <main+0x1272>
							sprintf((char*)buf_add, "* >50C on MOTOR"); strcat(buf, buf_add);
 800a0da:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a0de:	4a40      	ldr	r2, [pc, #256]	; (800a1e0 <main+0x1358>)
 800a0e0:	461c      	mov	r4, r3
 800a0e2:	4613      	mov	r3, r2
 800a0e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a0e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800a0ea:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800a0ee:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800a0f2:	4611      	mov	r1, r2
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	f004 f87b 	bl	800e1f0 <strcat>
						}

						if (val_STRAIN0 < 2170){
 800a0fa:	f8d7 32cc 	ldr.w	r3, [r7, #716]	; 0x2cc
 800a0fe:	f640 0279 	movw	r2, #2169	; 0x879
 800a102:	4293      	cmp	r3, r2
 800a104:	d80f      	bhi.n	800a126 <main+0x129e>
							sprintf((char*)buf_add, "* -100N force"); strcat(buf, buf_add);
 800a106:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a10a:	4a36      	ldr	r2, [pc, #216]	; (800a1e4 <main+0x135c>)
 800a10c:	461c      	mov	r4, r3
 800a10e:	4613      	mov	r3, r2
 800a110:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a112:	c407      	stmia	r4!, {r0, r1, r2}
 800a114:	8023      	strh	r3, [r4, #0]
 800a116:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800a11a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800a11e:	4611      	mov	r1, r2
 800a120:	4618      	mov	r0, r3
 800a122:	f004 f865 	bl	800e1f0 <strcat>
						}

						sprintf((char*)buf_add, " p:%5d m:%5d", Enc_Val_total_lim_p, Enc_Val_total_lim_m); strcat(buf, buf_add);
 800a126:	4b30      	ldr	r3, [pc, #192]	; (800a1e8 <main+0x1360>)
 800a128:	681a      	ldr	r2, [r3, #0]
 800a12a:	4b30      	ldr	r3, [pc, #192]	; (800a1ec <main+0x1364>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800a132:	492f      	ldr	r1, [pc, #188]	; (800a1f0 <main+0x1368>)
 800a134:	f004 f83c 	bl	800e1b0 <siprintf>
 800a138:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800a13c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800a140:	4611      	mov	r1, r2
 800a142:	4618      	mov	r0, r3
 800a144:	f004 f854 	bl	800e1f0 <strcat>

						sprintf((char*)buf_add, " \r\n"); strcat(buf, buf_add);
 800a148:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a14c:	4a29      	ldr	r2, [pc, #164]	; (800a1f4 <main+0x136c>)
 800a14e:	601a      	str	r2, [r3, #0]
 800a150:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800a154:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800a158:	4611      	mov	r1, r2
 800a15a:	4618      	mov	r0, r3
 800a15c:	f004 f848 	bl	800e1f0 <strcat>
			//			buf[50] = '|';
			//			buf[100 + max(-50, min(50, (int)av_velocity))] = 'v';



						if (buf_msgs[0] != '\0'){
 800a160:	4b25      	ldr	r3, [pc, #148]	; (800a1f8 <main+0x1370>)
 800a162:	781b      	ldrb	r3, [r3, #0]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d008      	beq.n	800a17a <main+0x12f2>
							strcat(buf, buf_msgs);
 800a168:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800a16c:	4922      	ldr	r1, [pc, #136]	; (800a1f8 <main+0x1370>)
 800a16e:	4618      	mov	r0, r3
 800a170:	f004 f83e 	bl	800e1f0 <strcat>
							buf_msgs[0] = '\0';
 800a174:	4b20      	ldr	r3, [pc, #128]	; (800a1f8 <main+0x1370>)
 800a176:	2200      	movs	r2, #0
 800a178:	701a      	strb	r2, [r3, #0]
						}



						//HAL_UART_Transmit_IT(&huart3, buf, strlen((char*)buf)); //WORKS but replaced by DMA below
						huart3.Instance->CR3 |= USART_CR3_DMAT; //enabel dma as we disable in callback so uart can be used for something else
 800a17a:	4b20      	ldr	r3, [pc, #128]	; (800a1fc <main+0x1374>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	695a      	ldr	r2, [r3, #20]
 800a180:	4b1e      	ldr	r3, [pc, #120]	; (800a1fc <main+0x1374>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a188:	615a      	str	r2, [r3, #20]
						HAL_DMA_Start_IT(&hdma_usart3_tx, (uint32_t)buf, (uint32_t)&huart3.Instance->DR, strlen(buf));
 800a18a:	f507 7480 	add.w	r4, r7, #256	; 0x100
 800a18e:	4b1b      	ldr	r3, [pc, #108]	; (800a1fc <main+0x1374>)
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	3304      	adds	r3, #4
 800a194:	461d      	mov	r5, r3
 800a196:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800a19a:	4618      	mov	r0, r3
 800a19c:	f7f6 f818 	bl	80001d0 <strlen>
 800a1a0:	4603      	mov	r3, r0
 800a1a2:	462a      	mov	r2, r5
 800a1a4:	4621      	mov	r1, r4
 800a1a6:	4816      	ldr	r0, [pc, #88]	; (800a200 <main+0x1378>)
 800a1a8:	f7f8 ff66 	bl	8003078 <HAL_DMA_Start_IT>
				}
			ch='.';
 800a1ac:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800a1b0:	222e      	movs	r2, #46	; 0x2e
 800a1b2:	701a      	strb	r2, [r3, #0]

			i_slow++;
 800a1b4:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 800a1b8:	3301      	adds	r3, #1
 800a1ba:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
	  }

	  i_fast++;
 800a1be:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 800a1c2:	3301      	adds	r3, #1
 800a1c4:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
	  HAL_Delay(1);
 800a1c8:	2001      	movs	r0, #1
 800a1ca:	f7f6 ff4f 	bl	800106c <HAL_Delay>
  	debug1_out_GPIO_Port->BSRR = debug1_out_Pin; //takes 60ns == 5 clock cycles
 800a1ce:	f7ff b99b 	b.w	8009508 <main+0x680>
 800a1d2:	bf00      	nop
 800a1d4:	08010df8 	.word	0x08010df8
 800a1d8:	08010e08 	.word	0x08010e08
 800a1dc:	08010e20 	.word	0x08010e20
 800a1e0:	08010e30 	.word	0x08010e30
 800a1e4:	08010e40 	.word	0x08010e40
 800a1e8:	20000280 	.word	0x20000280
 800a1ec:	2000027c 	.word	0x2000027c
 800a1f0:	08010e50 	.word	0x08010e50
 800a1f4:	000a0d20 	.word	0x000a0d20
 800a1f8:	20001018 	.word	0x20001018
 800a1fc:	200006d0 	.word	0x200006d0
 800a200:	20000c74 	.word	0x20000c74

0800a204 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800a204:	b590      	push	{r4, r7, lr}
 800a206:	b083      	sub	sp, #12
 800a208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800a20a:	4877      	ldr	r0, [pc, #476]	; (800a3e8 <CAN1_RX0_IRQHandler+0x1e4>)
 800a20c:	f7f8 fb41 	bl	8002892 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */
  HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &pRxHeader, &rx_msg);
 800a210:	4b76      	ldr	r3, [pc, #472]	; (800a3ec <CAN1_RX0_IRQHandler+0x1e8>)
 800a212:	4a77      	ldr	r2, [pc, #476]	; (800a3f0 <CAN1_RX0_IRQHandler+0x1ec>)
 800a214:	2100      	movs	r1, #0
 800a216:	4874      	ldr	r0, [pc, #464]	; (800a3e8 <CAN1_RX0_IRQHandler+0x1e4>)
 800a218:	f7f8 fa03 	bl	8002622 <HAL_CAN_GetRxMessage>


  //decode RX can message
  rx_character = (rx_msg[0]) ;
 800a21c:	4b73      	ldr	r3, [pc, #460]	; (800a3ec <CAN1_RX0_IRQHandler+0x1e8>)
 800a21e:	781a      	ldrb	r2, [r3, #0]
 800a220:	4b74      	ldr	r3, [pc, #464]	; (800a3f4 <CAN1_RX0_IRQHandler+0x1f0>)
 800a222:	701a      	strb	r2, [r3, #0]
  rx_control_0 = (rx_msg[1]) ;
 800a224:	4b71      	ldr	r3, [pc, #452]	; (800a3ec <CAN1_RX0_IRQHandler+0x1e8>)
 800a226:	785a      	ldrb	r2, [r3, #1]
 800a228:	4b73      	ldr	r3, [pc, #460]	; (800a3f8 <CAN1_RX0_IRQHandler+0x1f4>)
 800a22a:	701a      	strb	r2, [r3, #0]
	rx_control_1 = (uint16_t)rx_msg[2] << 4 | rx_msg[3] >> 4;
 800a22c:	4b6f      	ldr	r3, [pc, #444]	; (800a3ec <CAN1_RX0_IRQHandler+0x1e8>)
 800a22e:	789b      	ldrb	r3, [r3, #2]
 800a230:	011b      	lsls	r3, r3, #4
 800a232:	b21a      	sxth	r2, r3
 800a234:	4b6d      	ldr	r3, [pc, #436]	; (800a3ec <CAN1_RX0_IRQHandler+0x1e8>)
 800a236:	78db      	ldrb	r3, [r3, #3]
 800a238:	091b      	lsrs	r3, r3, #4
 800a23a:	b2db      	uxtb	r3, r3
 800a23c:	b21b      	sxth	r3, r3
 800a23e:	4313      	orrs	r3, r2
 800a240:	b21b      	sxth	r3, r3
 800a242:	b29a      	uxth	r2, r3
 800a244:	4b6d      	ldr	r3, [pc, #436]	; (800a3fc <CAN1_RX0_IRQHandler+0x1f8>)
 800a246:	801a      	strh	r2, [r3, #0]
	rx_mode_0 = (rx_msg[3] >> 3) & 1;
 800a248:	4b68      	ldr	r3, [pc, #416]	; (800a3ec <CAN1_RX0_IRQHandler+0x1e8>)
 800a24a:	78db      	ldrb	r3, [r3, #3]
 800a24c:	08db      	lsrs	r3, r3, #3
 800a24e:	b2db      	uxtb	r3, r3
 800a250:	f003 0301 	and.w	r3, r3, #1
 800a254:	b2da      	uxtb	r2, r3
 800a256:	4b6a      	ldr	r3, [pc, #424]	; (800a400 <CAN1_RX0_IRQHandler+0x1fc>)
 800a258:	701a      	strb	r2, [r3, #0]
	rx_mode_1 = (rx_msg[3] >> 2) & 1;
 800a25a:	4b64      	ldr	r3, [pc, #400]	; (800a3ec <CAN1_RX0_IRQHandler+0x1e8>)
 800a25c:	78db      	ldrb	r3, [r3, #3]
 800a25e:	089b      	lsrs	r3, r3, #2
 800a260:	b2db      	uxtb	r3, r3
 800a262:	f003 0301 	and.w	r3, r3, #1
 800a266:	b2da      	uxtb	r2, r3
 800a268:	4b66      	ldr	r3, [pc, #408]	; (800a404 <CAN1_RX0_IRQHandler+0x200>)
 800a26a:	701a      	strb	r2, [r3, #0]
	rx_intent = (rx_msg[3]) & 3;
 800a26c:	4b5f      	ldr	r3, [pc, #380]	; (800a3ec <CAN1_RX0_IRQHandler+0x1e8>)
 800a26e:	78db      	ldrb	r3, [r3, #3]
 800a270:	f003 0303 	and.w	r3, r3, #3
 800a274:	b2da      	uxtb	r2, r3
 800a276:	4b64      	ldr	r3, [pc, #400]	; (800a408 <CAN1_RX0_IRQHandler+0x204>)
 800a278:	701a      	strb	r2, [r3, #0]
	//uint16_t rc2 = (uint16_t)(rx_msg[2] & ((1<<5)-1)) << 6 | rx_msg[3] >> 2;
	if (rx_character != '.'){
 800a27a:	4b5e      	ldr	r3, [pc, #376]	; (800a3f4 <CAN1_RX0_IRQHandler+0x1f0>)
 800a27c:	781b      	ldrb	r3, [r3, #0]
 800a27e:	2b2e      	cmp	r3, #46	; 0x2e
 800a280:	d003      	beq.n	800a28a <CAN1_RX0_IRQHandler+0x86>
		rx_character_buffered = rx_character;
 800a282:	4b5c      	ldr	r3, [pc, #368]	; (800a3f4 <CAN1_RX0_IRQHandler+0x1f0>)
 800a284:	781a      	ldrb	r2, [r3, #0]
 800a286:	4b61      	ldr	r3, [pc, #388]	; (800a40c <CAN1_RX0_IRQHandler+0x208>)
 800a288:	701a      	strb	r2, [r3, #0]
		//rx_character_armed = 1;
	}
	if (rx_mode_0 == 0){
 800a28a:	4b5d      	ldr	r3, [pc, #372]	; (800a400 <CAN1_RX0_IRQHandler+0x1fc>)
 800a28c:	781b      	ldrb	r3, [r3, #0]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d156      	bne.n	800a340 <CAN1_RX0_IRQHandler+0x13c>
		if (rx_control_1 > 2048){
 800a292:	4b5a      	ldr	r3, [pc, #360]	; (800a3fc <CAN1_RX0_IRQHandler+0x1f8>)
 800a294:	881b      	ldrh	r3, [r3, #0]
 800a296:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a29a:	d928      	bls.n	800a2ee <CAN1_RX0_IRQHandler+0xea>
			amp = (((float)rx_control_1)-2048) / 2048.0 / 2.5;
 800a29c:	4b57      	ldr	r3, [pc, #348]	; (800a3fc <CAN1_RX0_IRQHandler+0x1f8>)
 800a29e:	881b      	ldrh	r3, [r3, #0]
 800a2a0:	ee07 3a90 	vmov	s15, r3
 800a2a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a2a8:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800a410 <CAN1_RX0_IRQHandler+0x20c>
 800a2ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a2b0:	ee17 0a90 	vmov	r0, s15
 800a2b4:	f7f6 f948 	bl	8000548 <__aeabi_f2d>
 800a2b8:	f04f 0200 	mov.w	r2, #0
 800a2bc:	4b55      	ldr	r3, [pc, #340]	; (800a414 <CAN1_RX0_IRQHandler+0x210>)
 800a2be:	f7f6 fac5 	bl	800084c <__aeabi_ddiv>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	460c      	mov	r4, r1
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	4621      	mov	r1, r4
 800a2ca:	f04f 0200 	mov.w	r2, #0
 800a2ce:	4b52      	ldr	r3, [pc, #328]	; (800a418 <CAN1_RX0_IRQHandler+0x214>)
 800a2d0:	f7f6 fabc 	bl	800084c <__aeabi_ddiv>
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	460c      	mov	r4, r1
 800a2d8:	4618      	mov	r0, r3
 800a2da:	4621      	mov	r1, r4
 800a2dc:	f7f6 fc84 	bl	8000be8 <__aeabi_d2f>
 800a2e0:	4602      	mov	r2, r0
 800a2e2:	4b4e      	ldr	r3, [pc, #312]	; (800a41c <CAN1_RX0_IRQHandler+0x218>)
 800a2e4:	601a      	str	r2, [r3, #0]
			direction = 1;
 800a2e6:	4b4e      	ldr	r3, [pc, #312]	; (800a420 <CAN1_RX0_IRQHandler+0x21c>)
 800a2e8:	2201      	movs	r2, #1
 800a2ea:	601a      	str	r2, [r3, #0]
 800a2ec:	e028      	b.n	800a340 <CAN1_RX0_IRQHandler+0x13c>
		}
		else {
			amp = (-((float)rx_control_1)+2048) / 2048.0 / 2.5;
 800a2ee:	4b43      	ldr	r3, [pc, #268]	; (800a3fc <CAN1_RX0_IRQHandler+0x1f8>)
 800a2f0:	881b      	ldrh	r3, [r3, #0]
 800a2f2:	ee07 3a90 	vmov	s15, r3
 800a2f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a2fa:	ed9f 7a45 	vldr	s14, [pc, #276]	; 800a410 <CAN1_RX0_IRQHandler+0x20c>
 800a2fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a302:	ee17 0a90 	vmov	r0, s15
 800a306:	f7f6 f91f 	bl	8000548 <__aeabi_f2d>
 800a30a:	f04f 0200 	mov.w	r2, #0
 800a30e:	4b41      	ldr	r3, [pc, #260]	; (800a414 <CAN1_RX0_IRQHandler+0x210>)
 800a310:	f7f6 fa9c 	bl	800084c <__aeabi_ddiv>
 800a314:	4603      	mov	r3, r0
 800a316:	460c      	mov	r4, r1
 800a318:	4618      	mov	r0, r3
 800a31a:	4621      	mov	r1, r4
 800a31c:	f04f 0200 	mov.w	r2, #0
 800a320:	4b3d      	ldr	r3, [pc, #244]	; (800a418 <CAN1_RX0_IRQHandler+0x214>)
 800a322:	f7f6 fa93 	bl	800084c <__aeabi_ddiv>
 800a326:	4603      	mov	r3, r0
 800a328:	460c      	mov	r4, r1
 800a32a:	4618      	mov	r0, r3
 800a32c:	4621      	mov	r1, r4
 800a32e:	f7f6 fc5b 	bl	8000be8 <__aeabi_d2f>
 800a332:	4602      	mov	r2, r0
 800a334:	4b39      	ldr	r3, [pc, #228]	; (800a41c <CAN1_RX0_IRQHandler+0x218>)
 800a336:	601a      	str	r2, [r3, #0]
			direction = -1;
 800a338:	4b39      	ldr	r3, [pc, #228]	; (800a420 <CAN1_RX0_IRQHandler+0x21c>)
 800a33a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a33e:	601a      	str	r2, [r3, #0]
		}
	}

	//encode TX can message
		uint8_t v8= 100;
 800a340:	2364      	movs	r3, #100	; 0x64
 800a342:	71fb      	strb	r3, [r7, #7]
		uint16_t tx_pos = (uint16_t)((rotation_counter * ENC_STEPS + EncVal) / 16 + 2048);
 800a344:	4b37      	ldr	r3, [pc, #220]	; (800a424 <CAN1_RX0_IRQHandler+0x220>)
 800a346:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a34a:	461a      	mov	r2, r3
 800a34c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800a350:	fb03 f302 	mul.w	r3, r3, r2
 800a354:	4a34      	ldr	r2, [pc, #208]	; (800a428 <CAN1_RX0_IRQHandler+0x224>)
 800a356:	f9b2 2000 	ldrsh.w	r2, [r2]
 800a35a:	4413      	add	r3, r2
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	da00      	bge.n	800a362 <CAN1_RX0_IRQHandler+0x15e>
 800a360:	330f      	adds	r3, #15
 800a362:	111b      	asrs	r3, r3, #4
 800a364:	b29b      	uxth	r3, r3
 800a366:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a36a:	80bb      	strh	r3, [r7, #4]
		uint16_t tx_av_velocity = (uint16_t) (av_velocity*10 + 2048);
 800a36c:	4b2f      	ldr	r3, [pc, #188]	; (800a42c <CAN1_RX0_IRQHandler+0x228>)
 800a36e:	edd3 7a00 	vldr	s15, [r3]
 800a372:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800a376:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a37a:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800a410 <CAN1_RX0_IRQHandler+0x20c>
 800a37e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a382:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a386:	ee17 3a90 	vmov	r3, s15
 800a38a:	807b      	strh	r3, [r7, #2]

		tx_msg[0] = v8; //current
 800a38c:	4a28      	ldr	r2, [pc, #160]	; (800a430 <CAN1_RX0_IRQHandler+0x22c>)
 800a38e:	79fb      	ldrb	r3, [r7, #7]
 800a390:	7013      	strb	r3, [r2, #0]
		tx_msg[1] = v8; //Tmotor
 800a392:	4a27      	ldr	r2, [pc, #156]	; (800a430 <CAN1_RX0_IRQHandler+0x22c>)
 800a394:	79fb      	ldrb	r3, [r7, #7]
 800a396:	7053      	strb	r3, [r2, #1]
		tx_msg[2] = v8; //Tboard
 800a398:	4a25      	ldr	r2, [pc, #148]	; (800a430 <CAN1_RX0_IRQHandler+0x22c>)
 800a39a:	79fb      	ldrb	r3, [r7, #7]
 800a39c:	7093      	strb	r3, [r2, #2]
		tx_msg[3] = (uint8_t)(tx_pos >> 4);
 800a39e:	88bb      	ldrh	r3, [r7, #4]
 800a3a0:	091b      	lsrs	r3, r3, #4
 800a3a2:	b29b      	uxth	r3, r3
 800a3a4:	b2da      	uxtb	r2, r3
 800a3a6:	4b22      	ldr	r3, [pc, #136]	; (800a430 <CAN1_RX0_IRQHandler+0x22c>)
 800a3a8:	70da      	strb	r2, [r3, #3]
		tx_msg[4] = (uint8_t)(tx_pos << 4);
 800a3aa:	88bb      	ldrh	r3, [r7, #4]
 800a3ac:	b2db      	uxtb	r3, r3
 800a3ae:	011b      	lsls	r3, r3, #4
 800a3b0:	b2da      	uxtb	r2, r3
 800a3b2:	4b1f      	ldr	r3, [pc, #124]	; (800a430 <CAN1_RX0_IRQHandler+0x22c>)
 800a3b4:	711a      	strb	r2, [r3, #4]
		tx_msg[4] = tx_msg[4] | (uint8_t)(tx_av_velocity >> 8);
 800a3b6:	4b1e      	ldr	r3, [pc, #120]	; (800a430 <CAN1_RX0_IRQHandler+0x22c>)
 800a3b8:	791a      	ldrb	r2, [r3, #4]
 800a3ba:	887b      	ldrh	r3, [r7, #2]
 800a3bc:	0a1b      	lsrs	r3, r3, #8
 800a3be:	b29b      	uxth	r3, r3
 800a3c0:	b2db      	uxtb	r3, r3
 800a3c2:	4313      	orrs	r3, r2
 800a3c4:	b2da      	uxtb	r2, r3
 800a3c6:	4b1a      	ldr	r3, [pc, #104]	; (800a430 <CAN1_RX0_IRQHandler+0x22c>)
 800a3c8:	711a      	strb	r2, [r3, #4]
		tx_msg[5] = (uint8_t)(tx_av_velocity);
 800a3ca:	887b      	ldrh	r3, [r7, #2]
 800a3cc:	b2da      	uxtb	r2, r3
 800a3ce:	4b18      	ldr	r3, [pc, #96]	; (800a430 <CAN1_RX0_IRQHandler+0x22c>)
 800a3d0:	715a      	strb	r2, [r3, #5]
		//HAL_CAN_AbortTxRequest(&hcan1, &TxMailbox);



		//if (can_pending_before == 0){
		HAL_CAN_AddTxMessage(&hcan1, &pHeader, &tx_msg, &TxMailbox);//somehow there is  a 4 second delay todo
 800a3d2:	4b18      	ldr	r3, [pc, #96]	; (800a434 <CAN1_RX0_IRQHandler+0x230>)
 800a3d4:	4a16      	ldr	r2, [pc, #88]	; (800a430 <CAN1_RX0_IRQHandler+0x22c>)
 800a3d6:	4918      	ldr	r1, [pc, #96]	; (800a438 <CAN1_RX0_IRQHandler+0x234>)
 800a3d8:	4803      	ldr	r0, [pc, #12]	; (800a3e8 <CAN1_RX0_IRQHandler+0x1e4>)
 800a3da:	f7f8 f847 	bl	800246c <HAL_CAN_AddTxMessage>




  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800a3de:	bf00      	nop
 800a3e0:	370c      	adds	r7, #12
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	bd90      	pop	{r4, r7, pc}
 800a3e6:	bf00      	nop
 800a3e8:	20001174 	.word	0x20001174
 800a3ec:	20000d58 	.word	0x20000d58
 800a3f0:	200010f8 	.word	0x200010f8
 800a3f4:	20000006 	.word	0x20000006
 800a3f8:	20000230 	.word	0x20000230
 800a3fc:	20000232 	.word	0x20000232
 800a400:	20000234 	.word	0x20000234
 800a404:	20000235 	.word	0x20000235
 800a408:	20000236 	.word	0x20000236
 800a40c:	20000005 	.word	0x20000005
 800a410:	45000000 	.word	0x45000000
 800a414:	40a00000 	.word	0x40a00000
 800a418:	40040000 	.word	0x40040000
 800a41c:	20000010 	.word	0x20000010
 800a420:	20000018 	.word	0x20000018
 800a424:	20000240 	.word	0x20000240
 800a428:	20000e68 	.word	0x20000e68
 800a42c:	20000250 	.word	0x20000250
 800a430:	20000c0c 	.word	0x20000c0c
 800a434:	20001014 	.word	0x20001014
 800a438:	200011dc 	.word	0x200011dc

0800a43c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b098      	sub	sp, #96	; 0x60
 800a440:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a442:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a446:	2230      	movs	r2, #48	; 0x30
 800a448:	2100      	movs	r1, #0
 800a44a:	4618      	mov	r0, r3
 800a44c:	f003 fa4c 	bl	800d8e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a450:	f107 031c 	add.w	r3, r7, #28
 800a454:	2200      	movs	r2, #0
 800a456:	601a      	str	r2, [r3, #0]
 800a458:	605a      	str	r2, [r3, #4]
 800a45a:	609a      	str	r2, [r3, #8]
 800a45c:	60da      	str	r2, [r3, #12]
 800a45e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a460:	f107 030c 	add.w	r3, r7, #12
 800a464:	2200      	movs	r2, #0
 800a466:	601a      	str	r2, [r3, #0]
 800a468:	605a      	str	r2, [r3, #4]
 800a46a:	609a      	str	r2, [r3, #8]
 800a46c:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800a46e:	2300      	movs	r3, #0
 800a470:	60bb      	str	r3, [r7, #8]
 800a472:	4b32      	ldr	r3, [pc, #200]	; (800a53c <SystemClock_Config+0x100>)
 800a474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a476:	4a31      	ldr	r2, [pc, #196]	; (800a53c <SystemClock_Config+0x100>)
 800a478:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a47c:	6413      	str	r3, [r2, #64]	; 0x40
 800a47e:	4b2f      	ldr	r3, [pc, #188]	; (800a53c <SystemClock_Config+0x100>)
 800a480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a486:	60bb      	str	r3, [r7, #8]
 800a488:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800a48a:	2300      	movs	r3, #0
 800a48c:	607b      	str	r3, [r7, #4]
 800a48e:	4b2c      	ldr	r3, [pc, #176]	; (800a540 <SystemClock_Config+0x104>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	4a2b      	ldr	r2, [pc, #172]	; (800a540 <SystemClock_Config+0x104>)
 800a494:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a498:	6013      	str	r3, [r2, #0]
 800a49a:	4b29      	ldr	r3, [pc, #164]	; (800a540 <SystemClock_Config+0x104>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a4a2:	607b      	str	r3, [r7, #4]
 800a4a4:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800a4a6:	2309      	movs	r3, #9
 800a4a8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800a4aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a4ae:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800a4b0:	2301      	movs	r3, #1
 800a4b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a4b4:	2302      	movs	r3, #2
 800a4b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800a4b8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a4bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800a4be:	2304      	movs	r3, #4
 800a4c0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 800a4c2:	23a8      	movs	r3, #168	; 0xa8
 800a4c4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800a4c6:	2302      	movs	r3, #2
 800a4c8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800a4ca:	2307      	movs	r3, #7
 800a4cc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a4ce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	f7fa fb90 	bl	8004bf8 <HAL_RCC_OscConfig>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d001      	beq.n	800a4e2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800a4de:	f002 fa5b 	bl	800c998 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a4e2:	230f      	movs	r3, #15
 800a4e4:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a4e6:	2302      	movs	r3, #2
 800a4e8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800a4ee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800a4f2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800a4f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a4f8:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800a4fa:	f107 031c 	add.w	r3, r7, #28
 800a4fe:	2105      	movs	r1, #5
 800a500:	4618      	mov	r0, r3
 800a502:	f7fa fde9 	bl	80050d8 <HAL_RCC_ClockConfig>
 800a506:	4603      	mov	r3, r0
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d001      	beq.n	800a510 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 800a50c:	f002 fa44 	bl	800c998 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800a510:	2302      	movs	r3, #2
 800a512:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800a514:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a518:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a51a:	f107 030c 	add.w	r3, r7, #12
 800a51e:	4618      	mov	r0, r3
 800a520:	f7fa ffd8 	bl	80054d4 <HAL_RCCEx_PeriphCLKConfig>
 800a524:	4603      	mov	r3, r0
 800a526:	2b00      	cmp	r3, #0
 800a528:	d001      	beq.n	800a52e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 800a52a:	f002 fa35 	bl	800c998 <Error_Handler>
  }
  /** Enables the Clock Security System 
  */
  HAL_RCC_EnableCSS();
 800a52e:	f7fa feb9 	bl	80052a4 <HAL_RCC_EnableCSS>
}
 800a532:	bf00      	nop
 800a534:	3760      	adds	r7, #96	; 0x60
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}
 800a53a:	bf00      	nop
 800a53c:	40023800 	.word	0x40023800
 800a540:	40007000 	.word	0x40007000

0800a544 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b08c      	sub	sp, #48	; 0x30
 800a548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800a54a:	f107 0320 	add.w	r3, r7, #32
 800a54e:	2200      	movs	r2, #0
 800a550:	601a      	str	r2, [r3, #0]
 800a552:	605a      	str	r2, [r3, #4]
 800a554:	609a      	str	r2, [r3, #8]
 800a556:	60da      	str	r2, [r3, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800a558:	463b      	mov	r3, r7
 800a55a:	2220      	movs	r2, #32
 800a55c:	2100      	movs	r1, #0
 800a55e:	4618      	mov	r0, r3
 800a560:	f003 f9c2 	bl	800d8e8 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800a564:	4b63      	ldr	r3, [pc, #396]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a566:	4a64      	ldr	r2, [pc, #400]	; (800a6f8 <MX_ADC1_Init+0x1b4>)
 800a568:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800a56a:	4b62      	ldr	r3, [pc, #392]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a56c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800a570:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800a572:	4b60      	ldr	r3, [pc, #384]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a574:	2200      	movs	r2, #0
 800a576:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800a578:	4b5e      	ldr	r3, [pc, #376]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a57a:	2201      	movs	r2, #1
 800a57c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800a57e:	4b5d      	ldr	r3, [pc, #372]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a580:	2201      	movs	r2, #1
 800a582:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800a584:	4b5b      	ldr	r3, [pc, #364]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a586:	2200      	movs	r2, #0
 800a588:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a58c:	4b59      	ldr	r3, [pc, #356]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a58e:	2200      	movs	r2, #0
 800a590:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a592:	4b58      	ldr	r3, [pc, #352]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a594:	4a59      	ldr	r2, [pc, #356]	; (800a6fc <MX_ADC1_Init+0x1b8>)
 800a596:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a598:	4b56      	ldr	r3, [pc, #344]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a59a:	2200      	movs	r2, #0
 800a59c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 800a59e:	4b55      	ldr	r3, [pc, #340]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a5a0:	2205      	movs	r2, #5
 800a5a2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800a5a4:	4b53      	ldr	r3, [pc, #332]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a5a6:	2201      	movs	r2, #1
 800a5a8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800a5ac:	4b51      	ldr	r3, [pc, #324]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800a5b2:	4850      	ldr	r0, [pc, #320]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a5b4:	f7f6 fd7c 	bl	80010b0 <HAL_ADC_Init>
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d001      	beq.n	800a5c2 <MX_ADC1_Init+0x7e>
  {
    Error_Handler();
 800a5be:	f002 f9eb 	bl	800c998 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800a5c2:	2301      	movs	r3, #1
 800a5c4:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 1;
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a5ce:	f107 0320 	add.w	r3, r7, #32
 800a5d2:	4619      	mov	r1, r3
 800a5d4:	4847      	ldr	r0, [pc, #284]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a5d6:	f7f6 fff5 	bl	80015c4 <HAL_ADC_ConfigChannel>
 800a5da:	4603      	mov	r3, r0
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d001      	beq.n	800a5e4 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 800a5e0:	f002 f9da 	bl	800c998 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800a5e4:	230b      	movs	r3, #11
 800a5e6:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 2;
 800a5e8:	2302      	movs	r3, #2
 800a5ea:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a5ec:	f107 0320 	add.w	r3, r7, #32
 800a5f0:	4619      	mov	r1, r3
 800a5f2:	4840      	ldr	r0, [pc, #256]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a5f4:	f7f6 ffe6 	bl	80015c4 <HAL_ADC_ConfigChannel>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d001      	beq.n	800a602 <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 800a5fe:	f002 f9cb 	bl	800c998 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800a602:	230e      	movs	r3, #14
 800a604:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 3;
 800a606:	2303      	movs	r3, #3
 800a608:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a60a:	f107 0320 	add.w	r3, r7, #32
 800a60e:	4619      	mov	r1, r3
 800a610:	4838      	ldr	r0, [pc, #224]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a612:	f7f6 ffd7 	bl	80015c4 <HAL_ADC_ConfigChannel>
 800a616:	4603      	mov	r3, r0
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d001      	beq.n	800a620 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 800a61c:	f002 f9bc 	bl	800c998 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800a620:	2305      	movs	r3, #5
 800a622:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 4;
 800a624:	2304      	movs	r3, #4
 800a626:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a628:	f107 0320 	add.w	r3, r7, #32
 800a62c:	4619      	mov	r1, r3
 800a62e:	4831      	ldr	r0, [pc, #196]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a630:	f7f6 ffc8 	bl	80015c4 <HAL_ADC_ConfigChannel>
 800a634:	4603      	mov	r3, r0
 800a636:	2b00      	cmp	r3, #0
 800a638:	d001      	beq.n	800a63e <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 800a63a:	f002 f9ad 	bl	800c998 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800a63e:	2310      	movs	r3, #16
 800a640:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 5;
 800a642:	2305      	movs	r3, #5
 800a644:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a646:	f107 0320 	add.w	r3, r7, #32
 800a64a:	4619      	mov	r1, r3
 800a64c:	4829      	ldr	r0, [pc, #164]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a64e:	f7f6 ffb9 	bl	80015c4 <HAL_ADC_ConfigChannel>
 800a652:	4603      	mov	r3, r0
 800a654:	2b00      	cmp	r3, #0
 800a656:	d001      	beq.n	800a65c <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 800a658:	f002 f99e 	bl	800c998 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 800a65c:	2301      	movs	r3, #1
 800a65e:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 1;
 800a660:	2301      	movs	r3, #1
 800a662:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 4;
 800a664:	2304      	movs	r3, #4
 800a666:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES;
 800a668:	2300      	movs	r3, #0
 800a66a:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING;
 800a66c:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 800a670:	61fb      	str	r3, [r7, #28]
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_CC4;
 800a672:	2300      	movs	r3, #0
 800a674:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 800a676:	2300      	movs	r3, #0
 800a678:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800a67a:	2300      	movs	r3, #0
 800a67c:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 800a67e:	2300      	movs	r3, #0
 800a680:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800a682:	463b      	mov	r3, r7
 800a684:	4619      	mov	r1, r3
 800a686:	481b      	ldr	r0, [pc, #108]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a688:	f7f7 fb3c 	bl	8001d04 <HAL_ADCEx_InjectedConfigChannel>
 800a68c:	4603      	mov	r3, r0
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d001      	beq.n	800a696 <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 800a692:	f002 f981 	bl	800c998 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_11;
 800a696:	230b      	movs	r3, #11
 800a698:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 2;
 800a69a:	2302      	movs	r3, #2
 800a69c:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800a69e:	463b      	mov	r3, r7
 800a6a0:	4619      	mov	r1, r3
 800a6a2:	4814      	ldr	r0, [pc, #80]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a6a4:	f7f7 fb2e 	bl	8001d04 <HAL_ADCEx_InjectedConfigChannel>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d001      	beq.n	800a6b2 <MX_ADC1_Init+0x16e>
  {
    Error_Handler();
 800a6ae:	f002 f973 	bl	800c998 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 800a6b2:	230e      	movs	r3, #14
 800a6b4:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 3;
 800a6b6:	2303      	movs	r3, #3
 800a6b8:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800a6ba:	463b      	mov	r3, r7
 800a6bc:	4619      	mov	r1, r3
 800a6be:	480d      	ldr	r0, [pc, #52]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a6c0:	f7f7 fb20 	bl	8001d04 <HAL_ADCEx_InjectedConfigChannel>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d001      	beq.n	800a6ce <MX_ADC1_Init+0x18a>
  {
    Error_Handler();
 800a6ca:	f002 f965 	bl	800c998 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 800a6ce:	2305      	movs	r3, #5
 800a6d0:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 4;
 800a6d2:	2304      	movs	r3, #4
 800a6d4:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800a6d6:	463b      	mov	r3, r7
 800a6d8:	4619      	mov	r1, r3
 800a6da:	4806      	ldr	r0, [pc, #24]	; (800a6f4 <MX_ADC1_Init+0x1b0>)
 800a6dc:	f7f7 fb12 	bl	8001d04 <HAL_ADCEx_InjectedConfigChannel>
 800a6e0:	4603      	mov	r3, r0
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d001      	beq.n	800a6ea <MX_ADC1_Init+0x1a6>
  {
    Error_Handler();
 800a6e6:	f002 f957 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800a6ea:	bf00      	nop
 800a6ec:	3730      	adds	r7, #48	; 0x30
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bd80      	pop	{r7, pc}
 800a6f2:	bf00      	nop
 800a6f4:	20000d98 	.word	0x20000d98
 800a6f8:	40012000 	.word	0x40012000
 800a6fc:	0f000001 	.word	0x0f000001

0800a700 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800a700:	b580      	push	{r7, lr}
 800a702:	b08c      	sub	sp, #48	; 0x30
 800a704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800a706:	f107 0320 	add.w	r3, r7, #32
 800a70a:	2200      	movs	r2, #0
 800a70c:	601a      	str	r2, [r3, #0]
 800a70e:	605a      	str	r2, [r3, #4]
 800a710:	609a      	str	r2, [r3, #8]
 800a712:	60da      	str	r2, [r3, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800a714:	463b      	mov	r3, r7
 800a716:	2220      	movs	r2, #32
 800a718:	2100      	movs	r1, #0
 800a71a:	4618      	mov	r0, r3
 800a71c:	f003 f8e4 	bl	800d8e8 <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 800a720:	4b63      	ldr	r3, [pc, #396]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a722:	4a64      	ldr	r2, [pc, #400]	; (800a8b4 <MX_ADC2_Init+0x1b4>)
 800a724:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800a726:	4b62      	ldr	r3, [pc, #392]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a728:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800a72c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800a72e:	4b60      	ldr	r3, [pc, #384]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a730:	2200      	movs	r2, #0
 800a732:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800a734:	4b5e      	ldr	r3, [pc, #376]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a736:	2201      	movs	r2, #1
 800a738:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800a73a:	4b5d      	ldr	r3, [pc, #372]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a73c:	2201      	movs	r2, #1
 800a73e:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800a740:	4b5b      	ldr	r3, [pc, #364]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a742:	2200      	movs	r2, #0
 800a744:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a748:	4b59      	ldr	r3, [pc, #356]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a74a:	2200      	movs	r2, #0
 800a74c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a74e:	4b58      	ldr	r3, [pc, #352]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a750:	4a59      	ldr	r2, [pc, #356]	; (800a8b8 <MX_ADC2_Init+0x1b8>)
 800a752:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a754:	4b56      	ldr	r3, [pc, #344]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a756:	2200      	movs	r2, #0
 800a758:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 5;
 800a75a:	4b55      	ldr	r3, [pc, #340]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a75c:	2205      	movs	r2, #5
 800a75e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800a760:	4b53      	ldr	r3, [pc, #332]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a762:	2201      	movs	r2, #1
 800a764:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800a768:	4b51      	ldr	r3, [pc, #324]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a76a:	2201      	movs	r2, #1
 800a76c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800a76e:	4850      	ldr	r0, [pc, #320]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a770:	f7f6 fc9e 	bl	80010b0 <HAL_ADC_Init>
 800a774:	4603      	mov	r3, r0
 800a776:	2b00      	cmp	r3, #0
 800a778:	d001      	beq.n	800a77e <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 800a77a:	f002 f90d 	bl	800c998 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800a77e:	2302      	movs	r3, #2
 800a780:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 1;
 800a782:	2301      	movs	r3, #1
 800a784:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800a786:	2301      	movs	r3, #1
 800a788:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800a78a:	f107 0320 	add.w	r3, r7, #32
 800a78e:	4619      	mov	r1, r3
 800a790:	4847      	ldr	r0, [pc, #284]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a792:	f7f6 ff17 	bl	80015c4 <HAL_ADC_ConfigChannel>
 800a796:	4603      	mov	r3, r0
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d001      	beq.n	800a7a0 <MX_ADC2_Init+0xa0>
  {
    Error_Handler();
 800a79c:	f002 f8fc 	bl	800c998 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800a7a0:	230c      	movs	r3, #12
 800a7a2:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 2;
 800a7a4:	2302      	movs	r3, #2
 800a7a6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800a7a8:	f107 0320 	add.w	r3, r7, #32
 800a7ac:	4619      	mov	r1, r3
 800a7ae:	4840      	ldr	r0, [pc, #256]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a7b0:	f7f6 ff08 	bl	80015c4 <HAL_ADC_ConfigChannel>
 800a7b4:	4603      	mov	r3, r0
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d001      	beq.n	800a7be <MX_ADC2_Init+0xbe>
  {
    Error_Handler();
 800a7ba:	f002 f8ed 	bl	800c998 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800a7be:	230f      	movs	r3, #15
 800a7c0:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 3;
 800a7c2:	2303      	movs	r3, #3
 800a7c4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800a7c6:	f107 0320 	add.w	r3, r7, #32
 800a7ca:	4619      	mov	r1, r3
 800a7cc:	4838      	ldr	r0, [pc, #224]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a7ce:	f7f6 fef9 	bl	80015c4 <HAL_ADC_ConfigChannel>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d001      	beq.n	800a7dc <MX_ADC2_Init+0xdc>
  {
    Error_Handler();
 800a7d8:	f002 f8de 	bl	800c998 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800a7dc:	2304      	movs	r3, #4
 800a7de:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 4;
 800a7e0:	2304      	movs	r3, #4
 800a7e2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800a7e4:	f107 0320 	add.w	r3, r7, #32
 800a7e8:	4619      	mov	r1, r3
 800a7ea:	4831      	ldr	r0, [pc, #196]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a7ec:	f7f6 feea 	bl	80015c4 <HAL_ADC_ConfigChannel>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d001      	beq.n	800a7fa <MX_ADC2_Init+0xfa>
  {
    Error_Handler();
 800a7f6:	f002 f8cf 	bl	800c998 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800a7fa:	2308      	movs	r3, #8
 800a7fc:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 5;
 800a7fe:	2305      	movs	r3, #5
 800a800:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800a802:	f107 0320 	add.w	r3, r7, #32
 800a806:	4619      	mov	r1, r3
 800a808:	4829      	ldr	r0, [pc, #164]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a80a:	f7f6 fedb 	bl	80015c4 <HAL_ADC_ConfigChannel>
 800a80e:	4603      	mov	r3, r0
 800a810:	2b00      	cmp	r3, #0
 800a812:	d001      	beq.n	800a818 <MX_ADC2_Init+0x118>
  {
    Error_Handler();
 800a814:	f002 f8c0 	bl	800c998 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 800a818:	2302      	movs	r3, #2
 800a81a:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 1;
 800a81c:	2301      	movs	r3, #1
 800a81e:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 4;
 800a820:	2304      	movs	r3, #4
 800a822:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES;
 800a824:	2300      	movs	r3, #0
 800a826:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING;
 800a828:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 800a82c:	61fb      	str	r3, [r7, #28]
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_CC4;
 800a82e:	2300      	movs	r3, #0
 800a830:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 800a832:	2300      	movs	r3, #0
 800a834:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800a836:	2300      	movs	r3, #0
 800a838:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 800a83a:	2300      	movs	r3, #0
 800a83c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800a83e:	463b      	mov	r3, r7
 800a840:	4619      	mov	r1, r3
 800a842:	481b      	ldr	r0, [pc, #108]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a844:	f7f7 fa5e 	bl	8001d04 <HAL_ADCEx_InjectedConfigChannel>
 800a848:	4603      	mov	r3, r0
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d001      	beq.n	800a852 <MX_ADC2_Init+0x152>
  {
    Error_Handler();
 800a84e:	f002 f8a3 	bl	800c998 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 800a852:	230c      	movs	r3, #12
 800a854:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 2;
 800a856:	2302      	movs	r3, #2
 800a858:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800a85a:	463b      	mov	r3, r7
 800a85c:	4619      	mov	r1, r3
 800a85e:	4814      	ldr	r0, [pc, #80]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a860:	f7f7 fa50 	bl	8001d04 <HAL_ADCEx_InjectedConfigChannel>
 800a864:	4603      	mov	r3, r0
 800a866:	2b00      	cmp	r3, #0
 800a868:	d001      	beq.n	800a86e <MX_ADC2_Init+0x16e>
  {
    Error_Handler();
 800a86a:	f002 f895 	bl	800c998 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_15;
 800a86e:	230f      	movs	r3, #15
 800a870:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 3;
 800a872:	2303      	movs	r3, #3
 800a874:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800a876:	463b      	mov	r3, r7
 800a878:	4619      	mov	r1, r3
 800a87a:	480d      	ldr	r0, [pc, #52]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a87c:	f7f7 fa42 	bl	8001d04 <HAL_ADCEx_InjectedConfigChannel>
 800a880:	4603      	mov	r3, r0
 800a882:	2b00      	cmp	r3, #0
 800a884:	d001      	beq.n	800a88a <MX_ADC2_Init+0x18a>
  {
    Error_Handler();
 800a886:	f002 f887 	bl	800c998 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 800a88a:	2304      	movs	r3, #4
 800a88c:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 4;
 800a88e:	2304      	movs	r3, #4
 800a890:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800a892:	463b      	mov	r3, r7
 800a894:	4619      	mov	r1, r3
 800a896:	4806      	ldr	r0, [pc, #24]	; (800a8b0 <MX_ADC2_Init+0x1b0>)
 800a898:	f7f7 fa34 	bl	8001d04 <HAL_ADCEx_InjectedConfigChannel>
 800a89c:	4603      	mov	r3, r0
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d001      	beq.n	800a8a6 <MX_ADC2_Init+0x1a6>
  {
    Error_Handler();
 800a8a2:	f002 f879 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800a8a6:	bf00      	nop
 800a8a8:	3730      	adds	r7, #48	; 0x30
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd80      	pop	{r7, pc}
 800a8ae:	bf00      	nop
 800a8b0:	20000710 	.word	0x20000710
 800a8b4:	40012100 	.word	0x40012100
 800a8b8:	0f000001 	.word	0x0f000001

0800a8bc <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b08c      	sub	sp, #48	; 0x30
 800a8c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800a8c2:	f107 0320 	add.w	r3, r7, #32
 800a8c6:	2200      	movs	r2, #0
 800a8c8:	601a      	str	r2, [r3, #0]
 800a8ca:	605a      	str	r2, [r3, #4]
 800a8cc:	609a      	str	r2, [r3, #8]
 800a8ce:	60da      	str	r2, [r3, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800a8d0:	463b      	mov	r3, r7
 800a8d2:	2220      	movs	r2, #32
 800a8d4:	2100      	movs	r1, #0
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	f003 f806 	bl	800d8e8 <memset>
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc3.Instance = ADC3;
 800a8dc:	4b63      	ldr	r3, [pc, #396]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a8de:	4a64      	ldr	r2, [pc, #400]	; (800aa70 <MX_ADC3_Init+0x1b4>)
 800a8e0:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800a8e2:	4b62      	ldr	r3, [pc, #392]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a8e4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800a8e8:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800a8ea:	4b60      	ldr	r3, [pc, #384]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 800a8f0:	4b5e      	ldr	r3, [pc, #376]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a8f2:	2201      	movs	r2, #1
 800a8f4:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800a8f6:	4b5d      	ldr	r3, [pc, #372]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a8f8:	2201      	movs	r2, #1
 800a8fa:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800a8fc:	4b5b      	ldr	r3, [pc, #364]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a8fe:	2200      	movs	r2, #0
 800a900:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a904:	4b59      	ldr	r3, [pc, #356]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a906:	2200      	movs	r2, #0
 800a908:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a90a:	4b58      	ldr	r3, [pc, #352]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a90c:	4a59      	ldr	r2, [pc, #356]	; (800aa74 <MX_ADC3_Init+0x1b8>)
 800a90e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a910:	4b56      	ldr	r3, [pc, #344]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a912:	2200      	movs	r2, #0
 800a914:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 5;
 800a916:	4b55      	ldr	r3, [pc, #340]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a918:	2205      	movs	r2, #5
 800a91a:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800a91c:	4b53      	ldr	r3, [pc, #332]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a91e:	2201      	movs	r2, #1
 800a920:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800a924:	4b51      	ldr	r3, [pc, #324]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a926:	2201      	movs	r2, #1
 800a928:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800a92a:	4850      	ldr	r0, [pc, #320]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a92c:	f7f6 fbc0 	bl	80010b0 <HAL_ADC_Init>
 800a930:	4603      	mov	r3, r0
 800a932:	2b00      	cmp	r3, #0
 800a934:	d001      	beq.n	800a93a <MX_ADC3_Init+0x7e>
  {
    Error_Handler();
 800a936:	f002 f82f 	bl	800c998 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800a93a:	2303      	movs	r3, #3
 800a93c:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 1;
 800a93e:	2301      	movs	r3, #1
 800a940:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800a942:	2301      	movs	r3, #1
 800a944:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800a946:	f107 0320 	add.w	r3, r7, #32
 800a94a:	4619      	mov	r1, r3
 800a94c:	4847      	ldr	r0, [pc, #284]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a94e:	f7f6 fe39 	bl	80015c4 <HAL_ADC_ConfigChannel>
 800a952:	4603      	mov	r3, r0
 800a954:	2b00      	cmp	r3, #0
 800a956:	d001      	beq.n	800a95c <MX_ADC3_Init+0xa0>
  {
    Error_Handler();
 800a958:	f002 f81e 	bl	800c998 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800a95c:	230d      	movs	r3, #13
 800a95e:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 2;
 800a960:	2302      	movs	r3, #2
 800a962:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800a964:	f107 0320 	add.w	r3, r7, #32
 800a968:	4619      	mov	r1, r3
 800a96a:	4840      	ldr	r0, [pc, #256]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a96c:	f7f6 fe2a 	bl	80015c4 <HAL_ADC_ConfigChannel>
 800a970:	4603      	mov	r3, r0
 800a972:	2b00      	cmp	r3, #0
 800a974:	d001      	beq.n	800a97a <MX_ADC3_Init+0xbe>
  {
    Error_Handler();
 800a976:	f002 f80f 	bl	800c998 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800a97a:	2303      	movs	r3, #3
 800a97c:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 3;
 800a97e:	2303      	movs	r3, #3
 800a980:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800a982:	f107 0320 	add.w	r3, r7, #32
 800a986:	4619      	mov	r1, r3
 800a988:	4838      	ldr	r0, [pc, #224]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a98a:	f7f6 fe1b 	bl	80015c4 <HAL_ADC_ConfigChannel>
 800a98e:	4603      	mov	r3, r0
 800a990:	2b00      	cmp	r3, #0
 800a992:	d001      	beq.n	800a998 <MX_ADC3_Init+0xdc>
  {
    Error_Handler();
 800a994:	f002 f800 	bl	800c998 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800a998:	230d      	movs	r3, #13
 800a99a:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 4;
 800a99c:	2304      	movs	r3, #4
 800a99e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800a9a0:	f107 0320 	add.w	r3, r7, #32
 800a9a4:	4619      	mov	r1, r3
 800a9a6:	4831      	ldr	r0, [pc, #196]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a9a8:	f7f6 fe0c 	bl	80015c4 <HAL_ADC_ConfigChannel>
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d001      	beq.n	800a9b6 <MX_ADC3_Init+0xfa>
  {
    Error_Handler();
 800a9b2:	f001 fff1 	bl	800c998 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800a9b6:	2303      	movs	r3, #3
 800a9b8:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 5;
 800a9ba:	2305      	movs	r3, #5
 800a9bc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800a9be:	f107 0320 	add.w	r3, r7, #32
 800a9c2:	4619      	mov	r1, r3
 800a9c4:	4829      	ldr	r0, [pc, #164]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800a9c6:	f7f6 fdfd 	bl	80015c4 <HAL_ADC_ConfigChannel>
 800a9ca:	4603      	mov	r3, r0
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d001      	beq.n	800a9d4 <MX_ADC3_Init+0x118>
  {
    Error_Handler();
 800a9d0:	f001 ffe2 	bl	800c998 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 800a9d4:	2303      	movs	r3, #3
 800a9d6:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 1;
 800a9d8:	2301      	movs	r3, #1
 800a9da:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 4;
 800a9dc:	2304      	movs	r3, #4
 800a9de:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES;
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING;
 800a9e4:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 800a9e8:	61fb      	str	r3, [r7, #28]
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_CC4;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 800a9fa:	463b      	mov	r3, r7
 800a9fc:	4619      	mov	r1, r3
 800a9fe:	481b      	ldr	r0, [pc, #108]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800aa00:	f7f7 f980 	bl	8001d04 <HAL_ADCEx_InjectedConfigChannel>
 800aa04:	4603      	mov	r3, r0
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d001      	beq.n	800aa0e <MX_ADC3_Init+0x152>
  {
    Error_Handler();
 800aa0a:	f001 ffc5 	bl	800c998 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_13;
 800aa0e:	230d      	movs	r3, #13
 800aa10:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 2;
 800aa12:	2302      	movs	r3, #2
 800aa14:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 800aa16:	463b      	mov	r3, r7
 800aa18:	4619      	mov	r1, r3
 800aa1a:	4814      	ldr	r0, [pc, #80]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800aa1c:	f7f7 f972 	bl	8001d04 <HAL_ADCEx_InjectedConfigChannel>
 800aa20:	4603      	mov	r3, r0
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d001      	beq.n	800aa2a <MX_ADC3_Init+0x16e>
  {
    Error_Handler();
 800aa26:	f001 ffb7 	bl	800c998 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 800aa2a:	2303      	movs	r3, #3
 800aa2c:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 3;
 800aa2e:	2303      	movs	r3, #3
 800aa30:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 800aa32:	463b      	mov	r3, r7
 800aa34:	4619      	mov	r1, r3
 800aa36:	480d      	ldr	r0, [pc, #52]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800aa38:	f7f7 f964 	bl	8001d04 <HAL_ADCEx_InjectedConfigChannel>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d001      	beq.n	800aa46 <MX_ADC3_Init+0x18a>
  {
    Error_Handler();
 800aa42:	f001 ffa9 	bl	800c998 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_13;
 800aa46:	230d      	movs	r3, #13
 800aa48:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 4;
 800aa4a:	2304      	movs	r3, #4
 800aa4c:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 800aa4e:	463b      	mov	r3, r7
 800aa50:	4619      	mov	r1, r3
 800aa52:	4806      	ldr	r0, [pc, #24]	; (800aa6c <MX_ADC3_Init+0x1b0>)
 800aa54:	f7f7 f956 	bl	8001d04 <HAL_ADCEx_InjectedConfigChannel>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d001      	beq.n	800aa62 <MX_ADC3_Init+0x1a6>
  {
    Error_Handler();
 800aa5e:	f001 ff9b 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800aa62:	bf00      	nop
 800aa64:	3730      	adds	r7, #48	; 0x30
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}
 800aa6a:	bf00      	nop
 800aa6c:	20000de0 	.word	0x20000de0
 800aa70:	40012200 	.word	0x40012200
 800aa74:	0f000001 	.word	0x0f000001

0800aa78 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800aa7c:	4b17      	ldr	r3, [pc, #92]	; (800aadc <MX_CAN1_Init+0x64>)
 800aa7e:	4a18      	ldr	r2, [pc, #96]	; (800aae0 <MX_CAN1_Init+0x68>)
 800aa80:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 800aa82:	4b16      	ldr	r3, [pc, #88]	; (800aadc <MX_CAN1_Init+0x64>)
 800aa84:	2203      	movs	r2, #3
 800aa86:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800aa88:	4b14      	ldr	r3, [pc, #80]	; (800aadc <MX_CAN1_Init+0x64>)
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800aa8e:	4b13      	ldr	r3, [pc, #76]	; (800aadc <MX_CAN1_Init+0x64>)
 800aa90:	2200      	movs	r2, #0
 800aa92:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 800aa94:	4b11      	ldr	r3, [pc, #68]	; (800aadc <MX_CAN1_Init+0x64>)
 800aa96:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 800aa9a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800aa9c:	4b0f      	ldr	r3, [pc, #60]	; (800aadc <MX_CAN1_Init+0x64>)
 800aa9e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800aaa2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800aaa4:	4b0d      	ldr	r3, [pc, #52]	; (800aadc <MX_CAN1_Init+0x64>)
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800aaaa:	4b0c      	ldr	r3, [pc, #48]	; (800aadc <MX_CAN1_Init+0x64>)
 800aaac:	2200      	movs	r2, #0
 800aaae:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800aab0:	4b0a      	ldr	r3, [pc, #40]	; (800aadc <MX_CAN1_Init+0x64>)
 800aab2:	2200      	movs	r2, #0
 800aab4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800aab6:	4b09      	ldr	r3, [pc, #36]	; (800aadc <MX_CAN1_Init+0x64>)
 800aab8:	2200      	movs	r2, #0
 800aaba:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800aabc:	4b07      	ldr	r3, [pc, #28]	; (800aadc <MX_CAN1_Init+0x64>)
 800aabe:	2200      	movs	r2, #0
 800aac0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800aac2:	4b06      	ldr	r3, [pc, #24]	; (800aadc <MX_CAN1_Init+0x64>)
 800aac4:	2200      	movs	r2, #0
 800aac6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800aac8:	4804      	ldr	r0, [pc, #16]	; (800aadc <MX_CAN1_Init+0x64>)
 800aaca:	f7f7 faaf 	bl	800202c <HAL_CAN_Init>
 800aace:	4603      	mov	r3, r0
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d001      	beq.n	800aad8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800aad4:	f001 ff60 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800aad8:	bf00      	nop
 800aada:	bd80      	pop	{r7, pc}
 800aadc:	20001174 	.word	0x20001174
 800aae0:	40006400 	.word	0x40006400

0800aae4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800aae8:	4b12      	ldr	r3, [pc, #72]	; (800ab34 <MX_I2C1_Init+0x50>)
 800aaea:	4a13      	ldr	r2, [pc, #76]	; (800ab38 <MX_I2C1_Init+0x54>)
 800aaec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800aaee:	4b11      	ldr	r3, [pc, #68]	; (800ab34 <MX_I2C1_Init+0x50>)
 800aaf0:	4a12      	ldr	r2, [pc, #72]	; (800ab3c <MX_I2C1_Init+0x58>)
 800aaf2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800aaf4:	4b0f      	ldr	r3, [pc, #60]	; (800ab34 <MX_I2C1_Init+0x50>)
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800aafa:	4b0e      	ldr	r3, [pc, #56]	; (800ab34 <MX_I2C1_Init+0x50>)
 800aafc:	2200      	movs	r2, #0
 800aafe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800ab00:	4b0c      	ldr	r3, [pc, #48]	; (800ab34 <MX_I2C1_Init+0x50>)
 800ab02:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ab06:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800ab08:	4b0a      	ldr	r3, [pc, #40]	; (800ab34 <MX_I2C1_Init+0x50>)
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800ab0e:	4b09      	ldr	r3, [pc, #36]	; (800ab34 <MX_I2C1_Init+0x50>)
 800ab10:	2200      	movs	r2, #0
 800ab12:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800ab14:	4b07      	ldr	r3, [pc, #28]	; (800ab34 <MX_I2C1_Init+0x50>)
 800ab16:	2200      	movs	r2, #0
 800ab18:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800ab1a:	4b06      	ldr	r3, [pc, #24]	; (800ab34 <MX_I2C1_Init+0x50>)
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800ab20:	4804      	ldr	r0, [pc, #16]	; (800ab34 <MX_I2C1_Init+0x50>)
 800ab22:	f7f8 ffc5 	bl	8003ab0 <HAL_I2C_Init>
 800ab26:	4603      	mov	r3, r0
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d001      	beq.n	800ab30 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800ab2c:	f001 ff34 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800ab30:	bf00      	nop
 800ab32:	bd80      	pop	{r7, pc}
 800ab34:	20000758 	.word	0x20000758
 800ab38:	40005400 	.word	0x40005400
 800ab3c:	000186a0 	.word	0x000186a0

0800ab40 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800ab44:	4b12      	ldr	r3, [pc, #72]	; (800ab90 <MX_I2C2_Init+0x50>)
 800ab46:	4a13      	ldr	r2, [pc, #76]	; (800ab94 <MX_I2C2_Init+0x54>)
 800ab48:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800ab4a:	4b11      	ldr	r3, [pc, #68]	; (800ab90 <MX_I2C2_Init+0x50>)
 800ab4c:	4a12      	ldr	r2, [pc, #72]	; (800ab98 <MX_I2C2_Init+0x58>)
 800ab4e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800ab50:	4b0f      	ldr	r3, [pc, #60]	; (800ab90 <MX_I2C2_Init+0x50>)
 800ab52:	2200      	movs	r2, #0
 800ab54:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800ab56:	4b0e      	ldr	r3, [pc, #56]	; (800ab90 <MX_I2C2_Init+0x50>)
 800ab58:	2200      	movs	r2, #0
 800ab5a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800ab5c:	4b0c      	ldr	r3, [pc, #48]	; (800ab90 <MX_I2C2_Init+0x50>)
 800ab5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ab62:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800ab64:	4b0a      	ldr	r3, [pc, #40]	; (800ab90 <MX_I2C2_Init+0x50>)
 800ab66:	2200      	movs	r2, #0
 800ab68:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800ab6a:	4b09      	ldr	r3, [pc, #36]	; (800ab90 <MX_I2C2_Init+0x50>)
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800ab70:	4b07      	ldr	r3, [pc, #28]	; (800ab90 <MX_I2C2_Init+0x50>)
 800ab72:	2200      	movs	r2, #0
 800ab74:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800ab76:	4b06      	ldr	r3, [pc, #24]	; (800ab90 <MX_I2C2_Init+0x50>)
 800ab78:	2200      	movs	r2, #0
 800ab7a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800ab7c:	4804      	ldr	r0, [pc, #16]	; (800ab90 <MX_I2C2_Init+0x50>)
 800ab7e:	f7f8 ff97 	bl	8003ab0 <HAL_I2C_Init>
 800ab82:	4603      	mov	r3, r0
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d001      	beq.n	800ab8c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800ab88:	f001 ff06 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800ab8c:	bf00      	nop
 800ab8e:	bd80      	pop	{r7, pc}
 800ab90:	20000bb4 	.word	0x20000bb4
 800ab94:	40005800 	.word	0x40005800
 800ab98:	000186a0 	.word	0x000186a0

0800ab9c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 800aba0:	4b0f      	ldr	r3, [pc, #60]	; (800abe0 <MX_RTC_Init+0x44>)
 800aba2:	4a10      	ldr	r2, [pc, #64]	; (800abe4 <MX_RTC_Init+0x48>)
 800aba4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800aba6:	4b0e      	ldr	r3, [pc, #56]	; (800abe0 <MX_RTC_Init+0x44>)
 800aba8:	2200      	movs	r2, #0
 800abaa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800abac:	4b0c      	ldr	r3, [pc, #48]	; (800abe0 <MX_RTC_Init+0x44>)
 800abae:	227f      	movs	r2, #127	; 0x7f
 800abb0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800abb2:	4b0b      	ldr	r3, [pc, #44]	; (800abe0 <MX_RTC_Init+0x44>)
 800abb4:	22ff      	movs	r2, #255	; 0xff
 800abb6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800abb8:	4b09      	ldr	r3, [pc, #36]	; (800abe0 <MX_RTC_Init+0x44>)
 800abba:	2200      	movs	r2, #0
 800abbc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800abbe:	4b08      	ldr	r3, [pc, #32]	; (800abe0 <MX_RTC_Init+0x44>)
 800abc0:	2200      	movs	r2, #0
 800abc2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800abc4:	4b06      	ldr	r3, [pc, #24]	; (800abe0 <MX_RTC_Init+0x44>)
 800abc6:	2200      	movs	r2, #0
 800abc8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800abca:	4805      	ldr	r0, [pc, #20]	; (800abe0 <MX_RTC_Init+0x44>)
 800abcc:	f7fa fd64 	bl	8005698 <HAL_RTC_Init>
 800abd0:	4603      	mov	r3, r0
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d001      	beq.n	800abda <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800abd6:	f001 fedf 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800abda:	bf00      	nop
 800abdc:	bd80      	pop	{r7, pc}
 800abde:	bf00      	nop
 800abe0:	20000ecc 	.word	0x20000ecc
 800abe4:	40002800 	.word	0x40002800

0800abe8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800abec:	4b18      	ldr	r3, [pc, #96]	; (800ac50 <MX_SPI2_Init+0x68>)
 800abee:	4a19      	ldr	r2, [pc, #100]	; (800ac54 <MX_SPI2_Init+0x6c>)
 800abf0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800abf2:	4b17      	ldr	r3, [pc, #92]	; (800ac50 <MX_SPI2_Init+0x68>)
 800abf4:	f44f 7282 	mov.w	r2, #260	; 0x104
 800abf8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800abfa:	4b15      	ldr	r3, [pc, #84]	; (800ac50 <MX_SPI2_Init+0x68>)
 800abfc:	2200      	movs	r2, #0
 800abfe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 800ac00:	4b13      	ldr	r3, [pc, #76]	; (800ac50 <MX_SPI2_Init+0x68>)
 800ac02:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ac06:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800ac08:	4b11      	ldr	r3, [pc, #68]	; (800ac50 <MX_SPI2_Init+0x68>)
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800ac0e:	4b10      	ldr	r3, [pc, #64]	; (800ac50 <MX_SPI2_Init+0x68>)
 800ac10:	2201      	movs	r2, #1
 800ac12:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800ac14:	4b0e      	ldr	r3, [pc, #56]	; (800ac50 <MX_SPI2_Init+0x68>)
 800ac16:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800ac1a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800ac1c:	4b0c      	ldr	r3, [pc, #48]	; (800ac50 <MX_SPI2_Init+0x68>)
 800ac1e:	2220      	movs	r2, #32
 800ac20:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800ac22:	4b0b      	ldr	r3, [pc, #44]	; (800ac50 <MX_SPI2_Init+0x68>)
 800ac24:	2200      	movs	r2, #0
 800ac26:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800ac28:	4b09      	ldr	r3, [pc, #36]	; (800ac50 <MX_SPI2_Init+0x68>)
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ac2e:	4b08      	ldr	r3, [pc, #32]	; (800ac50 <MX_SPI2_Init+0x68>)
 800ac30:	2200      	movs	r2, #0
 800ac32:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800ac34:	4b06      	ldr	r3, [pc, #24]	; (800ac50 <MX_SPI2_Init+0x68>)
 800ac36:	220a      	movs	r2, #10
 800ac38:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800ac3a:	4805      	ldr	r0, [pc, #20]	; (800ac50 <MX_SPI2_Init+0x68>)
 800ac3c:	f7fa fe11 	bl	8005862 <HAL_SPI_Init>
 800ac40:	4603      	mov	r3, r0
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d001      	beq.n	800ac4a <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 800ac46:	f001 fea7 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800ac4a:	bf00      	nop
 800ac4c:	bd80      	pop	{r7, pc}
 800ac4e:	bf00      	nop
 800ac50:	200002f0 	.word	0x200002f0
 800ac54:	40003800 	.word	0x40003800

0800ac58 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b096      	sub	sp, #88	; 0x58
 800ac5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800ac5e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800ac62:	2200      	movs	r2, #0
 800ac64:	601a      	str	r2, [r3, #0]
 800ac66:	605a      	str	r2, [r3, #4]
 800ac68:	609a      	str	r2, [r3, #8]
 800ac6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800ac6c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800ac70:	2200      	movs	r2, #0
 800ac72:	601a      	str	r2, [r3, #0]
 800ac74:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800ac76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	601a      	str	r2, [r3, #0]
 800ac7e:	605a      	str	r2, [r3, #4]
 800ac80:	609a      	str	r2, [r3, #8]
 800ac82:	60da      	str	r2, [r3, #12]
 800ac84:	611a      	str	r2, [r3, #16]
 800ac86:	615a      	str	r2, [r3, #20]
 800ac88:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800ac8a:	1d3b      	adds	r3, r7, #4
 800ac8c:	2220      	movs	r2, #32
 800ac8e:	2100      	movs	r1, #0
 800ac90:	4618      	mov	r0, r3
 800ac92:	f002 fe29 	bl	800d8e8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800ac96:	4b57      	ldr	r3, [pc, #348]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800ac98:	4a57      	ldr	r2, [pc, #348]	; (800adf8 <MX_TIM1_Init+0x1a0>)
 800ac9a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800ac9c:	4b55      	ldr	r3, [pc, #340]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800ac9e:	2200      	movs	r2, #0
 800aca0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800aca2:	4b54      	ldr	r3, [pc, #336]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800aca4:	2200      	movs	r2, #0
 800aca6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4095;
 800aca8:	4b52      	ldr	r3, [pc, #328]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800acaa:	f640 72ff 	movw	r2, #4095	; 0xfff
 800acae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800acb0:	4b50      	ldr	r3, [pc, #320]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800acb2:	2200      	movs	r2, #0
 800acb4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800acb6:	4b4f      	ldr	r3, [pc, #316]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800acb8:	2200      	movs	r2, #0
 800acba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800acbc:	4b4d      	ldr	r3, [pc, #308]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800acbe:	2200      	movs	r2, #0
 800acc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800acc2:	484c      	ldr	r0, [pc, #304]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800acc4:	f7fb fc40 	bl	8006548 <HAL_TIM_Base_Init>
 800acc8:	4603      	mov	r3, r0
 800acca:	2b00      	cmp	r3, #0
 800accc:	d001      	beq.n	800acd2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800acce:	f001 fe63 	bl	800c998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800acd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800acd6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800acd8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800acdc:	4619      	mov	r1, r3
 800acde:	4845      	ldr	r0, [pc, #276]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800ace0:	f7fc f974 	bl	8006fcc <HAL_TIM_ConfigClockSource>
 800ace4:	4603      	mov	r3, r0
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d001      	beq.n	800acee <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800acea:	f001 fe55 	bl	800c998 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800acee:	4841      	ldr	r0, [pc, #260]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800acf0:	f7fb fd10 	bl	8006714 <HAL_TIM_PWM_Init>
 800acf4:	4603      	mov	r3, r0
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d001      	beq.n	800acfe <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800acfa:	f001 fe4d 	bl	800c998 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 800acfe:	483d      	ldr	r0, [pc, #244]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800ad00:	f7fb fc95 	bl	800662e <HAL_TIM_OC_Init>
 800ad04:	4603      	mov	r3, r0
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d001      	beq.n	800ad0e <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 800ad0a:	f001 fe45 	bl	800c998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ad0e:	2300      	movs	r3, #0
 800ad10:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ad12:	2300      	movs	r3, #0
 800ad14:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800ad16:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800ad1a:	4619      	mov	r1, r3
 800ad1c:	4835      	ldr	r0, [pc, #212]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800ad1e:	f7fc fe8f 	bl	8007a40 <HAL_TIMEx_MasterConfigSynchronization>
 800ad22:	4603      	mov	r3, r0
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d001      	beq.n	800ad2c <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 800ad28:	f001 fe36 	bl	800c998 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800ad2c:	2360      	movs	r3, #96	; 0x60
 800ad2e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800ad30:	2300      	movs	r3, #0
 800ad32:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800ad34:	2300      	movs	r3, #0
 800ad36:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800ad38:	2300      	movs	r3, #0
 800ad3a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800ad40:	2300      	movs	r3, #0
 800ad42:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800ad44:	2300      	movs	r3, #0
 800ad46:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800ad48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	4619      	mov	r1, r3
 800ad50:	4828      	ldr	r0, [pc, #160]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800ad52:	f7fc f875 	bl	8006e40 <HAL_TIM_PWM_ConfigChannel>
 800ad56:	4603      	mov	r3, r0
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d001      	beq.n	800ad60 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 800ad5c:	f001 fe1c 	bl	800c998 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800ad60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ad64:	2204      	movs	r2, #4
 800ad66:	4619      	mov	r1, r3
 800ad68:	4822      	ldr	r0, [pc, #136]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800ad6a:	f7fc f869 	bl	8006e40 <HAL_TIM_PWM_ConfigChannel>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d001      	beq.n	800ad78 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 800ad74:	f001 fe10 	bl	800c998 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800ad78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ad7c:	2208      	movs	r2, #8
 800ad7e:	4619      	mov	r1, r3
 800ad80:	481c      	ldr	r0, [pc, #112]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800ad82:	f7fc f85d 	bl	8006e40 <HAL_TIM_PWM_ConfigChannel>
 800ad86:	4603      	mov	r3, r0
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d001      	beq.n	800ad90 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 800ad8c:	f001 fe04 	bl	800c998 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800ad90:	2330      	movs	r3, #48	; 0x30
 800ad92:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1900;
 800ad94:	f240 736c 	movw	r3, #1900	; 0x76c
 800ad98:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800ad9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ad9e:	220c      	movs	r2, #12
 800ada0:	4619      	mov	r1, r3
 800ada2:	4814      	ldr	r0, [pc, #80]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800ada4:	f7fb ff50 	bl	8006c48 <HAL_TIM_OC_ConfigChannel>
 800ada8:	4603      	mov	r3, r0
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d001      	beq.n	800adb2 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 800adae:	f001 fdf3 	bl	800c998 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800adb2:	2300      	movs	r3, #0
 800adb4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800adb6:	2300      	movs	r3, #0
 800adb8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800adba:	2300      	movs	r3, #0
 800adbc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800adbe:	2300      	movs	r3, #0
 800adc0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800adc2:	2300      	movs	r3, #0
 800adc4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800adc6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800adca:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800adcc:	2300      	movs	r3, #0
 800adce:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800add0:	1d3b      	adds	r3, r7, #4
 800add2:	4619      	mov	r1, r3
 800add4:	4807      	ldr	r0, [pc, #28]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800add6:	f7fc feaf 	bl	8007b38 <HAL_TIMEx_ConfigBreakDeadTime>
 800adda:	4603      	mov	r3, r0
 800addc:	2b00      	cmp	r3, #0
 800adde:	d001      	beq.n	800ade4 <MX_TIM1_Init+0x18c>
  {
    Error_Handler();
 800ade0:	f001 fdda 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800ade4:	4803      	ldr	r0, [pc, #12]	; (800adf4 <MX_TIM1_Init+0x19c>)
 800ade6:	f002 fabb 	bl	800d360 <HAL_TIM_MspPostInit>

}
 800adea:	bf00      	nop
 800adec:	3758      	adds	r7, #88	; 0x58
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd80      	pop	{r7, pc}
 800adf2:	bf00      	nop
 800adf4:	20000f2c 	.word	0x20000f2c
 800adf8:	40010000 	.word	0x40010000

0800adfc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b08e      	sub	sp, #56	; 0x38
 800ae00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800ae02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ae06:	2200      	movs	r2, #0
 800ae08:	601a      	str	r2, [r3, #0]
 800ae0a:	605a      	str	r2, [r3, #4]
 800ae0c:	609a      	str	r2, [r3, #8]
 800ae0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800ae10:	f107 0320 	add.w	r3, r7, #32
 800ae14:	2200      	movs	r2, #0
 800ae16:	601a      	str	r2, [r3, #0]
 800ae18:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800ae1a:	1d3b      	adds	r3, r7, #4
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	601a      	str	r2, [r3, #0]
 800ae20:	605a      	str	r2, [r3, #4]
 800ae22:	609a      	str	r2, [r3, #8]
 800ae24:	60da      	str	r2, [r3, #12]
 800ae26:	611a      	str	r2, [r3, #16]
 800ae28:	615a      	str	r2, [r3, #20]
 800ae2a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800ae2c:	4b2b      	ldr	r3, [pc, #172]	; (800aedc <MX_TIM2_Init+0xe0>)
 800ae2e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800ae32:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 800ae34:	4b29      	ldr	r3, [pc, #164]	; (800aedc <MX_TIM2_Init+0xe0>)
 800ae36:	2207      	movs	r2, #7
 800ae38:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ae3a:	4b28      	ldr	r3, [pc, #160]	; (800aedc <MX_TIM2_Init+0xe0>)
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800ae40:	4b26      	ldr	r3, [pc, #152]	; (800aedc <MX_TIM2_Init+0xe0>)
 800ae42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ae46:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800ae48:	4b24      	ldr	r3, [pc, #144]	; (800aedc <MX_TIM2_Init+0xe0>)
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800ae4e:	4b23      	ldr	r3, [pc, #140]	; (800aedc <MX_TIM2_Init+0xe0>)
 800ae50:	2200      	movs	r2, #0
 800ae52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800ae54:	4821      	ldr	r0, [pc, #132]	; (800aedc <MX_TIM2_Init+0xe0>)
 800ae56:	f7fb fb77 	bl	8006548 <HAL_TIM_Base_Init>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d001      	beq.n	800ae64 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800ae60:	f001 fd9a 	bl	800c998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800ae64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ae68:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800ae6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ae6e:	4619      	mov	r1, r3
 800ae70:	481a      	ldr	r0, [pc, #104]	; (800aedc <MX_TIM2_Init+0xe0>)
 800ae72:	f7fc f8ab 	bl	8006fcc <HAL_TIM_ConfigClockSource>
 800ae76:	4603      	mov	r3, r0
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d001      	beq.n	800ae80 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800ae7c:	f001 fd8c 	bl	800c998 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800ae80:	4816      	ldr	r0, [pc, #88]	; (800aedc <MX_TIM2_Init+0xe0>)
 800ae82:	f7fb fbd4 	bl	800662e <HAL_TIM_OC_Init>
 800ae86:	4603      	mov	r3, r0
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d001      	beq.n	800ae90 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800ae8c:	f001 fd84 	bl	800c998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ae90:	2300      	movs	r3, #0
 800ae92:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ae94:	2300      	movs	r3, #0
 800ae96:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800ae98:	f107 0320 	add.w	r3, r7, #32
 800ae9c:	4619      	mov	r1, r3
 800ae9e:	480f      	ldr	r0, [pc, #60]	; (800aedc <MX_TIM2_Init+0xe0>)
 800aea0:	f7fc fdce 	bl	8007a40 <HAL_TIMEx_MasterConfigSynchronization>
 800aea4:	4603      	mov	r3, r0
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d001      	beq.n	800aeae <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800aeaa:	f001 fd75 	bl	800c998 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800aeba:	2300      	movs	r3, #0
 800aebc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800aebe:	1d3b      	adds	r3, r7, #4
 800aec0:	2200      	movs	r2, #0
 800aec2:	4619      	mov	r1, r3
 800aec4:	4805      	ldr	r0, [pc, #20]	; (800aedc <MX_TIM2_Init+0xe0>)
 800aec6:	f7fb febf 	bl	8006c48 <HAL_TIM_OC_ConfigChannel>
 800aeca:	4603      	mov	r3, r0
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d001      	beq.n	800aed4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800aed0:	f001 fd62 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800aed4:	bf00      	nop
 800aed6:	3738      	adds	r7, #56	; 0x38
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bd80      	pop	{r7, pc}
 800aedc:	200010b8 	.word	0x200010b8

0800aee0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b08e      	sub	sp, #56	; 0x38
 800aee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800aee6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800aeea:	2200      	movs	r2, #0
 800aeec:	601a      	str	r2, [r3, #0]
 800aeee:	605a      	str	r2, [r3, #4]
 800aef0:	609a      	str	r2, [r3, #8]
 800aef2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800aef4:	f107 0320 	add.w	r3, r7, #32
 800aef8:	2200      	movs	r2, #0
 800aefa:	601a      	str	r2, [r3, #0]
 800aefc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800aefe:	1d3b      	adds	r3, r7, #4
 800af00:	2200      	movs	r2, #0
 800af02:	601a      	str	r2, [r3, #0]
 800af04:	605a      	str	r2, [r3, #4]
 800af06:	609a      	str	r2, [r3, #8]
 800af08:	60da      	str	r2, [r3, #12]
 800af0a:	611a      	str	r2, [r3, #16]
 800af0c:	615a      	str	r2, [r3, #20]
 800af0e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800af10:	4b2b      	ldr	r3, [pc, #172]	; (800afc0 <MX_TIM3_Init+0xe0>)
 800af12:	4a2c      	ldr	r2, [pc, #176]	; (800afc4 <MX_TIM3_Init+0xe4>)
 800af14:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 800af16:	4b2a      	ldr	r3, [pc, #168]	; (800afc0 <MX_TIM3_Init+0xe0>)
 800af18:	2253      	movs	r2, #83	; 0x53
 800af1a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800af1c:	4b28      	ldr	r3, [pc, #160]	; (800afc0 <MX_TIM3_Init+0xe0>)
 800af1e:	2200      	movs	r2, #0
 800af20:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 800af22:	4b27      	ldr	r3, [pc, #156]	; (800afc0 <MX_TIM3_Init+0xe0>)
 800af24:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800af28:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800af2a:	4b25      	ldr	r3, [pc, #148]	; (800afc0 <MX_TIM3_Init+0xe0>)
 800af2c:	2200      	movs	r2, #0
 800af2e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800af30:	4b23      	ldr	r3, [pc, #140]	; (800afc0 <MX_TIM3_Init+0xe0>)
 800af32:	2200      	movs	r2, #0
 800af34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800af36:	4822      	ldr	r0, [pc, #136]	; (800afc0 <MX_TIM3_Init+0xe0>)
 800af38:	f7fb fb06 	bl	8006548 <HAL_TIM_Base_Init>
 800af3c:	4603      	mov	r3, r0
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d001      	beq.n	800af46 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800af42:	f001 fd29 	bl	800c998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800af46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800af4a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800af4c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800af50:	4619      	mov	r1, r3
 800af52:	481b      	ldr	r0, [pc, #108]	; (800afc0 <MX_TIM3_Init+0xe0>)
 800af54:	f7fc f83a 	bl	8006fcc <HAL_TIM_ConfigClockSource>
 800af58:	4603      	mov	r3, r0
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d001      	beq.n	800af62 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800af5e:	f001 fd1b 	bl	800c998 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800af62:	4817      	ldr	r0, [pc, #92]	; (800afc0 <MX_TIM3_Init+0xe0>)
 800af64:	f7fb fb63 	bl	800662e <HAL_TIM_OC_Init>
 800af68:	4603      	mov	r3, r0
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d001      	beq.n	800af72 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800af6e:	f001 fd13 	bl	800c998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800af72:	2300      	movs	r3, #0
 800af74:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800af76:	2300      	movs	r3, #0
 800af78:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800af7a:	f107 0320 	add.w	r3, r7, #32
 800af7e:	4619      	mov	r1, r3
 800af80:	480f      	ldr	r0, [pc, #60]	; (800afc0 <MX_TIM3_Init+0xe0>)
 800af82:	f7fc fd5d 	bl	8007a40 <HAL_TIMEx_MasterConfigSynchronization>
 800af86:	4603      	mov	r3, r0
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d001      	beq.n	800af90 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800af8c:	f001 fd04 	bl	800c998 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800af90:	2330      	movs	r3, #48	; 0x30
 800af92:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800af94:	2300      	movs	r3, #0
 800af96:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800af98:	2300      	movs	r3, #0
 800af9a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800af9c:	2300      	movs	r3, #0
 800af9e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800afa0:	1d3b      	adds	r3, r7, #4
 800afa2:	2200      	movs	r2, #0
 800afa4:	4619      	mov	r1, r3
 800afa6:	4806      	ldr	r0, [pc, #24]	; (800afc0 <MX_TIM3_Init+0xe0>)
 800afa8:	f7fb fe4e 	bl	8006c48 <HAL_TIM_OC_ConfigChannel>
 800afac:	4603      	mov	r3, r0
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d001      	beq.n	800afb6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800afb2:	f001 fcf1 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800afb6:	bf00      	nop
 800afb8:	3738      	adds	r7, #56	; 0x38
 800afba:	46bd      	mov	sp, r7
 800afbc:	bd80      	pop	{r7, pc}
 800afbe:	bf00      	nop
 800afc0:	20000d18 	.word	0x20000d18
 800afc4:	40000400 	.word	0x40000400

0800afc8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b086      	sub	sp, #24
 800afcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800afce:	f107 0308 	add.w	r3, r7, #8
 800afd2:	2200      	movs	r2, #0
 800afd4:	601a      	str	r2, [r3, #0]
 800afd6:	605a      	str	r2, [r3, #4]
 800afd8:	609a      	str	r2, [r3, #8]
 800afda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800afdc:	463b      	mov	r3, r7
 800afde:	2200      	movs	r2, #0
 800afe0:	601a      	str	r2, [r3, #0]
 800afe2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800afe4:	4b1d      	ldr	r3, [pc, #116]	; (800b05c <MX_TIM5_Init+0x94>)
 800afe6:	4a1e      	ldr	r2, [pc, #120]	; (800b060 <MX_TIM5_Init+0x98>)
 800afe8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 839;
 800afea:	4b1c      	ldr	r3, [pc, #112]	; (800b05c <MX_TIM5_Init+0x94>)
 800afec:	f240 3247 	movw	r2, #839	; 0x347
 800aff0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800aff2:	4b1a      	ldr	r3, [pc, #104]	; (800b05c <MX_TIM5_Init+0x94>)
 800aff4:	2200      	movs	r2, #0
 800aff6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800aff8:	4b18      	ldr	r3, [pc, #96]	; (800b05c <MX_TIM5_Init+0x94>)
 800affa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800affe:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b000:	4b16      	ldr	r3, [pc, #88]	; (800b05c <MX_TIM5_Init+0x94>)
 800b002:	2200      	movs	r2, #0
 800b004:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b006:	4b15      	ldr	r3, [pc, #84]	; (800b05c <MX_TIM5_Init+0x94>)
 800b008:	2200      	movs	r2, #0
 800b00a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800b00c:	4813      	ldr	r0, [pc, #76]	; (800b05c <MX_TIM5_Init+0x94>)
 800b00e:	f7fb fa9b 	bl	8006548 <HAL_TIM_Base_Init>
 800b012:	4603      	mov	r3, r0
 800b014:	2b00      	cmp	r3, #0
 800b016:	d001      	beq.n	800b01c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 800b018:	f001 fcbe 	bl	800c998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800b01c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b020:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800b022:	f107 0308 	add.w	r3, r7, #8
 800b026:	4619      	mov	r1, r3
 800b028:	480c      	ldr	r0, [pc, #48]	; (800b05c <MX_TIM5_Init+0x94>)
 800b02a:	f7fb ffcf 	bl	8006fcc <HAL_TIM_ConfigClockSource>
 800b02e:	4603      	mov	r3, r0
 800b030:	2b00      	cmp	r3, #0
 800b032:	d001      	beq.n	800b038 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800b034:	f001 fcb0 	bl	800c998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b038:	2300      	movs	r3, #0
 800b03a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b03c:	2300      	movs	r3, #0
 800b03e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800b040:	463b      	mov	r3, r7
 800b042:	4619      	mov	r1, r3
 800b044:	4805      	ldr	r0, [pc, #20]	; (800b05c <MX_TIM5_Init+0x94>)
 800b046:	f7fc fcfb 	bl	8007a40 <HAL_TIMEx_MasterConfigSynchronization>
 800b04a:	4603      	mov	r3, r0
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d001      	beq.n	800b054 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 800b050:	f001 fca2 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800b054:	bf00      	nop
 800b056:	3718      	adds	r7, #24
 800b058:	46bd      	mov	sp, r7
 800b05a:	bd80      	pop	{r7, pc}
 800b05c:	20000cd4 	.word	0x20000cd4
 800b060:	40000c00 	.word	0x40000c00

0800b064 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800b064:	b580      	push	{r7, lr}
 800b066:	b082      	sub	sp, #8
 800b068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b06a:	463b      	mov	r3, r7
 800b06c:	2200      	movs	r2, #0
 800b06e:	601a      	str	r2, [r3, #0]
 800b070:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800b072:	4b15      	ldr	r3, [pc, #84]	; (800b0c8 <MX_TIM6_Init+0x64>)
 800b074:	4a15      	ldr	r2, [pc, #84]	; (800b0cc <MX_TIM6_Init+0x68>)
 800b076:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 800b078:	4b13      	ldr	r3, [pc, #76]	; (800b0c8 <MX_TIM6_Init+0x64>)
 800b07a:	2253      	movs	r2, #83	; 0x53
 800b07c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b07e:	4b12      	ldr	r3, [pc, #72]	; (800b0c8 <MX_TIM6_Init+0x64>)
 800b080:	2200      	movs	r2, #0
 800b082:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 800b084:	4b10      	ldr	r3, [pc, #64]	; (800b0c8 <MX_TIM6_Init+0x64>)
 800b086:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b08a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b08c:	4b0e      	ldr	r3, [pc, #56]	; (800b0c8 <MX_TIM6_Init+0x64>)
 800b08e:	2200      	movs	r2, #0
 800b090:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800b092:	480d      	ldr	r0, [pc, #52]	; (800b0c8 <MX_TIM6_Init+0x64>)
 800b094:	f7fb fa58 	bl	8006548 <HAL_TIM_Base_Init>
 800b098:	4603      	mov	r3, r0
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d001      	beq.n	800b0a2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800b09e:	f001 fc7b 	bl	800c998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800b0aa:	463b      	mov	r3, r7
 800b0ac:	4619      	mov	r1, r3
 800b0ae:	4806      	ldr	r0, [pc, #24]	; (800b0c8 <MX_TIM6_Init+0x64>)
 800b0b0:	f7fc fcc6 	bl	8007a40 <HAL_TIMEx_MasterConfigSynchronization>
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d001      	beq.n	800b0be <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800b0ba:	f001 fc6d 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800b0be:	bf00      	nop
 800b0c0:	3708      	adds	r7, #8
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	bd80      	pop	{r7, pc}
 800b0c6:	bf00      	nop
 800b0c8:	20000eec 	.word	0x20000eec
 800b0cc:	40001000 	.word	0x40001000

0800b0d0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b08c      	sub	sp, #48	; 0x30
 800b0d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800b0d6:	f107 030c 	add.w	r3, r7, #12
 800b0da:	2224      	movs	r2, #36	; 0x24
 800b0dc:	2100      	movs	r1, #0
 800b0de:	4618      	mov	r0, r3
 800b0e0:	f002 fc02 	bl	800d8e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b0e4:	1d3b      	adds	r3, r7, #4
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	601a      	str	r2, [r3, #0]
 800b0ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800b0ec:	4b22      	ldr	r3, [pc, #136]	; (800b178 <MX_TIM8_Init+0xa8>)
 800b0ee:	4a23      	ldr	r2, [pc, #140]	; (800b17c <MX_TIM8_Init+0xac>)
 800b0f0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800b0f2:	4b21      	ldr	r3, [pc, #132]	; (800b178 <MX_TIM8_Init+0xa8>)
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b0f8:	4b1f      	ldr	r3, [pc, #124]	; (800b178 <MX_TIM8_Init+0xa8>)
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1999;
 800b0fe:	4b1e      	ldr	r3, [pc, #120]	; (800b178 <MX_TIM8_Init+0xa8>)
 800b100:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800b104:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b106:	4b1c      	ldr	r3, [pc, #112]	; (800b178 <MX_TIM8_Init+0xa8>)
 800b108:	2200      	movs	r2, #0
 800b10a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800b10c:	4b1a      	ldr	r3, [pc, #104]	; (800b178 <MX_TIM8_Init+0xa8>)
 800b10e:	2200      	movs	r2, #0
 800b110:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b112:	4b19      	ldr	r3, [pc, #100]	; (800b178 <MX_TIM8_Init+0xa8>)
 800b114:	2200      	movs	r2, #0
 800b116:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800b118:	2303      	movs	r3, #3
 800b11a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800b11c:	2300      	movs	r3, #0
 800b11e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800b120:	2301      	movs	r3, #1
 800b122:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800b124:	2300      	movs	r3, #0
 800b126:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800b128:	2300      	movs	r3, #0
 800b12a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800b12c:	2300      	movs	r3, #0
 800b12e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800b130:	2301      	movs	r3, #1
 800b132:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800b134:	2300      	movs	r3, #0
 800b136:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800b138:	2300      	movs	r3, #0
 800b13a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800b13c:	f107 030c 	add.w	r3, r7, #12
 800b140:	4619      	mov	r1, r3
 800b142:	480d      	ldr	r0, [pc, #52]	; (800b178 <MX_TIM8_Init+0xa8>)
 800b144:	f7fb fb8f 	bl	8006866 <HAL_TIM_Encoder_Init>
 800b148:	4603      	mov	r3, r0
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d001      	beq.n	800b152 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800b14e:	f001 fc23 	bl	800c998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800b152:	2320      	movs	r3, #32
 800b154:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b156:	2300      	movs	r3, #0
 800b158:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800b15a:	1d3b      	adds	r3, r7, #4
 800b15c:	4619      	mov	r1, r3
 800b15e:	4806      	ldr	r0, [pc, #24]	; (800b178 <MX_TIM8_Init+0xa8>)
 800b160:	f7fc fc6e 	bl	8007a40 <HAL_TIMEx_MasterConfigSynchronization>
 800b164:	4603      	mov	r3, r0
 800b166:	2b00      	cmp	r3, #0
 800b168:	d001      	beq.n	800b16e <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 800b16a:	f001 fc15 	bl	800c998 <Error_Handler>
  //HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn); // this didn't seem to be necessary


  /* USER CODE END TIM8_Init 2 */

}
 800b16e:	bf00      	nop
 800b170:	3730      	adds	r7, #48	; 0x30
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}
 800b176:	bf00      	nop
 800b178:	20000690 	.word	0x20000690
 800b17c:	40010400 	.word	0x40010400

0800b180 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b08c      	sub	sp, #48	; 0x30
 800b184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800b186:	f107 0320 	add.w	r3, r7, #32
 800b18a:	2200      	movs	r2, #0
 800b18c:	601a      	str	r2, [r3, #0]
 800b18e:	605a      	str	r2, [r3, #4]
 800b190:	609a      	str	r2, [r3, #8]
 800b192:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800b194:	1d3b      	adds	r3, r7, #4
 800b196:	2200      	movs	r2, #0
 800b198:	601a      	str	r2, [r3, #0]
 800b19a:	605a      	str	r2, [r3, #4]
 800b19c:	609a      	str	r2, [r3, #8]
 800b19e:	60da      	str	r2, [r3, #12]
 800b1a0:	611a      	str	r2, [r3, #16]
 800b1a2:	615a      	str	r2, [r3, #20]
 800b1a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800b1a6:	4b2d      	ldr	r3, [pc, #180]	; (800b25c <MX_TIM9_Init+0xdc>)
 800b1a8:	4a2d      	ldr	r2, [pc, #180]	; (800b260 <MX_TIM9_Init+0xe0>)
 800b1aa:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 167;
 800b1ac:	4b2b      	ldr	r3, [pc, #172]	; (800b25c <MX_TIM9_Init+0xdc>)
 800b1ae:	22a7      	movs	r2, #167	; 0xa7
 800b1b0:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b1b2:	4b2a      	ldr	r3, [pc, #168]	; (800b25c <MX_TIM9_Init+0xdc>)
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000;
 800b1b8:	4b28      	ldr	r3, [pc, #160]	; (800b25c <MX_TIM9_Init+0xdc>)
 800b1ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b1be:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b1c0:	4b26      	ldr	r3, [pc, #152]	; (800b25c <MX_TIM9_Init+0xdc>)
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b1c6:	4b25      	ldr	r3, [pc, #148]	; (800b25c <MX_TIM9_Init+0xdc>)
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800b1cc:	4823      	ldr	r0, [pc, #140]	; (800b25c <MX_TIM9_Init+0xdc>)
 800b1ce:	f7fb f9bb 	bl	8006548 <HAL_TIM_Base_Init>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d001      	beq.n	800b1dc <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 800b1d8:	f001 fbde 	bl	800c998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800b1dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b1e0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800b1e2:	f107 0320 	add.w	r3, r7, #32
 800b1e6:	4619      	mov	r1, r3
 800b1e8:	481c      	ldr	r0, [pc, #112]	; (800b25c <MX_TIM9_Init+0xdc>)
 800b1ea:	f7fb feef 	bl	8006fcc <HAL_TIM_ConfigClockSource>
 800b1ee:	4603      	mov	r3, r0
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d001      	beq.n	800b1f8 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 800b1f4:	f001 fbd0 	bl	800c998 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 800b1f8:	4818      	ldr	r0, [pc, #96]	; (800b25c <MX_TIM9_Init+0xdc>)
 800b1fa:	f7fb fa8b 	bl	8006714 <HAL_TIM_PWM_Init>
 800b1fe:	4603      	mov	r3, r0
 800b200:	2b00      	cmp	r3, #0
 800b202:	d001      	beq.n	800b208 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 800b204:	f001 fbc8 	bl	800c998 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800b208:	2360      	movs	r3, #96	; 0x60
 800b20a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 800b20c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b210:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800b212:	2300      	movs	r3, #0
 800b214:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800b216:	2300      	movs	r3, #0
 800b218:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800b21a:	1d3b      	adds	r3, r7, #4
 800b21c:	2200      	movs	r2, #0
 800b21e:	4619      	mov	r1, r3
 800b220:	480e      	ldr	r0, [pc, #56]	; (800b25c <MX_TIM9_Init+0xdc>)
 800b222:	f7fb fe0d 	bl	8006e40 <HAL_TIM_PWM_ConfigChannel>
 800b226:	4603      	mov	r3, r0
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d001      	beq.n	800b230 <MX_TIM9_Init+0xb0>
  {
    Error_Handler();
 800b22c:	f001 fbb4 	bl	800c998 <Error_Handler>
  }
  sConfigOC.Pulse = 2000;
 800b230:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800b234:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800b236:	1d3b      	adds	r3, r7, #4
 800b238:	2204      	movs	r2, #4
 800b23a:	4619      	mov	r1, r3
 800b23c:	4807      	ldr	r0, [pc, #28]	; (800b25c <MX_TIM9_Init+0xdc>)
 800b23e:	f7fb fdff 	bl	8006e40 <HAL_TIM_PWM_ConfigChannel>
 800b242:	4603      	mov	r3, r0
 800b244:	2b00      	cmp	r3, #0
 800b246:	d001      	beq.n	800b24c <MX_TIM9_Init+0xcc>
  {
    Error_Handler();
 800b248:	f001 fba6 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 800b24c:	4803      	ldr	r0, [pc, #12]	; (800b25c <MX_TIM9_Init+0xdc>)
 800b24e:	f002 f887 	bl	800d360 <HAL_TIM_MspPostInit>

}
 800b252:	bf00      	nop
 800b254:	3730      	adds	r7, #48	; 0x30
 800b256:	46bd      	mov	sp, r7
 800b258:	bd80      	pop	{r7, pc}
 800b25a:	bf00      	nop
 800b25c:	20000fd4 	.word	0x20000fd4
 800b260:	40014000 	.word	0x40014000

0800b264 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 800b264:	b580      	push	{r7, lr}
 800b266:	b08c      	sub	sp, #48	; 0x30
 800b268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800b26a:	f107 0320 	add.w	r3, r7, #32
 800b26e:	2200      	movs	r2, #0
 800b270:	601a      	str	r2, [r3, #0]
 800b272:	605a      	str	r2, [r3, #4]
 800b274:	609a      	str	r2, [r3, #8]
 800b276:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800b278:	1d3b      	adds	r3, r7, #4
 800b27a:	2200      	movs	r2, #0
 800b27c:	601a      	str	r2, [r3, #0]
 800b27e:	605a      	str	r2, [r3, #4]
 800b280:	609a      	str	r2, [r3, #8]
 800b282:	60da      	str	r2, [r3, #12]
 800b284:	611a      	str	r2, [r3, #16]
 800b286:	615a      	str	r2, [r3, #20]
 800b288:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800b28a:	4b24      	ldr	r3, [pc, #144]	; (800b31c <MX_TIM12_Init+0xb8>)
 800b28c:	4a24      	ldr	r2, [pc, #144]	; (800b320 <MX_TIM12_Init+0xbc>)
 800b28e:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 7;
 800b290:	4b22      	ldr	r3, [pc, #136]	; (800b31c <MX_TIM12_Init+0xb8>)
 800b292:	2207      	movs	r2, #7
 800b294:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b296:	4b21      	ldr	r3, [pc, #132]	; (800b31c <MX_TIM12_Init+0xb8>)
 800b298:	2200      	movs	r2, #0
 800b29a:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800b29c:	4b1f      	ldr	r3, [pc, #124]	; (800b31c <MX_TIM12_Init+0xb8>)
 800b29e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b2a2:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b2a4:	4b1d      	ldr	r3, [pc, #116]	; (800b31c <MX_TIM12_Init+0xb8>)
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b2aa:	4b1c      	ldr	r3, [pc, #112]	; (800b31c <MX_TIM12_Init+0xb8>)
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 800b2b0:	481a      	ldr	r0, [pc, #104]	; (800b31c <MX_TIM12_Init+0xb8>)
 800b2b2:	f7fb f949 	bl	8006548 <HAL_TIM_Base_Init>
 800b2b6:	4603      	mov	r3, r0
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d001      	beq.n	800b2c0 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 800b2bc:	f001 fb6c 	bl	800c998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800b2c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b2c4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 800b2c6:	f107 0320 	add.w	r3, r7, #32
 800b2ca:	4619      	mov	r1, r3
 800b2cc:	4813      	ldr	r0, [pc, #76]	; (800b31c <MX_TIM12_Init+0xb8>)
 800b2ce:	f7fb fe7d 	bl	8006fcc <HAL_TIM_ConfigClockSource>
 800b2d2:	4603      	mov	r3, r0
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d001      	beq.n	800b2dc <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 800b2d8:	f001 fb5e 	bl	800c998 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim12) != HAL_OK)
 800b2dc:	480f      	ldr	r0, [pc, #60]	; (800b31c <MX_TIM12_Init+0xb8>)
 800b2de:	f7fb f9a6 	bl	800662e <HAL_TIM_OC_Init>
 800b2e2:	4603      	mov	r3, r0
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d001      	beq.n	800b2ec <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 800b2e8:	f001 fb56 	bl	800c998 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800b2fc:	1d3b      	adds	r3, r7, #4
 800b2fe:	2200      	movs	r2, #0
 800b300:	4619      	mov	r1, r3
 800b302:	4806      	ldr	r0, [pc, #24]	; (800b31c <MX_TIM12_Init+0xb8>)
 800b304:	f7fb fca0 	bl	8006c48 <HAL_TIM_OC_ConfigChannel>
 800b308:	4603      	mov	r3, r0
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d001      	beq.n	800b312 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 800b30e:	f001 fb43 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 800b312:	bf00      	nop
 800b314:	3730      	adds	r7, #48	; 0x30
 800b316:	46bd      	mov	sp, r7
 800b318:	bd80      	pop	{r7, pc}
 800b31a:	bf00      	nop
 800b31c:	2000119c 	.word	0x2000119c
 800b320:	40001800 	.word	0x40001800

0800b324 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 800b324:	b580      	push	{r7, lr}
 800b326:	b084      	sub	sp, #16
 800b328:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 800b32a:	463b      	mov	r3, r7
 800b32c:	2200      	movs	r2, #0
 800b32e:	601a      	str	r2, [r3, #0]
 800b330:	605a      	str	r2, [r3, #4]
 800b332:	609a      	str	r2, [r3, #8]
 800b334:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800b336:	4b1c      	ldr	r3, [pc, #112]	; (800b3a8 <MX_TIM13_Init+0x84>)
 800b338:	4a1c      	ldr	r2, [pc, #112]	; (800b3ac <MX_TIM13_Init+0x88>)
 800b33a:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 800b33c:	4b1a      	ldr	r3, [pc, #104]	; (800b3a8 <MX_TIM13_Init+0x84>)
 800b33e:	2200      	movs	r2, #0
 800b340:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b342:	4b19      	ldr	r3, [pc, #100]	; (800b3a8 <MX_TIM13_Init+0x84>)
 800b344:	2200      	movs	r2, #0
 800b346:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 0;
 800b348:	4b17      	ldr	r3, [pc, #92]	; (800b3a8 <MX_TIM13_Init+0x84>)
 800b34a:	2200      	movs	r2, #0
 800b34c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b34e:	4b16      	ldr	r3, [pc, #88]	; (800b3a8 <MX_TIM13_Init+0x84>)
 800b350:	2200      	movs	r2, #0
 800b352:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b354:	4b14      	ldr	r3, [pc, #80]	; (800b3a8 <MX_TIM13_Init+0x84>)
 800b356:	2200      	movs	r2, #0
 800b358:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800b35a:	4813      	ldr	r0, [pc, #76]	; (800b3a8 <MX_TIM13_Init+0x84>)
 800b35c:	f7fb f8f4 	bl	8006548 <HAL_TIM_Base_Init>
 800b360:	4603      	mov	r3, r0
 800b362:	2b00      	cmp	r3, #0
 800b364:	d001      	beq.n	800b36a <MX_TIM13_Init+0x46>
  {
    Error_Handler();
 800b366:	f001 fb17 	bl	800c998 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim13) != HAL_OK)
 800b36a:	480f      	ldr	r0, [pc, #60]	; (800b3a8 <MX_TIM13_Init+0x84>)
 800b36c:	f7fb fa46 	bl	80067fc <HAL_TIM_IC_Init>
 800b370:	4603      	mov	r3, r0
 800b372:	2b00      	cmp	r3, #0
 800b374:	d001      	beq.n	800b37a <MX_TIM13_Init+0x56>
  {
    Error_Handler();
 800b376:	f001 fb0f 	bl	800c998 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800b37a:	2300      	movs	r3, #0
 800b37c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800b37e:	2301      	movs	r3, #1
 800b380:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800b382:	2300      	movs	r3, #0
 800b384:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800b386:	2300      	movs	r3, #0
 800b388:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim13, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800b38a:	463b      	mov	r3, r7
 800b38c:	2200      	movs	r2, #0
 800b38e:	4619      	mov	r1, r3
 800b390:	4805      	ldr	r0, [pc, #20]	; (800b3a8 <MX_TIM13_Init+0x84>)
 800b392:	f7fb fcb9 	bl	8006d08 <HAL_TIM_IC_ConfigChannel>
 800b396:	4603      	mov	r3, r0
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d001      	beq.n	800b3a0 <MX_TIM13_Init+0x7c>
  {
    Error_Handler();
 800b39c:	f001 fafc 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 800b3a0:	bf00      	nop
 800b3a2:	3710      	adds	r7, #16
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	bd80      	pop	{r7, pc}
 800b3a8:	20000e28 	.word	0x20000e28
 800b3ac:	40001c00 	.word	0x40001c00

0800b3b0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800b3b4:	4b11      	ldr	r3, [pc, #68]	; (800b3fc <MX_USART3_UART_Init+0x4c>)
 800b3b6:	4a12      	ldr	r2, [pc, #72]	; (800b400 <MX_USART3_UART_Init+0x50>)
 800b3b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800b3ba:	4b10      	ldr	r3, [pc, #64]	; (800b3fc <MX_USART3_UART_Init+0x4c>)
 800b3bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800b3c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800b3c2:	4b0e      	ldr	r3, [pc, #56]	; (800b3fc <MX_USART3_UART_Init+0x4c>)
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800b3c8:	4b0c      	ldr	r3, [pc, #48]	; (800b3fc <MX_USART3_UART_Init+0x4c>)
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800b3ce:	4b0b      	ldr	r3, [pc, #44]	; (800b3fc <MX_USART3_UART_Init+0x4c>)
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800b3d4:	4b09      	ldr	r3, [pc, #36]	; (800b3fc <MX_USART3_UART_Init+0x4c>)
 800b3d6:	220c      	movs	r2, #12
 800b3d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800b3da:	4b08      	ldr	r3, [pc, #32]	; (800b3fc <MX_USART3_UART_Init+0x4c>)
 800b3dc:	2200      	movs	r2, #0
 800b3de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800b3e0:	4b06      	ldr	r3, [pc, #24]	; (800b3fc <MX_USART3_UART_Init+0x4c>)
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800b3e6:	4805      	ldr	r0, [pc, #20]	; (800b3fc <MX_USART3_UART_Init+0x4c>)
 800b3e8:	f7fc fc31 	bl	8007c4e <HAL_UART_Init>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d001      	beq.n	800b3f6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800b3f2:	f001 fad1 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800b3f6:	bf00      	nop
 800b3f8:	bd80      	pop	{r7, pc}
 800b3fa:	bf00      	nop
 800b3fc:	200006d0 	.word	0x200006d0
 800b400:	40004800 	.word	0x40004800

0800b404 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800b404:	b580      	push	{r7, lr}
 800b406:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b408:	4b14      	ldr	r3, [pc, #80]	; (800b45c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b40a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b40e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b410:	4b12      	ldr	r3, [pc, #72]	; (800b45c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b412:	2204      	movs	r2, #4
 800b414:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b416:	4b11      	ldr	r3, [pc, #68]	; (800b45c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b418:	2202      	movs	r2, #2
 800b41a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b41c:	4b0f      	ldr	r3, [pc, #60]	; (800b45c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b41e:	2200      	movs	r2, #0
 800b420:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b422:	4b0e      	ldr	r3, [pc, #56]	; (800b45c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b424:	2202      	movs	r2, #2
 800b426:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b428:	4b0c      	ldr	r3, [pc, #48]	; (800b45c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b42a:	2200      	movs	r2, #0
 800b42c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b42e:	4b0b      	ldr	r3, [pc, #44]	; (800b45c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b430:	2200      	movs	r2, #0
 800b432:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b434:	4b09      	ldr	r3, [pc, #36]	; (800b45c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b436:	2200      	movs	r2, #0
 800b438:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b43a:	4b08      	ldr	r3, [pc, #32]	; (800b45c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b43c:	2200      	movs	r2, #0
 800b43e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b440:	4b06      	ldr	r3, [pc, #24]	; (800b45c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b442:	2200      	movs	r2, #0
 800b444:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b446:	4805      	ldr	r0, [pc, #20]	; (800b45c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800b448:	f7f9 fab9 	bl	80049be <HAL_PCD_Init>
 800b44c:	4603      	mov	r3, r0
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d001      	beq.n	800b456 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800b452:	f001 faa1 	bl	800c998 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800b456:	bf00      	nop
 800b458:	bd80      	pop	{r7, pc}
 800b45a:	bf00      	nop
 800b45c:	200007ac 	.word	0x200007ac

0800b460 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800b460:	b580      	push	{r7, lr}
 800b462:	b082      	sub	sp, #8
 800b464:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800b466:	2300      	movs	r3, #0
 800b468:	607b      	str	r3, [r7, #4]
 800b46a:	4b1f      	ldr	r3, [pc, #124]	; (800b4e8 <MX_DMA_Init+0x88>)
 800b46c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b46e:	4a1e      	ldr	r2, [pc, #120]	; (800b4e8 <MX_DMA_Init+0x88>)
 800b470:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b474:	6313      	str	r3, [r2, #48]	; 0x30
 800b476:	4b1c      	ldr	r3, [pc, #112]	; (800b4e8 <MX_DMA_Init+0x88>)
 800b478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b47a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b47e:	607b      	str	r3, [r7, #4]
 800b480:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800b482:	2300      	movs	r3, #0
 800b484:	603b      	str	r3, [r7, #0]
 800b486:	4b18      	ldr	r3, [pc, #96]	; (800b4e8 <MX_DMA_Init+0x88>)
 800b488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b48a:	4a17      	ldr	r2, [pc, #92]	; (800b4e8 <MX_DMA_Init+0x88>)
 800b48c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b490:	6313      	str	r3, [r2, #48]	; 0x30
 800b492:	4b15      	ldr	r3, [pc, #84]	; (800b4e8 <MX_DMA_Init+0x88>)
 800b494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b496:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b49a:	603b      	str	r3, [r7, #0]
 800b49c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800b49e:	2200      	movs	r2, #0
 800b4a0:	2100      	movs	r1, #0
 800b4a2:	200e      	movs	r0, #14
 800b4a4:	f7f7 fd03 	bl	8002eae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800b4a8:	200e      	movs	r0, #14
 800b4aa:	f7f7 fd1c 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800b4ae:	2200      	movs	r2, #0
 800b4b0:	2100      	movs	r1, #0
 800b4b2:	2038      	movs	r0, #56	; 0x38
 800b4b4:	f7f7 fcfb 	bl	8002eae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800b4b8:	2038      	movs	r0, #56	; 0x38
 800b4ba:	f7f7 fd14 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800b4be:	2200      	movs	r2, #0
 800b4c0:	2100      	movs	r1, #0
 800b4c2:	2039      	movs	r0, #57	; 0x39
 800b4c4:	f7f7 fcf3 	bl	8002eae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800b4c8:	2039      	movs	r0, #57	; 0x39
 800b4ca:	f7f7 fd0c 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	2100      	movs	r1, #0
 800b4d2:	203a      	movs	r0, #58	; 0x3a
 800b4d4:	f7f7 fceb 	bl	8002eae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800b4d8:	203a      	movs	r0, #58	; 0x3a
 800b4da:	f7f7 fd04 	bl	8002ee6 <HAL_NVIC_EnableIRQ>

}
 800b4de:	bf00      	nop
 800b4e0:	3708      	adds	r7, #8
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	bd80      	pop	{r7, pc}
 800b4e6:	bf00      	nop
 800b4e8:	40023800 	.word	0x40023800

0800b4ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b08c      	sub	sp, #48	; 0x30
 800b4f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b4f2:	f107 031c 	add.w	r3, r7, #28
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	601a      	str	r2, [r3, #0]
 800b4fa:	605a      	str	r2, [r3, #4]
 800b4fc:	609a      	str	r2, [r3, #8]
 800b4fe:	60da      	str	r2, [r3, #12]
 800b500:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800b502:	2300      	movs	r3, #0
 800b504:	61bb      	str	r3, [r7, #24]
 800b506:	4b61      	ldr	r3, [pc, #388]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b50a:	4a60      	ldr	r2, [pc, #384]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b50c:	f043 0310 	orr.w	r3, r3, #16
 800b510:	6313      	str	r3, [r2, #48]	; 0x30
 800b512:	4b5e      	ldr	r3, [pc, #376]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b516:	f003 0310 	and.w	r3, r3, #16
 800b51a:	61bb      	str	r3, [r7, #24]
 800b51c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800b51e:	2300      	movs	r3, #0
 800b520:	617b      	str	r3, [r7, #20]
 800b522:	4b5a      	ldr	r3, [pc, #360]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b526:	4a59      	ldr	r2, [pc, #356]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b528:	f043 0304 	orr.w	r3, r3, #4
 800b52c:	6313      	str	r3, [r2, #48]	; 0x30
 800b52e:	4b57      	ldr	r3, [pc, #348]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b532:	f003 0304 	and.w	r3, r3, #4
 800b536:	617b      	str	r3, [r7, #20]
 800b538:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800b53a:	2300      	movs	r3, #0
 800b53c:	613b      	str	r3, [r7, #16]
 800b53e:	4b53      	ldr	r3, [pc, #332]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b542:	4a52      	ldr	r2, [pc, #328]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b544:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b548:	6313      	str	r3, [r2, #48]	; 0x30
 800b54a:	4b50      	ldr	r3, [pc, #320]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b54c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b54e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b552:	613b      	str	r3, [r7, #16]
 800b554:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800b556:	2300      	movs	r3, #0
 800b558:	60fb      	str	r3, [r7, #12]
 800b55a:	4b4c      	ldr	r3, [pc, #304]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b55c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b55e:	4a4b      	ldr	r2, [pc, #300]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b560:	f043 0301 	orr.w	r3, r3, #1
 800b564:	6313      	str	r3, [r2, #48]	; 0x30
 800b566:	4b49      	ldr	r3, [pc, #292]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b56a:	f003 0301 	and.w	r3, r3, #1
 800b56e:	60fb      	str	r3, [r7, #12]
 800b570:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800b572:	2300      	movs	r3, #0
 800b574:	60bb      	str	r3, [r7, #8]
 800b576:	4b45      	ldr	r3, [pc, #276]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b57a:	4a44      	ldr	r2, [pc, #272]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b57c:	f043 0302 	orr.w	r3, r3, #2
 800b580:	6313      	str	r3, [r2, #48]	; 0x30
 800b582:	4b42      	ldr	r3, [pc, #264]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b586:	f003 0302 	and.w	r3, r3, #2
 800b58a:	60bb      	str	r3, [r7, #8]
 800b58c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800b58e:	2300      	movs	r3, #0
 800b590:	607b      	str	r3, [r7, #4]
 800b592:	4b3e      	ldr	r3, [pc, #248]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b596:	4a3d      	ldr	r2, [pc, #244]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b598:	f043 0308 	orr.w	r3, r3, #8
 800b59c:	6313      	str	r3, [r2, #48]	; 0x30
 800b59e:	4b3b      	ldr	r3, [pc, #236]	; (800b68c <MX_GPIO_Init+0x1a0>)
 800b5a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5a2:	f003 0308 	and.w	r3, r3, #8
 800b5a6:	607b      	str	r3, [r7, #4]
 800b5a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LD_1_Pin|LD_2_Pin|EN_GATE_Pin|M0_DC_CAL_Pin, GPIO_PIN_RESET);
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	f24c 0118 	movw	r1, #49176	; 0xc018
 800b5b0:	4837      	ldr	r0, [pc, #220]	; (800b690 <MX_GPIO_Init+0x1a4>)
 800b5b2:	f7f8 fa31 	bl	8003a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b5bc:	4835      	ldr	r0, [pc, #212]	; (800b694 <MX_GPIO_Init+0x1a8>)
 800b5be:	f7f8 fa2b 	bl	8003a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|debug1_out_Pin|debug2_out_Pin|ROT0_nCS_Pin 
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	f64b 0180 	movw	r1, #47232	; 0xb880
 800b5c8:	4833      	ldr	r0, [pc, #204]	; (800b698 <MX_GPIO_Init+0x1ac>)
 800b5ca:	f7f8 fa25 	bl	8003a18 <HAL_GPIO_WritePin>
                          |nSCS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LD_1_Pin LD_2_Pin EN_GATE_Pin M0_DC_CAL_Pin */
  GPIO_InitStruct.Pin = LD_1_Pin|LD_2_Pin|EN_GATE_Pin|M0_DC_CAL_Pin;
 800b5ce:	f24c 0318 	movw	r3, #49176	; 0xc018
 800b5d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b5d4:	2301      	movs	r3, #1
 800b5d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b5d8:	2300      	movs	r3, #0
 800b5da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b5dc:	2300      	movs	r3, #0
 800b5de:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b5e0:	f107 031c 	add.w	r3, r7, #28
 800b5e4:	4619      	mov	r1, r3
 800b5e6:	482a      	ldr	r0, [pc, #168]	; (800b690 <MX_GPIO_Init+0x1a4>)
 800b5e8:	f7f8 f87c 	bl	80036e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800b5ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b5f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b5f2:	2301      	movs	r3, #1
 800b5f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b5fe:	f107 031c 	add.w	r3, r7, #28
 800b602:	4619      	mov	r1, r3
 800b604:	4823      	ldr	r0, [pc, #140]	; (800b694 <MX_GPIO_Init+0x1a8>)
 800b606:	f7f8 f86d 	bl	80036e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 debug1_out_Pin debug2_out_Pin ROT0_nCS_Pin 
                           nSCS_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_11|debug1_out_Pin|debug2_out_Pin|ROT0_nCS_Pin 
 800b60a:	f64b 0380 	movw	r3, #47232	; 0xb880
 800b60e:	61fb      	str	r3, [r7, #28]
                          |nSCS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b610:	2301      	movs	r3, #1
 800b612:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b614:	2300      	movs	r3, #0
 800b616:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b618:	2300      	movs	r3, #0
 800b61a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800b61c:	f107 031c 	add.w	r3, r7, #28
 800b620:	4619      	mov	r1, r3
 800b622:	481d      	ldr	r0, [pc, #116]	; (800b698 <MX_GPIO_Init+0x1ac>)
 800b624:	f7f8 f85e 	bl	80036e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : debug1_in_Pin */
  GPIO_InitStruct.Pin = debug1_in_Pin;
 800b628:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b62c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b62e:	2300      	movs	r3, #0
 800b630:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b632:	2300      	movs	r3, #0
 800b634:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(debug1_in_GPIO_Port, &GPIO_InitStruct);
 800b636:	f107 031c 	add.w	r3, r7, #28
 800b63a:	4619      	mov	r1, r3
 800b63c:	4816      	ldr	r0, [pc, #88]	; (800b698 <MX_GPIO_Init+0x1ac>)
 800b63e:	f7f8 f851 	bl	80036e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ROT0_I_W_Pin */
  GPIO_InitStruct.Pin = ROT0_I_W_Pin;
 800b642:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b646:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800b648:	4b14      	ldr	r3, [pc, #80]	; (800b69c <MX_GPIO_Init+0x1b0>)
 800b64a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b64c:	2300      	movs	r3, #0
 800b64e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ROT0_I_W_GPIO_Port, &GPIO_InitStruct);
 800b650:	f107 031c 	add.w	r3, r7, #28
 800b654:	4619      	mov	r1, r3
 800b656:	480f      	ldr	r0, [pc, #60]	; (800b694 <MX_GPIO_Init+0x1a8>)
 800b658:	f7f8 f844 	bl	80036e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWRGD_Pin nOCTW_Pin nFAULT_Pin */
  GPIO_InitStruct.Pin = PWRGD_Pin|nOCTW_Pin|nFAULT_Pin;
 800b65c:	2370      	movs	r3, #112	; 0x70
 800b65e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b660:	2300      	movs	r3, #0
 800b662:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b664:	2301      	movs	r3, #1
 800b666:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800b668:	f107 031c 	add.w	r3, r7, #28
 800b66c:	4619      	mov	r1, r3
 800b66e:	480a      	ldr	r0, [pc, #40]	; (800b698 <MX_GPIO_Init+0x1ac>)
 800b670:	f7f8 f838 	bl	80036e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800b674:	2200      	movs	r2, #0
 800b676:	2100      	movs	r1, #0
 800b678:	2017      	movs	r0, #23
 800b67a:	f7f7 fc18 	bl	8002eae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800b67e:	2017      	movs	r0, #23
 800b680:	f7f7 fc31 	bl	8002ee6 <HAL_NVIC_EnableIRQ>

}
 800b684:	bf00      	nop
 800b686:	3730      	adds	r7, #48	; 0x30
 800b688:	46bd      	mov	sp, r7
 800b68a:	bd80      	pop	{r7, pc}
 800b68c:	40023800 	.word	0x40023800
 800b690:	40021000 	.word	0x40021000
 800b694:	40020800 	.word	0x40020800
 800b698:	40020c00 	.word	0x40020c00
 800b69c:	10110000 	.word	0x10110000

0800b6a0 <set_pwm_off>:

/* USER CODE BEGIN 4 */

void set_pwm_off(void){
 800b6a0:	b480      	push	{r7}
 800b6a2:	af00      	add	r7, sp, #0
	TIM1->CCR1 = 0;
 800b6a4:	4b06      	ldr	r3, [pc, #24]	; (800b6c0 <set_pwm_off+0x20>)
 800b6a6:	2200      	movs	r2, #0
 800b6a8:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 800b6aa:	4b05      	ldr	r3, [pc, #20]	; (800b6c0 <set_pwm_off+0x20>)
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 0;
 800b6b0:	4b03      	ldr	r3, [pc, #12]	; (800b6c0 <set_pwm_off+0x20>)
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800b6b6:	bf00      	nop
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6be:	4770      	bx	lr
 800b6c0:	40010000 	.word	0x40010000

0800b6c4 <step_through_pole_angles>:

void step_through_pole_angles(void){
 800b6c4:	b5b0      	push	{r4, r5, r7, lr}
 800b6c6:	b0d4      	sub	sp, #336	; 0x150
 800b6c8:	af02      	add	r7, sp, #8
	normal_operation_enabled = false;
 800b6ca:	4b84      	ldr	r3, [pc, #528]	; (800b8dc <step_through_pole_angles+0x218>)
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	701a      	strb	r2, [r3, #0]
	set_pwm_off();
 800b6d0:	f7ff ffe6 	bl	800b6a0 <set_pwm_off>
	//run_motor = 0;
	HAL_Delay(100);
 800b6d4:	2064      	movs	r0, #100	; 0x64
 800b6d6:	f7f5 fcc9 	bl	800106c <HAL_Delay>
	uint16_t step_through_amp = 5 * PWM_1PERCENT;
 800b6da:	23cd      	movs	r3, #205	; 0xcd
 800b6dc:	f8a7 313c 	strh.w	r3, [r7, #316]	; 0x13c
	for (uint8_t pole = 0; pole < N_POLES ; pole++){
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
 800b6e6:	e07f      	b.n	800b7e8 <step_through_pole_angles+0x124>
		for (uint8_t ABC = 0; ABC < N_PHASES ; ABC++){
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	f887 3146 	strb.w	r3, [r7, #326]	; 0x146
 800b6ee:	e072      	b.n	800b7d6 <step_through_pole_angles+0x112>
			set_pwm_off();
 800b6f0:	f7ff ffd6 	bl	800b6a0 <set_pwm_off>
			if (ABC==0){
 800b6f4:	f897 3146 	ldrb.w	r3, [r7, #326]	; 0x146
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d104      	bne.n	800b706 <step_through_pole_angles+0x42>
				TIM1->CCR1 = step_through_amp;
 800b6fc:	4a78      	ldr	r2, [pc, #480]	; (800b8e0 <step_through_pole_angles+0x21c>)
 800b6fe:	f8b7 313c 	ldrh.w	r3, [r7, #316]	; 0x13c
 800b702:	6353      	str	r3, [r2, #52]	; 0x34
 800b704:	e00c      	b.n	800b720 <step_through_pole_angles+0x5c>
			}
			else if (ABC==1){
 800b706:	f897 3146 	ldrb.w	r3, [r7, #326]	; 0x146
 800b70a:	2b01      	cmp	r3, #1
 800b70c:	d104      	bne.n	800b718 <step_through_pole_angles+0x54>
				TIM1->CCR2 = step_through_amp;
 800b70e:	4a74      	ldr	r2, [pc, #464]	; (800b8e0 <step_through_pole_angles+0x21c>)
 800b710:	f8b7 313c 	ldrh.w	r3, [r7, #316]	; 0x13c
 800b714:	6393      	str	r3, [r2, #56]	; 0x38
 800b716:	e003      	b.n	800b720 <step_through_pole_angles+0x5c>
			}
			else {
				TIM1->CCR3 = step_through_amp;
 800b718:	4a71      	ldr	r2, [pc, #452]	; (800b8e0 <step_through_pole_angles+0x21c>)
 800b71a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	; 0x13c
 800b71e:	63d3      	str	r3, [r2, #60]	; 0x3c
			}
			HAL_Delay(200);
 800b720:	20c8      	movs	r0, #200	; 0xc8
 800b722:	f7f5 fca3 	bl	800106c <HAL_Delay>
			pole_angles[pole * N_PHASES + ABC]=TIM8->CNT;
 800b726:	4b6f      	ldr	r3, [pc, #444]	; (800b8e4 <step_through_pole_angles+0x220>)
 800b728:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800b72a:	f897 2147 	ldrb.w	r2, [r7, #327]	; 0x147
 800b72e:	4613      	mov	r3, r2
 800b730:	005b      	lsls	r3, r3, #1
 800b732:	441a      	add	r2, r3
 800b734:	f897 3146 	ldrb.w	r3, [r7, #326]	; 0x146
 800b738:	4413      	add	r3, r2
 800b73a:	b289      	uxth	r1, r1
 800b73c:	4a6a      	ldr	r2, [pc, #424]	; (800b8e8 <step_through_pole_angles+0x224>)
 800b73e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]



			uint8_t buf[300];
			buf[0] = '\0';
 800b742:	1d3b      	adds	r3, r7, #4
 800b744:	2200      	movs	r2, #0
 800b746:	701a      	strb	r2, [r3, #0]
			sprintf((char*)buf_msg, "[step_through_pole_angles] pole: %d ABC: %d angle: %d \r\n", pole, ABC, TIM8->CNT);
 800b748:	f897 2147 	ldrb.w	r2, [r7, #327]	; 0x147
 800b74c:	f897 1146 	ldrb.w	r1, [r7, #326]	; 0x146
 800b750:	4b64      	ldr	r3, [pc, #400]	; (800b8e4 <step_through_pole_angles+0x220>)
 800b752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b754:	9300      	str	r3, [sp, #0]
 800b756:	460b      	mov	r3, r1
 800b758:	4964      	ldr	r1, [pc, #400]	; (800b8ec <step_through_pole_angles+0x228>)
 800b75a:	4865      	ldr	r0, [pc, #404]	; (800b8f0 <step_through_pole_angles+0x22c>)
 800b75c:	f002 fd28 	bl	800e1b0 <siprintf>
			if (strlen(buf_msg) + strlen(buf_msgs) < 100){
 800b760:	4863      	ldr	r0, [pc, #396]	; (800b8f0 <step_through_pole_angles+0x22c>)
 800b762:	f7f4 fd35 	bl	80001d0 <strlen>
 800b766:	4604      	mov	r4, r0
 800b768:	4862      	ldr	r0, [pc, #392]	; (800b8f4 <step_through_pole_angles+0x230>)
 800b76a:	f7f4 fd31 	bl	80001d0 <strlen>
 800b76e:	4603      	mov	r3, r0
 800b770:	4423      	add	r3, r4
 800b772:	2b63      	cmp	r3, #99	; 0x63
 800b774:	d804      	bhi.n	800b780 <step_through_pole_angles+0xbc>
				strcat(buf_msgs, buf_msg);
 800b776:	495e      	ldr	r1, [pc, #376]	; (800b8f0 <step_through_pole_angles+0x22c>)
 800b778:	485e      	ldr	r0, [pc, #376]	; (800b8f4 <step_through_pole_angles+0x230>)
 800b77a:	f002 fd39 	bl	800e1f0 <strcat>
 800b77e:	e002      	b.n	800b786 <step_through_pole_angles+0xc2>
			}
			else {
				buf_msgs[0] = '#';
 800b780:	4b5c      	ldr	r3, [pc, #368]	; (800b8f4 <step_through_pole_angles+0x230>)
 800b782:	2223      	movs	r2, #35	; 0x23
 800b784:	701a      	strb	r2, [r3, #0]
			}
			if (buf_msgs[0] != '\0'){
 800b786:	4b5b      	ldr	r3, [pc, #364]	; (800b8f4 <step_through_pole_angles+0x230>)
 800b788:	781b      	ldrb	r3, [r3, #0]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d007      	beq.n	800b79e <step_through_pole_angles+0xda>
				strcat(buf, buf_msgs);
 800b78e:	1d3b      	adds	r3, r7, #4
 800b790:	4958      	ldr	r1, [pc, #352]	; (800b8f4 <step_through_pole_angles+0x230>)
 800b792:	4618      	mov	r0, r3
 800b794:	f002 fd2c 	bl	800e1f0 <strcat>
				buf_msgs[0] = '\0';
 800b798:	4b56      	ldr	r3, [pc, #344]	; (800b8f4 <step_through_pole_angles+0x230>)
 800b79a:	2200      	movs	r2, #0
 800b79c:	701a      	strb	r2, [r3, #0]
			}
			//HAL_UART_Transmit_IT(&huart3, buf, strlen((char*)buf)); //WORKS but replaced by DMA below
			huart3.Instance->CR3 |= USART_CR3_DMAT; //enabel dma as we disable in callback so uart can be used for something else
 800b79e:	4b56      	ldr	r3, [pc, #344]	; (800b8f8 <step_through_pole_angles+0x234>)
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	695a      	ldr	r2, [r3, #20]
 800b7a4:	4b54      	ldr	r3, [pc, #336]	; (800b8f8 <step_through_pole_angles+0x234>)
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b7ac:	615a      	str	r2, [r3, #20]
			HAL_DMA_Start_IT(&hdma_usart3_tx, (uint32_t)buf, (uint32_t)&huart3.Instance->DR, strlen(buf));
 800b7ae:	1d3c      	adds	r4, r7, #4
 800b7b0:	4b51      	ldr	r3, [pc, #324]	; (800b8f8 <step_through_pole_angles+0x234>)
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	3304      	adds	r3, #4
 800b7b6:	461d      	mov	r5, r3
 800b7b8:	1d3b      	adds	r3, r7, #4
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	f7f4 fd08 	bl	80001d0 <strlen>
 800b7c0:	4603      	mov	r3, r0
 800b7c2:	462a      	mov	r2, r5
 800b7c4:	4621      	mov	r1, r4
 800b7c6:	484d      	ldr	r0, [pc, #308]	; (800b8fc <step_through_pole_angles+0x238>)
 800b7c8:	f7f7 fc56 	bl	8003078 <HAL_DMA_Start_IT>
		for (uint8_t ABC = 0; ABC < N_PHASES ; ABC++){
 800b7cc:	f897 3146 	ldrb.w	r3, [r7, #326]	; 0x146
 800b7d0:	3301      	adds	r3, #1
 800b7d2:	f887 3146 	strb.w	r3, [r7, #326]	; 0x146
 800b7d6:	f897 3146 	ldrb.w	r3, [r7, #326]	; 0x146
 800b7da:	2b02      	cmp	r3, #2
 800b7dc:	d988      	bls.n	800b6f0 <step_through_pole_angles+0x2c>
	for (uint8_t pole = 0; pole < N_POLES ; pole++){
 800b7de:	f897 3147 	ldrb.w	r3, [r7, #327]	; 0x147
 800b7e2:	3301      	adds	r3, #1
 800b7e4:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
 800b7e8:	f897 3147 	ldrb.w	r3, [r7, #327]	; 0x147
 800b7ec:	2b06      	cmp	r3, #6
 800b7ee:	f67f af7b 	bls.w	800b6e8 <step_through_pole_angles+0x24>

		}
	}
	set_pwm_off();
 800b7f2:	f7ff ff55 	bl	800b6a0 <set_pwm_off>
	normal_operation_enabled = true;
 800b7f6:	4b39      	ldr	r3, [pc, #228]	; (800b8dc <step_through_pole_angles+0x218>)
 800b7f8:	2201      	movs	r2, #1
 800b7fa:	701a      	strb	r2, [r3, #0]

	float sum = 0;
 800b7fc:	f04f 0300 	mov.w	r3, #0
 800b800:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
	float enc_steps_per_A2B = (float)ENC_STEPS / (float)(N_POLES * N_PHASES);
 800b804:	4b3e      	ldr	r3, [pc, #248]	; (800b900 <step_through_pole_angles+0x23c>)
 800b806:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	float enc_steps_per_A2A = (float)ENC_STEPS / (float)N_POLES;
 800b80a:	4b3e      	ldr	r3, [pc, #248]	; (800b904 <step_through_pole_angles+0x240>)
 800b80c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
	for (uint8_t i = 0; i < N_POLES * N_PHASES ; i++){
 800b810:	2300      	movs	r3, #0
 800b812:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800b816:	e057      	b.n	800b8c8 <step_through_pole_angles+0x204>
		float reduced_pole_angle = pole_angles[i] - i * enc_steps_per_A2B ;//should be 95.238=ENC_STEPS/21 = ENC_STEPS/ (N_POLES * N_PHASES)
 800b818:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800b81c:	4a32      	ldr	r2, [pc, #200]	; (800b8e8 <step_through_pole_angles+0x224>)
 800b81e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b822:	ee07 3a90 	vmov	s15, r3
 800b826:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b82a:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800b82e:	ee07 3a90 	vmov	s15, r3
 800b832:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800b836:	edd7 7a4e 	vldr	s15, [r7, #312]	; 0x138
 800b83a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b83e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b842:	edc7 7a4c 	vstr	s15, [r7, #304]	; 0x130
		if (reduced_pole_angle > -ENC_STEPS_HALF){
 800b846:	edd7 7a4c 	vldr	s15, [r7, #304]	; 0x130
 800b84a:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800b908 <step_through_pole_angles+0x244>
 800b84e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b856:	dd08      	ble.n	800b86a <step_through_pole_angles+0x1a6>
			sum += reduced_pole_angle;
 800b858:	ed97 7a50 	vldr	s14, [r7, #320]	; 0x140
 800b85c:	edd7 7a4c 	vldr	s15, [r7, #304]	; 0x130
 800b860:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b864:	edc7 7a50 	vstr	s15, [r7, #320]	; 0x140
 800b868:	e00b      	b.n	800b882 <step_through_pole_angles+0x1be>
		}
		else{
			sum += reduced_pole_angle + ENC_STEPS;
 800b86a:	edd7 7a4c 	vldr	s15, [r7, #304]	; 0x130
 800b86e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800b90c <step_through_pole_angles+0x248>
 800b872:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b876:	ed97 7a50 	vldr	s14, [r7, #320]	; 0x140
 800b87a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b87e:	edc7 7a50 	vstr	s15, [r7, #320]	; 0x140
		}
		av_start_angle = sum / (float)(N_POLES * N_PHASES);
 800b882:	ed97 7a50 	vldr	s14, [r7, #320]	; 0x140
 800b886:	eef3 6a05 	vmov.f32	s13, #53	; 0x41a80000  21.0
 800b88a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b88e:	4b20      	ldr	r3, [pc, #128]	; (800b910 <step_through_pole_angles+0x24c>)
 800b890:	edc3 7a00 	vstr	s15, [r3]
		while(av_start_angle > enc_steps_per_A2A){
 800b894:	e009      	b.n	800b8aa <step_through_pole_angles+0x1e6>
			av_start_angle -= enc_steps_per_A2A;
 800b896:	4b1e      	ldr	r3, [pc, #120]	; (800b910 <step_through_pole_angles+0x24c>)
 800b898:	ed93 7a00 	vldr	s14, [r3]
 800b89c:	edd7 7a4d 	vldr	s15, [r7, #308]	; 0x134
 800b8a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b8a4:	4b1a      	ldr	r3, [pc, #104]	; (800b910 <step_through_pole_angles+0x24c>)
 800b8a6:	edc3 7a00 	vstr	s15, [r3]
		while(av_start_angle > enc_steps_per_A2A){
 800b8aa:	4b19      	ldr	r3, [pc, #100]	; (800b910 <step_through_pole_angles+0x24c>)
 800b8ac:	edd3 7a00 	vldr	s15, [r3]
 800b8b0:	ed97 7a4d 	vldr	s14, [r7, #308]	; 0x134
 800b8b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b8b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8bc:	d4eb      	bmi.n	800b896 <step_through_pole_angles+0x1d2>
	for (uint8_t i = 0; i < N_POLES * N_PHASES ; i++){
 800b8be:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800b8c2:	3301      	adds	r3, #1
 800b8c4:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800b8c8:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800b8cc:	2b14      	cmp	r3, #20
 800b8ce:	d9a3      	bls.n	800b818 <step_through_pole_angles+0x154>
		//float av_angle_first_A =

	}


}
 800b8d0:	bf00      	nop
 800b8d2:	f507 77a4 	add.w	r7, r7, #328	; 0x148
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	bdb0      	pop	{r4, r5, r7, pc}
 800b8da:	bf00      	nop
 800b8dc:	20000039 	.word	0x20000039
 800b8e0:	40010000 	.word	0x40010000
 800b8e4:	40010400 	.word	0x40010400
 800b8e8:	200002c4 	.word	0x200002c4
 800b8ec:	08010e60 	.word	0x08010e60
 800b8f0:	200011f4 	.word	0x200011f4
 800b8f4:	20001018 	.word	0x20001018
 800b8f8:	200006d0 	.word	0x200006d0
 800b8fc:	20000c74 	.word	0x20000c74
 800b900:	42be79e8 	.word	0x42be79e8
 800b904:	438edb6e 	.word	0x438edb6e
 800b908:	c47a0000 	.word	0xc47a0000
 800b90c:	44fa0000 	.word	0x44fa0000
 800b910:	20000f94 	.word	0x20000f94

0800b914 <step_through_pwm_percent>:

void step_through_pwm_percent(void){
 800b914:	b580      	push	{r7, lr}
 800b916:	b082      	sub	sp, #8
 800b918:	af00      	add	r7, sp, #0
	normal_operation_enabled = false;
 800b91a:	4b16      	ldr	r3, [pc, #88]	; (800b974 <step_through_pwm_percent+0x60>)
 800b91c:	2200      	movs	r2, #0
 800b91e:	701a      	strb	r2, [r3, #0]
	set_pwm_off();
 800b920:	f7ff febe 	bl	800b6a0 <set_pwm_off>
	HAL_Delay(100);
 800b924:	2064      	movs	r0, #100	; 0x64
 800b926:	f7f5 fba1 	bl	800106c <HAL_Delay>
	for (uint8_t percent = 0; percent < 10 ; percent++){
 800b92a:	2300      	movs	r3, #0
 800b92c:	71fb      	strb	r3, [r7, #7]
 800b92e:	e014      	b.n	800b95a <step_through_pwm_percent+0x46>
		TIM1->CCR1 = percent * PWM_1PERCENT;
 800b930:	79fa      	ldrb	r2, [r7, #7]
 800b932:	4613      	mov	r3, r2
 800b934:	009b      	lsls	r3, r3, #2
 800b936:	4413      	add	r3, r2
 800b938:	00db      	lsls	r3, r3, #3
 800b93a:	441a      	add	r2, r3
 800b93c:	4b0e      	ldr	r3, [pc, #56]	; (800b978 <step_through_pwm_percent+0x64>)
 800b93e:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_Delay(200);
 800b940:	20c8      	movs	r0, #200	; 0xc8
 800b942:	f7f5 fb93 	bl	800106c <HAL_Delay>
		pole_angle_by_amp[percent]=TIM8->CNT;
 800b946:	4b0d      	ldr	r3, [pc, #52]	; (800b97c <step_through_pwm_percent+0x68>)
 800b948:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b94a:	79fb      	ldrb	r3, [r7, #7]
 800b94c:	b291      	uxth	r1, r2
 800b94e:	4a0c      	ldr	r2, [pc, #48]	; (800b980 <step_through_pwm_percent+0x6c>)
 800b950:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (uint8_t percent = 0; percent < 10 ; percent++){
 800b954:	79fb      	ldrb	r3, [r7, #7]
 800b956:	3301      	adds	r3, #1
 800b958:	71fb      	strb	r3, [r7, #7]
 800b95a:	79fb      	ldrb	r3, [r7, #7]
 800b95c:	2b09      	cmp	r3, #9
 800b95e:	d9e7      	bls.n	800b930 <step_through_pwm_percent+0x1c>
	}
	set_pwm_off();
 800b960:	f7ff fe9e 	bl	800b6a0 <set_pwm_off>
	normal_operation_enabled = true;
 800b964:	4b03      	ldr	r3, [pc, #12]	; (800b974 <step_through_pwm_percent+0x60>)
 800b966:	2201      	movs	r2, #1
 800b968:	701a      	strb	r2, [r3, #0]
}
 800b96a:	bf00      	nop
 800b96c:	3708      	adds	r7, #8
 800b96e:	46bd      	mov	sp, r7
 800b970:	bd80      	pop	{r7, pc}
 800b972:	bf00      	nop
 800b974:	20000039 	.word	0x20000039
 800b978:	40010000 	.word	0x40010000
 800b97c:	40010400 	.word	0x40010400
 800b980:	20000f6c 	.word	0x20000f6c

0800b984 <explore_limits>:

void explore_limits(void){
 800b984:	b580      	push	{r7, lr}
 800b986:	b084      	sub	sp, #16
 800b988:	af00      	add	r7, sp, #0
	amp = 0;
 800b98a:	4b36      	ldr	r3, [pc, #216]	; (800ba64 <explore_limits+0xe0>)
 800b98c:	f04f 0200 	mov.w	r2, #0
 800b990:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 800b992:	2064      	movs	r0, #100	; 0x64
 800b994:	f7f5 fb6a 	bl	800106c <HAL_Delay>
	for (direction=-1;direction<2; direction+=2){
 800b998:	4b33      	ldr	r3, [pc, #204]	; (800ba68 <explore_limits+0xe4>)
 800b99a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b99e:	601a      	str	r2, [r3, #0]
 800b9a0:	e054      	b.n	800ba4c <explore_limits+0xc8>
		HAL_Delay(500);
 800b9a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800b9a6:	f7f5 fb61 	bl	800106c <HAL_Delay>
		amp=0.1;
 800b9aa:	4b2e      	ldr	r3, [pc, #184]	; (800ba64 <explore_limits+0xe0>)
 800b9ac:	4a2f      	ldr	r2, [pc, #188]	; (800ba6c <explore_limits+0xe8>)
 800b9ae:	601a      	str	r2, [r3, #0]
		for (int16_t i = 0; i<50; i++){
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	81fb      	strh	r3, [r7, #14]
 800b9b4:	e041      	b.n	800ba3a <explore_limits+0xb6>
			HAL_Delay(100);
 800b9b6:	2064      	movs	r0, #100	; 0x64
 800b9b8:	f7f5 fb58 	bl	800106c <HAL_Delay>
			uint32_t val_I = HAL_ADCEx_InjectedGetValue (&hadc1, 1);
 800b9bc:	2101      	movs	r1, #1
 800b9be:	482c      	ldr	r0, [pc, #176]	; (800ba70 <explore_limits+0xec>)
 800b9c0:	f7f6 f95e 	bl	8001c80 <HAL_ADCEx_InjectedGetValue>
 800b9c4:	60b8      	str	r0, [r7, #8]
			if (val_I > 2100 || val_I < 1980){
 800b9c6:	68bb      	ldr	r3, [r7, #8]
 800b9c8:	f640 0234 	movw	r2, #2100	; 0x834
 800b9cc:	4293      	cmp	r3, r2
 800b9ce:	d804      	bhi.n	800b9da <explore_limits+0x56>
 800b9d0:	68bb      	ldr	r3, [r7, #8]
 800b9d2:	f240 72bb 	movw	r2, #1979	; 0x7bb
 800b9d6:	4293      	cmp	r3, r2
 800b9d8:	d829      	bhi.n	800ba2e <explore_limits+0xaa>
				amp=0;
 800b9da:	4b22      	ldr	r3, [pc, #136]	; (800ba64 <explore_limits+0xe0>)
 800b9dc:	f04f 0200 	mov.w	r2, #0
 800b9e0:	601a      	str	r2, [r3, #0]
				uint32_t EncVal_lim = TIM8->CNT;
 800b9e2:	4b24      	ldr	r3, [pc, #144]	; (800ba74 <explore_limits+0xf0>)
 800b9e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9e6:	607b      	str	r3, [r7, #4]
				if (direction==-1){
 800b9e8:	4b1f      	ldr	r3, [pc, #124]	; (800ba68 <explore_limits+0xe4>)
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b9f0:	d10e      	bne.n	800ba10 <explore_limits+0x8c>
					Enc_Val_total_lim_m = EncVal_lim + rotation_counter * ENC_STEPS;
 800b9f2:	4b21      	ldr	r3, [pc, #132]	; (800ba78 <explore_limits+0xf4>)
 800b9f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b9f8:	461a      	mov	r2, r3
 800b9fa:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800b9fe:	fb03 f302 	mul.w	r3, r3, r2
 800ba02:	461a      	mov	r2, r3
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	4413      	add	r3, r2
 800ba08:	461a      	mov	r2, r3
 800ba0a:	4b1c      	ldr	r3, [pc, #112]	; (800ba7c <explore_limits+0xf8>)
 800ba0c:	601a      	str	r2, [r3, #0]
				else{
					Enc_Val_total_lim_p = EncVal_lim + rotation_counter * ENC_STEPS;

				}

				break;
 800ba0e:	e018      	b.n	800ba42 <explore_limits+0xbe>
					Enc_Val_total_lim_p = EncVal_lim + rotation_counter * ENC_STEPS;
 800ba10:	4b19      	ldr	r3, [pc, #100]	; (800ba78 <explore_limits+0xf4>)
 800ba12:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ba16:	461a      	mov	r2, r3
 800ba18:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800ba1c:	fb03 f302 	mul.w	r3, r3, r2
 800ba20:	461a      	mov	r2, r3
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	4413      	add	r3, r2
 800ba26:	461a      	mov	r2, r3
 800ba28:	4b15      	ldr	r3, [pc, #84]	; (800ba80 <explore_limits+0xfc>)
 800ba2a:	601a      	str	r2, [r3, #0]
				break;
 800ba2c:	e009      	b.n	800ba42 <explore_limits+0xbe>
		for (int16_t i = 0; i<50; i++){
 800ba2e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ba32:	b29b      	uxth	r3, r3
 800ba34:	3301      	adds	r3, #1
 800ba36:	b29b      	uxth	r3, r3
 800ba38:	81fb      	strh	r3, [r7, #14]
 800ba3a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ba3e:	2b31      	cmp	r3, #49	; 0x31
 800ba40:	ddb9      	ble.n	800b9b6 <explore_limits+0x32>
	for (direction=-1;direction<2; direction+=2){
 800ba42:	4b09      	ldr	r3, [pc, #36]	; (800ba68 <explore_limits+0xe4>)
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	3302      	adds	r3, #2
 800ba48:	4a07      	ldr	r2, [pc, #28]	; (800ba68 <explore_limits+0xe4>)
 800ba4a:	6013      	str	r3, [r2, #0]
 800ba4c:	4b06      	ldr	r3, [pc, #24]	; (800ba68 <explore_limits+0xe4>)
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	2b01      	cmp	r3, #1
 800ba52:	dda6      	ble.n	800b9a2 <explore_limits+0x1e>
			}
		}
	}

	amp = 0.01;
 800ba54:	4b03      	ldr	r3, [pc, #12]	; (800ba64 <explore_limits+0xe0>)
 800ba56:	4a0b      	ldr	r2, [pc, #44]	; (800ba84 <explore_limits+0x100>)
 800ba58:	601a      	str	r2, [r3, #0]
}
 800ba5a:	bf00      	nop
 800ba5c:	3710      	adds	r7, #16
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	bd80      	pop	{r7, pc}
 800ba62:	bf00      	nop
 800ba64:	20000010 	.word	0x20000010
 800ba68:	20000018 	.word	0x20000018
 800ba6c:	3dcccccd 	.word	0x3dcccccd
 800ba70:	20000d98 	.word	0x20000d98
 800ba74:	40010400 	.word	0x40010400
 800ba78:	20000240 	.word	0x20000240
 800ba7c:	2000027c 	.word	0x2000027c
 800ba80:	20000280 	.word	0x20000280
 800ba84:	3c23d70a 	.word	0x3c23d70a

0800ba88 <delay_SPI>:
    //for (i=0; i<3195; i++);
  	for (i=0; i<1; i++);
  }
}

void delay_SPI(void){
 800ba88:	b480      	push	{r7}
 800ba8a:	b083      	sub	sp, #12
 800ba8c:	af00      	add	r7, sp, #0
	int g =0;
 800ba8e:	2300      	movs	r3, #0
 800ba90:	607b      	str	r3, [r7, #4]
	for(int i=0; i<20; i++){
 800ba92:	2300      	movs	r3, #0
 800ba94:	603b      	str	r3, [r7, #0]
 800ba96:	e005      	b.n	800baa4 <delay_SPI+0x1c>
		g++;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	3301      	adds	r3, #1
 800ba9c:	607b      	str	r3, [r7, #4]
	for(int i=0; i<20; i++){
 800ba9e:	683b      	ldr	r3, [r7, #0]
 800baa0:	3301      	adds	r3, #1
 800baa2:	603b      	str	r3, [r7, #0]
 800baa4:	683b      	ldr	r3, [r7, #0]
 800baa6:	2b13      	cmp	r3, #19
 800baa8:	ddf6      	ble.n	800ba98 <delay_SPI+0x10>
	}
}
 800baaa:	bf00      	nop
 800baac:	370c      	adds	r7, #12
 800baae:	46bd      	mov	sp, r7
 800bab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab4:	4770      	bx	lr
	...

0800bab8 <playSound>:
void myDelay(void){
	HAL_Delay(1);

}

void playSound(uint16_t periode, uint16_t volume, uint16_t cycles){
 800bab8:	b580      	push	{r7, lr}
 800baba:	b084      	sub	sp, #16
 800babc:	af00      	add	r7, sp, #0
 800babe:	4603      	mov	r3, r0
 800bac0:	80fb      	strh	r3, [r7, #6]
 800bac2:	460b      	mov	r3, r1
 800bac4:	80bb      	strh	r3, [r7, #4]
 800bac6:	4613      	mov	r3, r2
 800bac8:	807b      	strh	r3, [r7, #2]
	// TODO disable interrupt for the duration of sound
	//HAL_NVIC_DisableIRQ(TIM8_UP_TIM13_IRQn);
	//HAL_Delay(1000);
	normal_operation_enabled = false;
 800baca:	4b17      	ldr	r3, [pc, #92]	; (800bb28 <playSound+0x70>)
 800bacc:	2200      	movs	r2, #0
 800bace:	701a      	strb	r2, [r3, #0]
	set_pwm_off();
 800bad0:	f7ff fde6 	bl	800b6a0 <set_pwm_off>
	HAL_Delay(10);
 800bad4:	200a      	movs	r0, #10
 800bad6:	f7f5 fac9 	bl	800106c <HAL_Delay>

	for (uint16_t i=0; i<cycles; i++){
 800bada:	2300      	movs	r3, #0
 800badc:	81fb      	strh	r3, [r7, #14]
 800bade:	e016      	b.n	800bb0e <playSound+0x56>
		TIM1->CCR1 = 0; //takes<150ns
 800bae0:	4b12      	ldr	r3, [pc, #72]	; (800bb2c <playSound+0x74>)
 800bae2:	2200      	movs	r2, #0
 800bae4:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = volume; //takes<150ns
 800bae6:	4a11      	ldr	r2, [pc, #68]	; (800bb2c <playSound+0x74>)
 800bae8:	88bb      	ldrh	r3, [r7, #4]
 800baea:	6393      	str	r3, [r2, #56]	; 0x38
		HAL_Delay(periode);
 800baec:	88fb      	ldrh	r3, [r7, #6]
 800baee:	4618      	mov	r0, r3
 800baf0:	f7f5 fabc 	bl	800106c <HAL_Delay>
		TIM1->CCR1 = volume; //takes<150ns
 800baf4:	4a0d      	ldr	r2, [pc, #52]	; (800bb2c <playSound+0x74>)
 800baf6:	88bb      	ldrh	r3, [r7, #4]
 800baf8:	6353      	str	r3, [r2, #52]	; 0x34
		TIM1->CCR2 = 0; //takes<150ns
 800bafa:	4b0c      	ldr	r3, [pc, #48]	; (800bb2c <playSound+0x74>)
 800bafc:	2200      	movs	r2, #0
 800bafe:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_Delay(periode);
 800bb00:	88fb      	ldrh	r3, [r7, #6]
 800bb02:	4618      	mov	r0, r3
 800bb04:	f7f5 fab2 	bl	800106c <HAL_Delay>
	for (uint16_t i=0; i<cycles; i++){
 800bb08:	89fb      	ldrh	r3, [r7, #14]
 800bb0a:	3301      	adds	r3, #1
 800bb0c:	81fb      	strh	r3, [r7, #14]
 800bb0e:	89fa      	ldrh	r2, [r7, #14]
 800bb10:	887b      	ldrh	r3, [r7, #2]
 800bb12:	429a      	cmp	r2, r3
 800bb14:	d3e4      	bcc.n	800bae0 <playSound+0x28>
	}
	set_pwm_off();
 800bb16:	f7ff fdc3 	bl	800b6a0 <set_pwm_off>
	normal_operation_enabled = true;
 800bb1a:	4b03      	ldr	r3, [pc, #12]	; (800bb28 <playSound+0x70>)
 800bb1c:	2201      	movs	r2, #1
 800bb1e:	701a      	strb	r2, [r3, #0]



	//HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
}
 800bb20:	bf00      	nop
 800bb22:	3710      	adds	r7, #16
 800bb24:	46bd      	mov	sp, r7
 800bb26:	bd80      	pop	{r7, pc}
 800bb28:	20000039 	.word	0x20000039
 800bb2c:	40010000 	.word	0x40010000

0800bb30 <calc_lookup>:
//	}
//}



void calc_lookup(float *lookup){
 800bb30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb32:	b085      	sub	sp, #20
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]
	// TODO plug in a higher order harmonic and see if system gets more energy efficient or more silent
	for (int i=0; i<210; i++){
 800bb38:	2300      	movs	r3, #0
 800bb3a:	60fb      	str	r3, [r7, #12]
 800bb3c:	e051      	b.n	800bbe2 <calc_lookup+0xb2>
	    lookup[i] = cos((float)i/100.0) + cos((float)i/100.0-1.047);
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	ee07 3a90 	vmov	s15, r3
 800bb44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bb48:	ee17 0a90 	vmov	r0, s15
 800bb4c:	f7f4 fcfc 	bl	8000548 <__aeabi_f2d>
 800bb50:	f04f 0200 	mov.w	r2, #0
 800bb54:	4b28      	ldr	r3, [pc, #160]	; (800bbf8 <calc_lookup+0xc8>)
 800bb56:	f7f4 fe79 	bl	800084c <__aeabi_ddiv>
 800bb5a:	4603      	mov	r3, r0
 800bb5c:	460c      	mov	r4, r1
 800bb5e:	ec44 3b17 	vmov	d7, r3, r4
 800bb62:	eeb0 0a47 	vmov.f32	s0, s14
 800bb66:	eef0 0a67 	vmov.f32	s1, s15
 800bb6a:	f003 ff11 	bl	800f990 <cos>
 800bb6e:	ec56 5b10 	vmov	r5, r6, d0
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	ee07 3a90 	vmov	s15, r3
 800bb78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bb7c:	ee17 0a90 	vmov	r0, s15
 800bb80:	f7f4 fce2 	bl	8000548 <__aeabi_f2d>
 800bb84:	f04f 0200 	mov.w	r2, #0
 800bb88:	4b1b      	ldr	r3, [pc, #108]	; (800bbf8 <calc_lookup+0xc8>)
 800bb8a:	f7f4 fe5f 	bl	800084c <__aeabi_ddiv>
 800bb8e:	4603      	mov	r3, r0
 800bb90:	460c      	mov	r4, r1
 800bb92:	4618      	mov	r0, r3
 800bb94:	4621      	mov	r1, r4
 800bb96:	a316      	add	r3, pc, #88	; (adr r3, 800bbf0 <calc_lookup+0xc0>)
 800bb98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb9c:	f7f4 fb74 	bl	8000288 <__aeabi_dsub>
 800bba0:	4603      	mov	r3, r0
 800bba2:	460c      	mov	r4, r1
 800bba4:	ec44 3b17 	vmov	d7, r3, r4
 800bba8:	eeb0 0a47 	vmov.f32	s0, s14
 800bbac:	eef0 0a67 	vmov.f32	s1, s15
 800bbb0:	f003 feee 	bl	800f990 <cos>
 800bbb4:	ec54 3b10 	vmov	r3, r4, d0
 800bbb8:	461a      	mov	r2, r3
 800bbba:	4623      	mov	r3, r4
 800bbbc:	4628      	mov	r0, r5
 800bbbe:	4631      	mov	r1, r6
 800bbc0:	f7f4 fb64 	bl	800028c <__adddf3>
 800bbc4:	4603      	mov	r3, r0
 800bbc6:	460c      	mov	r4, r1
 800bbc8:	4618      	mov	r0, r3
 800bbca:	4621      	mov	r1, r4
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	009b      	lsls	r3, r3, #2
 800bbd0:	687a      	ldr	r2, [r7, #4]
 800bbd2:	18d4      	adds	r4, r2, r3
 800bbd4:	f7f5 f808 	bl	8000be8 <__aeabi_d2f>
 800bbd8:	4603      	mov	r3, r0
 800bbda:	6023      	str	r3, [r4, #0]
	for (int i=0; i<210; i++){
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	3301      	adds	r3, #1
 800bbe0:	60fb      	str	r3, [r7, #12]
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	2bd1      	cmp	r3, #209	; 0xd1
 800bbe6:	ddaa      	ble.n	800bb3e <calc_lookup+0xe>
	}
}
 800bbe8:	bf00      	nop
 800bbea:	3714      	adds	r7, #20
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbf0:	126e978d 	.word	0x126e978d
 800bbf4:	3ff0c083 	.word	0x3ff0c083
 800bbf8:	40590000 	.word	0x40590000

0800bbfc <DMAUSARTTransferComplete>:

void DMAUSARTTransferComplete(DMA_HandleTypeDef *hdma){
 800bbfc:	b480      	push	{r7}
 800bbfe:	b083      	sub	sp, #12
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
	huart3.Instance->CR3 &= ~USART_CR3_DMAT;
 800bc04:	4b06      	ldr	r3, [pc, #24]	; (800bc20 <DMAUSARTTransferComplete+0x24>)
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	695a      	ldr	r2, [r3, #20]
 800bc0a:	4b05      	ldr	r3, [pc, #20]	; (800bc20 <DMAUSARTTransferComplete+0x24>)
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bc12:	615a      	str	r2, [r3, #20]
}
 800bc14:	bf00      	nop
 800bc16:	370c      	adds	r7, #12
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1e:	4770      	bx	lr
 800bc20:	200006d0 	.word	0x200006d0

0800bc24 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 800bc24:	b480      	push	{r7}
 800bc26:	b083      	sub	sp, #12
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	6078      	str	r0, [r7, #4]
	debug2_out_GPIO_Port->BSRR = (uint32_t)debug2_out_Pin;
 800bc2c:	4b04      	ldr	r3, [pc, #16]	; (800bc40 <HAL_ADC_ConvHalfCpltCallback+0x1c>)
 800bc2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800bc32:	619a      	str	r2, [r3, #24]
}
 800bc34:	bf00      	nop
 800bc36:	370c      	adds	r7, #12
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3e:	4770      	bx	lr
 800bc40:	40020c00 	.word	0x40020c00

0800bc44 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 800bc44:	b480      	push	{r7}
 800bc46:	b083      	sub	sp, #12
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	6078      	str	r0, [r7, #4]
	debug2_out_GPIO_Port->BSRR = (uint32_t)debug2_out_Pin << 16U;
 800bc4c:	4b04      	ldr	r3, [pc, #16]	; (800bc60 <HAL_ADC_ConvCpltCallback+0x1c>)
 800bc4e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800bc52:	619a      	str	r2, [r3, #24]
}
 800bc54:	bf00      	nop
 800bc56:	370c      	adds	r7, #12
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5e:	4770      	bx	lr
 800bc60:	40020c00 	.word	0x40020c00
 800bc64:	00000000 	.word	0x00000000

0800bc68 <HAL_TIM_PeriodElapsedCallback>:
//	}
//}


// --- 1ms heartbeat of the microcontroller
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim3){
 800bc68:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800bc6c:	b08c      	sub	sp, #48	; 0x30
 800bc6e:	af06      	add	r7, sp, #24
 800bc70:	6078      	str	r0, [r7, #4]

	// shift tx here to offload the can interrupt

	if (TIM5->CNT - time_of_last_pwm_update  > 95){ //100 time time_step = heartbeat
 800bc72:	4b89      	ldr	r3, [pc, #548]	; (800be98 <HAL_TIM_PeriodElapsedCallback+0x230>)
 800bc74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc76:	4a89      	ldr	r2, [pc, #548]	; (800be9c <HAL_TIM_PeriodElapsedCallback+0x234>)
 800bc78:	6812      	ldr	r2, [r2, #0]
 800bc7a:	1a9b      	subs	r3, r3, r2
 800bc7c:	2b5f      	cmp	r3, #95	; 0x5f
 800bc7e:	d905      	bls.n	800bc8c <HAL_TIM_PeriodElapsedCallback+0x24>
		HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_3);
 800bc80:	2108      	movs	r1, #8
 800bc82:	4887      	ldr	r0, [pc, #540]	; (800bea0 <HAL_TIM_PeriodElapsedCallback+0x238>)
 800bc84:	f7f7 fee1 	bl	8003a4a <HAL_GPIO_TogglePin>
		update_pwm();
 800bc88:	f000 fb5a 	bl	800c340 <update_pwm>
	}



	if (mode_of_control == 1){
 800bc8c:	4b85      	ldr	r3, [pc, #532]	; (800bea4 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800bc8e:	781b      	ldrb	r3, [r3, #0]
 800bc90:	2b01      	cmp	r3, #1
 800bc92:	f040 80f4 	bne.w	800be7e <HAL_TIM_PeriodElapsedCallback+0x216>
		float t = (float)((TIM5->CNT - last_tim5_cnt) / 100) / 1000.0;
 800bc96:	4b80      	ldr	r3, [pc, #512]	; (800be98 <HAL_TIM_PeriodElapsedCallback+0x230>)
 800bc98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bc9a:	4b83      	ldr	r3, [pc, #524]	; (800bea8 <HAL_TIM_PeriodElapsedCallback+0x240>)
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	1ad3      	subs	r3, r2, r3
 800bca0:	4a82      	ldr	r2, [pc, #520]	; (800beac <HAL_TIM_PeriodElapsedCallback+0x244>)
 800bca2:	fba2 2303 	umull	r2, r3, r2, r3
 800bca6:	095b      	lsrs	r3, r3, #5
 800bca8:	ee07 3a90 	vmov	s15, r3
 800bcac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bcb0:	eddf 6a7f 	vldr	s13, [pc, #508]	; 800beb0 <HAL_TIM_PeriodElapsedCallback+0x248>
 800bcb4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bcb8:	edc7 7a04 	vstr	s15, [r7, #16]

		int32_t desired_EncVal = pos_offset + pos_amp * sin(6.28f * pos_freq * t);
 800bcbc:	4b7d      	ldr	r3, [pc, #500]	; (800beb4 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	f7f4 fc2f 	bl	8000524 <__aeabi_i2d>
 800bcc6:	4604      	mov	r4, r0
 800bcc8:	460d      	mov	r5, r1
 800bcca:	4b7b      	ldr	r3, [pc, #492]	; (800beb8 <HAL_TIM_PeriodElapsedCallback+0x250>)
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	4618      	mov	r0, r3
 800bcd0:	f7f4 fc3a 	bl	8000548 <__aeabi_f2d>
 800bcd4:	4680      	mov	r8, r0
 800bcd6:	4689      	mov	r9, r1
 800bcd8:	4b78      	ldr	r3, [pc, #480]	; (800bebc <HAL_TIM_PeriodElapsedCallback+0x254>)
 800bcda:	edd3 7a00 	vldr	s15, [r3]
 800bcde:	ed9f 7a78 	vldr	s14, [pc, #480]	; 800bec0 <HAL_TIM_PeriodElapsedCallback+0x258>
 800bce2:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bce6:	edd7 7a04 	vldr	s15, [r7, #16]
 800bcea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bcee:	ee17 0a90 	vmov	r0, s15
 800bcf2:	f7f4 fc29 	bl	8000548 <__aeabi_f2d>
 800bcf6:	4602      	mov	r2, r0
 800bcf8:	460b      	mov	r3, r1
 800bcfa:	ec43 2b10 	vmov	d0, r2, r3
 800bcfe:	f003 fe8b 	bl	800fa18 <sin>
 800bd02:	ec53 2b10 	vmov	r2, r3, d0
 800bd06:	4640      	mov	r0, r8
 800bd08:	4649      	mov	r1, r9
 800bd0a:	f7f4 fc75 	bl	80005f8 <__aeabi_dmul>
 800bd0e:	4602      	mov	r2, r0
 800bd10:	460b      	mov	r3, r1
 800bd12:	4620      	mov	r0, r4
 800bd14:	4629      	mov	r1, r5
 800bd16:	f7f4 fab9 	bl	800028c <__adddf3>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	460c      	mov	r4, r1
 800bd1e:	4618      	mov	r0, r3
 800bd20:	4621      	mov	r1, r4
 800bd22:	f7f4 ff19 	bl	8000b58 <__aeabi_d2iz>
 800bd26:	4603      	mov	r3, r0
 800bd28:	60fb      	str	r3, [r7, #12]
//		else{
//			desired_EncVal = 0;
//		}


		int32_t Enc_Val_total = EncVal + rotation_counter * ENC_STEPS;
 800bd2a:	4b66      	ldr	r3, [pc, #408]	; (800bec4 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800bd2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bd30:	461a      	mov	r2, r3
 800bd32:	4b65      	ldr	r3, [pc, #404]	; (800bec8 <HAL_TIM_PeriodElapsedCallback+0x260>)
 800bd34:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bd38:	4619      	mov	r1, r3
 800bd3a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800bd3e:	fb03 f301 	mul.w	r3, r3, r1
 800bd42:	4413      	add	r3, r2
 800bd44:	60bb      	str	r3, [r7, #8]
		float raw_amp = (float)(Enc_Val_total - desired_EncVal) * P_gain; //oscillates for P_gain > 0.005
 800bd46:	68ba      	ldr	r2, [r7, #8]
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	1ad3      	subs	r3, r2, r3
 800bd4c:	ee07 3a90 	vmov	s15, r3
 800bd50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bd54:	4b5d      	ldr	r3, [pc, #372]	; (800becc <HAL_TIM_PeriodElapsedCallback+0x264>)
 800bd56:	edd3 7a00 	vldr	s15, [r3]
 800bd5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd5e:	edc7 7a05 	vstr	s15, [r7, #20]
		if (raw_amp < 0.0){
 800bd62:	edd7 7a05 	vldr	s15, [r7, #20]
 800bd66:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800bd6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd6e:	d50a      	bpl.n	800bd86 <HAL_TIM_PeriodElapsedCallback+0x11e>
			raw_amp = -raw_amp;
 800bd70:	edd7 7a05 	vldr	s15, [r7, #20]
 800bd74:	eef1 7a67 	vneg.f32	s15, s15
 800bd78:	edc7 7a05 	vstr	s15, [r7, #20]
			direction = -1;
 800bd7c:	4b54      	ldr	r3, [pc, #336]	; (800bed0 <HAL_TIM_PeriodElapsedCallback+0x268>)
 800bd7e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bd82:	601a      	str	r2, [r3, #0]
 800bd84:	e002      	b.n	800bd8c <HAL_TIM_PeriodElapsedCallback+0x124>
		}
		else{
			direction = 1;
 800bd86:	4b52      	ldr	r3, [pc, #328]	; (800bed0 <HAL_TIM_PeriodElapsedCallback+0x268>)
 800bd88:	2201      	movs	r2, #1
 800bd8a:	601a      	str	r2, [r3, #0]
		}
		if (raw_amp > pos_amp_limit){
 800bd8c:	4b51      	ldr	r3, [pc, #324]	; (800bed4 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 800bd8e:	edd3 7a00 	vldr	s15, [r3]
 800bd92:	ed97 7a05 	vldr	s14, [r7, #20]
 800bd96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bd9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd9e:	dd02      	ble.n	800bda6 <HAL_TIM_PeriodElapsedCallback+0x13e>
			raw_amp = pos_amp_limit;
 800bda0:	4b4c      	ldr	r3, [pc, #304]	; (800bed4 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	617b      	str	r3, [r7, #20]
		}
		amp = raw_amp;
 800bda6:	4a4c      	ldr	r2, [pc, #304]	; (800bed8 <HAL_TIM_PeriodElapsedCallback+0x270>)
 800bda8:	697b      	ldr	r3, [r7, #20]
 800bdaa:	6013      	str	r3, [r2, #0]

		if (buf_msgs[0] == '\0'){
 800bdac:	4b4b      	ldr	r3, [pc, #300]	; (800bedc <HAL_TIM_PeriodElapsedCallback+0x274>)
 800bdae:	781b      	ldrb	r3, [r3, #0]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d168      	bne.n	800be86 <HAL_TIM_PeriodElapsedCallback+0x21e>
			sprintf((char*)buf_msg, "[HEART] raw_a: %d %d Enc_tot: %d a: %d f: %d lim: %d off: %d g: %d\r\n",
					(int)((float)(Enc_Val_total - desired_EncVal) * 0.0005*1000),
 800bdb4:	68ba      	ldr	r2, [r7, #8]
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	1ad3      	subs	r3, r2, r3
 800bdba:	ee07 3a90 	vmov	s15, r3
 800bdbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bdc2:	ee17 0a90 	vmov	r0, s15
 800bdc6:	f7f4 fbbf 	bl	8000548 <__aeabi_f2d>
 800bdca:	a331      	add	r3, pc, #196	; (adr r3, 800be90 <HAL_TIM_PeriodElapsedCallback+0x228>)
 800bdcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdd0:	f7f4 fc12 	bl	80005f8 <__aeabi_dmul>
 800bdd4:	4603      	mov	r3, r0
 800bdd6:	460c      	mov	r4, r1
 800bdd8:	4618      	mov	r0, r3
 800bdda:	4621      	mov	r1, r4
 800bddc:	f04f 0200 	mov.w	r2, #0
 800bde0:	4b3f      	ldr	r3, [pc, #252]	; (800bee0 <HAL_TIM_PeriodElapsedCallback+0x278>)
 800bde2:	f7f4 fc09 	bl	80005f8 <__aeabi_dmul>
 800bde6:	4603      	mov	r3, r0
 800bde8:	460c      	mov	r4, r1
			sprintf((char*)buf_msg, "[HEART] raw_a: %d %d Enc_tot: %d a: %d f: %d lim: %d off: %d g: %d\r\n",
 800bdea:	4618      	mov	r0, r3
 800bdec:	4621      	mov	r1, r4
 800bdee:	f7f4 feb3 	bl	8000b58 <__aeabi_d2iz>
 800bdf2:	4605      	mov	r5, r0
					(int)(raw_amp*1000),
 800bdf4:	edd7 7a05 	vldr	s15, [r7, #20]
 800bdf8:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800beb0 <HAL_TIM_PeriodElapsedCallback+0x248>
 800bdfc:	ee67 7a87 	vmul.f32	s15, s15, s14
			sprintf((char*)buf_msg, "[HEART] raw_a: %d %d Enc_tot: %d a: %d f: %d lim: %d off: %d g: %d\r\n",
 800be00:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 800be04:	4b2c      	ldr	r3, [pc, #176]	; (800beb8 <HAL_TIM_PeriodElapsedCallback+0x250>)
 800be06:	edd3 7a00 	vldr	s15, [r3]
 800be0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800be0e:	ee17 1a90 	vmov	r1, s15
					(int)Enc_Val_total,
					(int)(pos_amp),
					(int)(pos_freq*1000),
 800be12:	4b2a      	ldr	r3, [pc, #168]	; (800bebc <HAL_TIM_PeriodElapsedCallback+0x254>)
 800be14:	edd3 7a00 	vldr	s15, [r3]
 800be18:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800beb0 <HAL_TIM_PeriodElapsedCallback+0x248>
 800be1c:	ee67 7a87 	vmul.f32	s15, s15, s14
			sprintf((char*)buf_msg, "[HEART] raw_a: %d %d Enc_tot: %d a: %d f: %d lim: %d off: %d g: %d\r\n",
 800be20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800be24:	ee17 0a90 	vmov	r0, s15
					(int)(pos_amp_limit * 1000),
 800be28:	4b2a      	ldr	r3, [pc, #168]	; (800bed4 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 800be2a:	edd3 7a00 	vldr	s15, [r3]
 800be2e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800beb0 <HAL_TIM_PeriodElapsedCallback+0x248>
 800be32:	ee67 7a87 	vmul.f32	s15, s15, s14
			sprintf((char*)buf_msg, "[HEART] raw_a: %d %d Enc_tot: %d a: %d f: %d lim: %d off: %d g: %d\r\n",
 800be36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800be3a:	ee17 4a90 	vmov	r4, s15
 800be3e:	4b1d      	ldr	r3, [pc, #116]	; (800beb4 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 800be40:	681b      	ldr	r3, [r3, #0]
					(int)(pos_offset),
					(int)(P_gain*1000000));
 800be42:	4a22      	ldr	r2, [pc, #136]	; (800becc <HAL_TIM_PeriodElapsedCallback+0x264>)
 800be44:	edd2 7a00 	vldr	s15, [r2]
 800be48:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800bee4 <HAL_TIM_PeriodElapsedCallback+0x27c>
 800be4c:	ee67 7a87 	vmul.f32	s15, s15, s14
			sprintf((char*)buf_msg, "[HEART] raw_a: %d %d Enc_tot: %d a: %d f: %d lim: %d off: %d g: %d\r\n",
 800be50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800be54:	ee17 2a90 	vmov	r2, s15
 800be58:	9205      	str	r2, [sp, #20]
 800be5a:	9304      	str	r3, [sp, #16]
 800be5c:	9403      	str	r4, [sp, #12]
 800be5e:	9002      	str	r0, [sp, #8]
 800be60:	9101      	str	r1, [sp, #4]
 800be62:	68bb      	ldr	r3, [r7, #8]
 800be64:	9300      	str	r3, [sp, #0]
 800be66:	ee16 3a90 	vmov	r3, s13
 800be6a:	462a      	mov	r2, r5
 800be6c:	491e      	ldr	r1, [pc, #120]	; (800bee8 <HAL_TIM_PeriodElapsedCallback+0x280>)
 800be6e:	481f      	ldr	r0, [pc, #124]	; (800beec <HAL_TIM_PeriodElapsedCallback+0x284>)
 800be70:	f002 f99e 	bl	800e1b0 <siprintf>
			strcat(buf_msgs, buf_msg);
 800be74:	491d      	ldr	r1, [pc, #116]	; (800beec <HAL_TIM_PeriodElapsedCallback+0x284>)
 800be76:	4819      	ldr	r0, [pc, #100]	; (800bedc <HAL_TIM_PeriodElapsedCallback+0x274>)
 800be78:	f002 f9ba 	bl	800e1f0 <strcat>
	}




}
 800be7c:	e003      	b.n	800be86 <HAL_TIM_PeriodElapsedCallback+0x21e>
		last_tim5_cnt = TIM5->CNT;
 800be7e:	4b06      	ldr	r3, [pc, #24]	; (800be98 <HAL_TIM_PeriodElapsedCallback+0x230>)
 800be80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be82:	4a09      	ldr	r2, [pc, #36]	; (800bea8 <HAL_TIM_PeriodElapsedCallback+0x240>)
 800be84:	6013      	str	r3, [r2, #0]
}
 800be86:	bf00      	nop
 800be88:	3718      	adds	r7, #24
 800be8a:	46bd      	mov	sp, r7
 800be8c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800be90:	d2f1a9fc 	.word	0xd2f1a9fc
 800be94:	3f40624d 	.word	0x3f40624d
 800be98:	40000c00 	.word	0x40000c00
 800be9c:	20000288 	.word	0x20000288
 800bea0:	40021000 	.word	0x40021000
 800bea4:	2000027a 	.word	0x2000027a
 800bea8:	20000284 	.word	0x20000284
 800beac:	51eb851f 	.word	0x51eb851f
 800beb0:	447a0000 	.word	0x447a0000
 800beb4:	2000023c 	.word	0x2000023c
 800beb8:	20000020 	.word	0x20000020
 800bebc:	20000024 	.word	0x20000024
 800bec0:	40c8f5c3 	.word	0x40c8f5c3
 800bec4:	20000e68 	.word	0x20000e68
 800bec8:	20000240 	.word	0x20000240
 800becc:	2000002c 	.word	0x2000002c
 800bed0:	20000018 	.word	0x20000018
 800bed4:	20000028 	.word	0x20000028
 800bed8:	20000010 	.word	0x20000010
 800bedc:	20001018 	.word	0x20001018
 800bee0:	408f4000 	.word	0x408f4000
 800bee4:	49742400 	.word	0x49742400
 800bee8:	08010e9c 	.word	0x08010e9c
 800beec:	200011f4 	.word	0x200011f4

0800bef0 <HAL_GPIO_EXTI_Callback>:

// --- Callback when Encoder fires the I at zero point
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800bef0:	b590      	push	{r4, r7, lr}
 800bef2:	b085      	sub	sp, #20
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	4603      	mov	r3, r0
 800bef8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == ROT0_I_W_Pin){
 800befa:	88fb      	ldrh	r3, [r7, #6]
 800befc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bf00:	d14a      	bne.n	800bf98 <HAL_GPIO_EXTI_Callback+0xa8>
		//HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_3);
		uint16_t encoder_belief = TIM8->CNT;
 800bf02:	4b28      	ldr	r3, [pc, #160]	; (800bfa4 <HAL_GPIO_EXTI_Callback+0xb4>)
 800bf04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf06:	81fb      	strh	r3, [r7, #14]

		if (counter0ing_at0crossing){
 800bf08:	4b27      	ldr	r3, [pc, #156]	; (800bfa8 <HAL_GPIO_EXTI_Callback+0xb8>)
 800bf0a:	781b      	ldrb	r3, [r3, #0]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d01e      	beq.n	800bf4e <HAL_GPIO_EXTI_Callback+0x5e>
			TIM8->CNT = 0;     //TODO: this could lead to an offset of 1 since the CNT value may not be set yet and get incremented thereafter if this interrupt is executed before the CNT increment.
 800bf10:	4b24      	ldr	r3, [pc, #144]	; (800bfa4 <HAL_GPIO_EXTI_Callback+0xb4>)
 800bf12:	2200      	movs	r2, #0
 800bf14:	625a      	str	r2, [r3, #36]	; 0x24
			counter0ing_at0crossing = false;
 800bf16:	4b24      	ldr	r3, [pc, #144]	; (800bfa8 <HAL_GPIO_EXTI_Callback+0xb8>)
 800bf18:	2200      	movs	r2, #0
 800bf1a:	701a      	strb	r2, [r3, #0]
			sprintf((char*)buf_msg, "[EXTI_Callback] EncVal at FIRST ZERO: %d \r\n", encoder_belief);
 800bf1c:	89fb      	ldrh	r3, [r7, #14]
 800bf1e:	461a      	mov	r2, r3
 800bf20:	4922      	ldr	r1, [pc, #136]	; (800bfac <HAL_GPIO_EXTI_Callback+0xbc>)
 800bf22:	4823      	ldr	r0, [pc, #140]	; (800bfb0 <HAL_GPIO_EXTI_Callback+0xc0>)
 800bf24:	f002 f944 	bl	800e1b0 <siprintf>
			if (strlen(buf_msg) + strlen(buf_msgs) < 100){
 800bf28:	4821      	ldr	r0, [pc, #132]	; (800bfb0 <HAL_GPIO_EXTI_Callback+0xc0>)
 800bf2a:	f7f4 f951 	bl	80001d0 <strlen>
 800bf2e:	4604      	mov	r4, r0
 800bf30:	4820      	ldr	r0, [pc, #128]	; (800bfb4 <HAL_GPIO_EXTI_Callback+0xc4>)
 800bf32:	f7f4 f94d 	bl	80001d0 <strlen>
 800bf36:	4603      	mov	r3, r0
 800bf38:	4423      	add	r3, r4
 800bf3a:	2b63      	cmp	r3, #99	; 0x63
 800bf3c:	d804      	bhi.n	800bf48 <HAL_GPIO_EXTI_Callback+0x58>
				strcat(buf_msgs, buf_msg);
 800bf3e:	491c      	ldr	r1, [pc, #112]	; (800bfb0 <HAL_GPIO_EXTI_Callback+0xc0>)
 800bf40:	481c      	ldr	r0, [pc, #112]	; (800bfb4 <HAL_GPIO_EXTI_Callback+0xc4>)
 800bf42:	f002 f955 	bl	800e1f0 <strcat>
 800bf46:	e002      	b.n	800bf4e <HAL_GPIO_EXTI_Callback+0x5e>
			}
			else {
				buf_msgs[0] = '#';
 800bf48:	4b1a      	ldr	r3, [pc, #104]	; (800bfb4 <HAL_GPIO_EXTI_Callback+0xc4>)
 800bf4a:	2223      	movs	r2, #35	; 0x23
 800bf4c:	701a      	strb	r2, [r3, #0]
			}
		}
		val_SO1_buf_index = 0;
 800bf4e:	4b1a      	ldr	r3, [pc, #104]	; (800bfb8 <HAL_GPIO_EXTI_Callback+0xc8>)
 800bf50:	2200      	movs	r2, #0
 800bf52:	801a      	strh	r2, [r3, #0]

		if (encoder_belief > ENC_TOLERANCE && encoder_belief < ENC_STEPS - ENC_TOLERANCE){
 800bf54:	89fb      	ldrh	r3, [r7, #14]
 800bf56:	2b02      	cmp	r3, #2
 800bf58:	d91f      	bls.n	800bf9a <HAL_GPIO_EXTI_Callback+0xaa>
 800bf5a:	89fb      	ldrh	r3, [r7, #14]
 800bf5c:	f240 72cd 	movw	r2, #1997	; 0x7cd
 800bf60:	4293      	cmp	r3, r2
 800bf62:	d81a      	bhi.n	800bf9a <HAL_GPIO_EXTI_Callback+0xaa>
			sprintf((char*)buf_msg, "[EXTI_Callback] EncVal at ZERO MISMATCH: %d \r\n", encoder_belief);
 800bf64:	89fb      	ldrh	r3, [r7, #14]
 800bf66:	461a      	mov	r2, r3
 800bf68:	4914      	ldr	r1, [pc, #80]	; (800bfbc <HAL_GPIO_EXTI_Callback+0xcc>)
 800bf6a:	4811      	ldr	r0, [pc, #68]	; (800bfb0 <HAL_GPIO_EXTI_Callback+0xc0>)
 800bf6c:	f002 f920 	bl	800e1b0 <siprintf>
			if (strlen(buf_msg) + strlen(buf_msgs) < 100){
 800bf70:	480f      	ldr	r0, [pc, #60]	; (800bfb0 <HAL_GPIO_EXTI_Callback+0xc0>)
 800bf72:	f7f4 f92d 	bl	80001d0 <strlen>
 800bf76:	4604      	mov	r4, r0
 800bf78:	480e      	ldr	r0, [pc, #56]	; (800bfb4 <HAL_GPIO_EXTI_Callback+0xc4>)
 800bf7a:	f7f4 f929 	bl	80001d0 <strlen>
 800bf7e:	4603      	mov	r3, r0
 800bf80:	4423      	add	r3, r4
 800bf82:	2b63      	cmp	r3, #99	; 0x63
 800bf84:	d804      	bhi.n	800bf90 <HAL_GPIO_EXTI_Callback+0xa0>
				strcat(buf_msgs, buf_msg);
 800bf86:	490a      	ldr	r1, [pc, #40]	; (800bfb0 <HAL_GPIO_EXTI_Callback+0xc0>)
 800bf88:	480a      	ldr	r0, [pc, #40]	; (800bfb4 <HAL_GPIO_EXTI_Callback+0xc4>)
 800bf8a:	f002 f931 	bl	800e1f0 <strcat>
		}
	}
	else{
		__NOP();
	}
}
 800bf8e:	e004      	b.n	800bf9a <HAL_GPIO_EXTI_Callback+0xaa>
				buf_msgs[0] = '#';
 800bf90:	4b08      	ldr	r3, [pc, #32]	; (800bfb4 <HAL_GPIO_EXTI_Callback+0xc4>)
 800bf92:	2223      	movs	r2, #35	; 0x23
 800bf94:	701a      	strb	r2, [r3, #0]
}
 800bf96:	e000      	b.n	800bf9a <HAL_GPIO_EXTI_Callback+0xaa>
		__NOP();
 800bf98:	bf00      	nop
}
 800bf9a:	bf00      	nop
 800bf9c:	3714      	adds	r7, #20
 800bf9e:	46bd      	mov	sp, r7
 800bfa0:	bd90      	pop	{r4, r7, pc}
 800bfa2:	bf00      	nop
 800bfa4:	40010400 	.word	0x40010400
 800bfa8:	20000030 	.word	0x20000030
 800bfac:	08010ee4 	.word	0x08010ee4
 800bfb0:	200011f4 	.word	0x200011f4
 800bfb4:	20001018 	.word	0x20001018
 800bfb8:	20000268 	.word	0x20000268
 800bfbc:	08010f10 	.word	0x08010f10

0800bfc0 <HAL_TIM_IC_CaptureCallback>:




//this is it
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 800bfc0:	b5b0      	push	{r4, r5, r7, lr}
 800bfc2:	b086      	sub	sp, #24
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	6078      	str	r0, [r7, #4]
	// see https://community.st.com/s/question/0D50X00009XkWUpSAN/encoder-mode-and-rotary-encoder

	//debug2_out_GPIO_Port->BSRR = debug2_out_Pin; //takes 60ns == 5 clock cycles
	//debug2_out_GPIO_Port->BSRR = (uint32_t)debug2_out_Pin << 16U;
	//HAL_GPIO_TogglePin(debug2_out_GPIO_Port, debug2_out_Pin);
	if(htim->Instance == TIM8){
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	4a92      	ldr	r2, [pc, #584]	; (800c218 <HAL_TIM_IC_CaptureCallback+0x258>)
 800bfce:	4293      	cmp	r3, r2
 800bfd0:	f040 8198 	bne.w	800c304 <HAL_TIM_IC_CaptureCallback+0x344>

		if (skip_update){ //TODO somehow the Callback is triggered at this strange 25% duty cycle so we just look at every second update to get a constant frequency
 800bfd4:	4b91      	ldr	r3, [pc, #580]	; (800c21c <HAL_TIM_IC_CaptureCallback+0x25c>)
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d003      	beq.n	800bfe4 <HAL_TIM_IC_CaptureCallback+0x24>
			skip_update = 0;
 800bfdc:	4b8f      	ldr	r3, [pc, #572]	; (800c21c <HAL_TIM_IC_CaptureCallback+0x25c>)
 800bfde:	2200      	movs	r2, #0
 800bfe0:	601a      	str	r2, [r3, #0]
	}


	//counterISR++;

}
 800bfe2:	e18f      	b.n	800c304 <HAL_TIM_IC_CaptureCallback+0x344>
			skip_update = 1;
 800bfe4:	4b8d      	ldr	r3, [pc, #564]	; (800c21c <HAL_TIM_IC_CaptureCallback+0x25c>)
 800bfe6:	2201      	movs	r2, #1
 800bfe8:	601a      	str	r2, [r3, #0]
			debug1_out_GPIO_Port->BSRR = debug1_out_Pin; //takes 60ns == 5 clock cycles
 800bfea:	4b8d      	ldr	r3, [pc, #564]	; (800c220 <HAL_TIM_IC_CaptureCallback+0x260>)
 800bfec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bff0:	619a      	str	r2, [r3, #24]
			debug1_out_GPIO_Port->BSRR = debug1_out_Pin << 16U; //takes 60ns == 5 clock cycles
 800bff2:	4b8b      	ldr	r3, [pc, #556]	; (800c220 <HAL_TIM_IC_CaptureCallback+0x260>)
 800bff4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bff8:	619a      	str	r2, [r3, #24]
			last_EncVal = EncVal;
 800bffa:	4b8a      	ldr	r3, [pc, #552]	; (800c224 <HAL_TIM_IC_CaptureCallback+0x264>)
 800bffc:	f9b3 2000 	ldrsh.w	r2, [r3]
 800c000:	4b89      	ldr	r3, [pc, #548]	; (800c228 <HAL_TIM_IC_CaptureCallback+0x268>)
 800c002:	801a      	strh	r2, [r3, #0]
			EncVal = TIM8->CNT;//takes 200ns
 800c004:	4b84      	ldr	r3, [pc, #528]	; (800c218 <HAL_TIM_IC_CaptureCallback+0x258>)
 800c006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c008:	b21a      	sxth	r2, r3
 800c00a:	4b86      	ldr	r3, [pc, #536]	; (800c224 <HAL_TIM_IC_CaptureCallback+0x264>)
 800c00c:	801a      	strh	r2, [r3, #0]
			if (EncVal - last_EncVal > ENC_STEPS_HALF){
 800c00e:	4b85      	ldr	r3, [pc, #532]	; (800c224 <HAL_TIM_IC_CaptureCallback+0x264>)
 800c010:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c014:	461a      	mov	r2, r3
 800c016:	4b84      	ldr	r3, [pc, #528]	; (800c228 <HAL_TIM_IC_CaptureCallback+0x268>)
 800c018:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c01c:	1ad3      	subs	r3, r2, r3
 800c01e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c022:	dd09      	ble.n	800c038 <HAL_TIM_IC_CaptureCallback+0x78>
				rotation_counter--;
 800c024:	4b81      	ldr	r3, [pc, #516]	; (800c22c <HAL_TIM_IC_CaptureCallback+0x26c>)
 800c026:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c02a:	b29b      	uxth	r3, r3
 800c02c:	3b01      	subs	r3, #1
 800c02e:	b29b      	uxth	r3, r3
 800c030:	b21a      	sxth	r2, r3
 800c032:	4b7e      	ldr	r3, [pc, #504]	; (800c22c <HAL_TIM_IC_CaptureCallback+0x26c>)
 800c034:	801a      	strh	r2, [r3, #0]
 800c036:	e013      	b.n	800c060 <HAL_TIM_IC_CaptureCallback+0xa0>
			else if (last_EncVal - EncVal > ENC_STEPS_HALF){
 800c038:	4b7b      	ldr	r3, [pc, #492]	; (800c228 <HAL_TIM_IC_CaptureCallback+0x268>)
 800c03a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c03e:	461a      	mov	r2, r3
 800c040:	4b78      	ldr	r3, [pc, #480]	; (800c224 <HAL_TIM_IC_CaptureCallback+0x264>)
 800c042:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c046:	1ad3      	subs	r3, r2, r3
 800c048:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c04c:	dd08      	ble.n	800c060 <HAL_TIM_IC_CaptureCallback+0xa0>
				rotation_counter++;
 800c04e:	4b77      	ldr	r3, [pc, #476]	; (800c22c <HAL_TIM_IC_CaptureCallback+0x26c>)
 800c050:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c054:	b29b      	uxth	r3, r3
 800c056:	3301      	adds	r3, #1
 800c058:	b29b      	uxth	r3, r3
 800c05a:	b21a      	sxth	r2, r3
 800c05c:	4b73      	ldr	r3, [pc, #460]	; (800c22c <HAL_TIM_IC_CaptureCallback+0x26c>)
 800c05e:	801a      	strh	r2, [r3, #0]
			if (val_SO1_buf_index < 72){
 800c060:	4b73      	ldr	r3, [pc, #460]	; (800c230 <HAL_TIM_IC_CaptureCallback+0x270>)
 800c062:	881b      	ldrh	r3, [r3, #0]
 800c064:	2b47      	cmp	r3, #71	; 0x47
 800c066:	d810      	bhi.n	800c08a <HAL_TIM_IC_CaptureCallback+0xca>
				val_SO1_buf[val_SO1_buf_index] = HAL_ADCEx_InjectedGetValue (&hadc2, 1);
 800c068:	4b71      	ldr	r3, [pc, #452]	; (800c230 <HAL_TIM_IC_CaptureCallback+0x270>)
 800c06a:	881b      	ldrh	r3, [r3, #0]
 800c06c:	461c      	mov	r4, r3
 800c06e:	2101      	movs	r1, #1
 800c070:	4870      	ldr	r0, [pc, #448]	; (800c234 <HAL_TIM_IC_CaptureCallback+0x274>)
 800c072:	f7f5 fe05 	bl	8001c80 <HAL_ADCEx_InjectedGetValue>
 800c076:	4602      	mov	r2, r0
 800c078:	4b6f      	ldr	r3, [pc, #444]	; (800c238 <HAL_TIM_IC_CaptureCallback+0x278>)
 800c07a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
				val_SO1_buf_index++;
 800c07e:	4b6c      	ldr	r3, [pc, #432]	; (800c230 <HAL_TIM_IC_CaptureCallback+0x270>)
 800c080:	881b      	ldrh	r3, [r3, #0]
 800c082:	3301      	adds	r3, #1
 800c084:	b29a      	uxth	r2, r3
 800c086:	4b6a      	ldr	r3, [pc, #424]	; (800c230 <HAL_TIM_IC_CaptureCallback+0x270>)
 800c088:	801a      	strh	r2, [r3, #0]
			if (val_SO1_buf_index == 72){  // some hints that this takes 10mus
 800c08a:	4b69      	ldr	r3, [pc, #420]	; (800c230 <HAL_TIM_IC_CaptureCallback+0x270>)
 800c08c:	881b      	ldrh	r3, [r3, #0]
 800c08e:	2b48      	cmp	r3, #72	; 0x48
 800c090:	f040 8081 	bne.w	800c196 <HAL_TIM_IC_CaptureCallback+0x1d6>
				int32_t cos_part = 0;
 800c094:	2300      	movs	r3, #0
 800c096:	617b      	str	r3, [r7, #20]
				int32_t sin_part = 0;
 800c098:	2300      	movs	r3, #0
 800c09a:	613b      	str	r3, [r7, #16]
				for (int i=0; i< 72; i++){
 800c09c:	2300      	movs	r3, #0
 800c09e:	60fb      	str	r3, [r7, #12]
 800c0a0:	e046      	b.n	800c130 <HAL_TIM_IC_CaptureCallback+0x170>
				    if (i<18){
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	2b11      	cmp	r3, #17
 800c0a6:	dc0e      	bgt.n	800c0c6 <HAL_TIM_IC_CaptureCallback+0x106>
				      cos_part += val_SO1_buf[i];
 800c0a8:	4a63      	ldr	r2, [pc, #396]	; (800c238 <HAL_TIM_IC_CaptureCallback+0x278>)
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800c0b0:	697b      	ldr	r3, [r7, #20]
 800c0b2:	4413      	add	r3, r2
 800c0b4:	617b      	str	r3, [r7, #20]
				      sin_part += val_SO1_buf[i];}
 800c0b6:	4a60      	ldr	r2, [pc, #384]	; (800c238 <HAL_TIM_IC_CaptureCallback+0x278>)
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800c0be:	693b      	ldr	r3, [r7, #16]
 800c0c0:	4413      	add	r3, r2
 800c0c2:	613b      	str	r3, [r7, #16]
 800c0c4:	e031      	b.n	800c12a <HAL_TIM_IC_CaptureCallback+0x16a>
				    else if (i<36){
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	2b23      	cmp	r3, #35	; 0x23
 800c0ca:	dc0e      	bgt.n	800c0ea <HAL_TIM_IC_CaptureCallback+0x12a>
				      cos_part -= val_SO1_buf[i];
 800c0cc:	697a      	ldr	r2, [r7, #20]
 800c0ce:	495a      	ldr	r1, [pc, #360]	; (800c238 <HAL_TIM_IC_CaptureCallback+0x278>)
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800c0d6:	1ad3      	subs	r3, r2, r3
 800c0d8:	617b      	str	r3, [r7, #20]
				      sin_part += val_SO1_buf[i];}
 800c0da:	4a57      	ldr	r2, [pc, #348]	; (800c238 <HAL_TIM_IC_CaptureCallback+0x278>)
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800c0e2:	693b      	ldr	r3, [r7, #16]
 800c0e4:	4413      	add	r3, r2
 800c0e6:	613b      	str	r3, [r7, #16]
 800c0e8:	e01f      	b.n	800c12a <HAL_TIM_IC_CaptureCallback+0x16a>
				    else if (i<54){
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	2b35      	cmp	r3, #53	; 0x35
 800c0ee:	dc0e      	bgt.n	800c10e <HAL_TIM_IC_CaptureCallback+0x14e>
				      cos_part -= val_SO1_buf[i];
 800c0f0:	697a      	ldr	r2, [r7, #20]
 800c0f2:	4951      	ldr	r1, [pc, #324]	; (800c238 <HAL_TIM_IC_CaptureCallback+0x278>)
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800c0fa:	1ad3      	subs	r3, r2, r3
 800c0fc:	617b      	str	r3, [r7, #20]
				      sin_part -= val_SO1_buf[i];}
 800c0fe:	693a      	ldr	r2, [r7, #16]
 800c100:	494d      	ldr	r1, [pc, #308]	; (800c238 <HAL_TIM_IC_CaptureCallback+0x278>)
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800c108:	1ad3      	subs	r3, r2, r3
 800c10a:	613b      	str	r3, [r7, #16]
 800c10c:	e00d      	b.n	800c12a <HAL_TIM_IC_CaptureCallback+0x16a>
				      cos_part += val_SO1_buf[i];
 800c10e:	4a4a      	ldr	r2, [pc, #296]	; (800c238 <HAL_TIM_IC_CaptureCallback+0x278>)
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800c116:	697b      	ldr	r3, [r7, #20]
 800c118:	4413      	add	r3, r2
 800c11a:	617b      	str	r3, [r7, #20]
				      sin_part -= val_SO1_buf[i];}
 800c11c:	693a      	ldr	r2, [r7, #16]
 800c11e:	4946      	ldr	r1, [pc, #280]	; (800c238 <HAL_TIM_IC_CaptureCallback+0x278>)
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800c126:	1ad3      	subs	r3, r2, r3
 800c128:	613b      	str	r3, [r7, #16]
				for (int i=0; i< 72; i++){
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	3301      	adds	r3, #1
 800c12e:	60fb      	str	r3, [r7, #12]
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	2b47      	cmp	r3, #71	; 0x47
 800c134:	ddb5      	ble.n	800c0a2 <HAL_TIM_IC_CaptureCallback+0xe2>
				field_amplitude = cos_part*cos_part + sin_part*sin_part;
 800c136:	697b      	ldr	r3, [r7, #20]
 800c138:	697a      	ldr	r2, [r7, #20]
 800c13a:	fb02 f203 	mul.w	r2, r2, r3
 800c13e:	693b      	ldr	r3, [r7, #16]
 800c140:	6939      	ldr	r1, [r7, #16]
 800c142:	fb01 f303 	mul.w	r3, r1, r3
 800c146:	4413      	add	r3, r2
 800c148:	461a      	mov	r2, r3
 800c14a:	4b3c      	ldr	r3, [pc, #240]	; (800c23c <HAL_TIM_IC_CaptureCallback+0x27c>)
 800c14c:	601a      	str	r2, [r3, #0]
				field_phase_shift = (float) cos_part / (float) sin_part;
 800c14e:	697b      	ldr	r3, [r7, #20]
 800c150:	ee07 3a90 	vmov	s15, r3
 800c154:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800c158:	693b      	ldr	r3, [r7, #16]
 800c15a:	ee07 3a90 	vmov	s15, r3
 800c15e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c162:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c166:	4b36      	ldr	r3, [pc, #216]	; (800c240 <HAL_TIM_IC_CaptureCallback+0x280>)
 800c168:	edc3 7a00 	vstr	s15, [r3]
				field_phase_shift_pihalf = (float) sin_part / (float) cos_part;
 800c16c:	693b      	ldr	r3, [r7, #16]
 800c16e:	ee07 3a90 	vmov	s15, r3
 800c172:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800c176:	697b      	ldr	r3, [r7, #20]
 800c178:	ee07 3a90 	vmov	s15, r3
 800c17c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c180:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c184:	4b2f      	ldr	r3, [pc, #188]	; (800c244 <HAL_TIM_IC_CaptureCallback+0x284>)
 800c186:	edc3 7a00 	vstr	s15, [r3]
				val_SO1_buf_index++;
 800c18a:	4b29      	ldr	r3, [pc, #164]	; (800c230 <HAL_TIM_IC_CaptureCallback+0x270>)
 800c18c:	881b      	ldrh	r3, [r3, #0]
 800c18e:	3301      	adds	r3, #1
 800c190:	b29a      	uxth	r2, r3
 800c192:	4b27      	ldr	r3, [pc, #156]	; (800c230 <HAL_TIM_IC_CaptureCallback+0x270>)
 800c194:	801a      	strh	r2, [r3, #0]
			if (abs(av_velocity) > 5 &&  skip_update_high_v == 1){
 800c196:	4b2c      	ldr	r3, [pc, #176]	; (800c248 <HAL_TIM_IC_CaptureCallback+0x288>)
 800c198:	edd3 7a00 	vldr	s15, [r3]
 800c19c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c1a0:	ee17 3a90 	vmov	r3, s15
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	bfb8      	it	lt
 800c1a8:	425b      	neglt	r3, r3
 800c1aa:	2b05      	cmp	r3, #5
 800c1ac:	dd07      	ble.n	800c1be <HAL_TIM_IC_CaptureCallback+0x1fe>
 800c1ae:	4b27      	ldr	r3, [pc, #156]	; (800c24c <HAL_TIM_IC_CaptureCallback+0x28c>)
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	2b01      	cmp	r3, #1
 800c1b4:	d103      	bne.n	800c1be <HAL_TIM_IC_CaptureCallback+0x1fe>
				skip_update_high_v = 0;
 800c1b6:	4b25      	ldr	r3, [pc, #148]	; (800c24c <HAL_TIM_IC_CaptureCallback+0x28c>)
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	601a      	str	r2, [r3, #0]
}
 800c1bc:	e0a2      	b.n	800c304 <HAL_TIM_IC_CaptureCallback+0x344>
				debug1_out_GPIO_Port->BSRR = debug1_out_Pin; //takes 60ns == 5 clock cycles
 800c1be:	4b18      	ldr	r3, [pc, #96]	; (800c220 <HAL_TIM_IC_CaptureCallback+0x260>)
 800c1c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c1c4:	619a      	str	r2, [r3, #24]
				GPIOC->BSRR = GPIO_PIN_13; // DEBUG
 800c1c6:	4b22      	ldr	r3, [pc, #136]	; (800c250 <HAL_TIM_IC_CaptureCallback+0x290>)
 800c1c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800c1cc:	619a      	str	r2, [r3, #24]
				skip_update_high_v = 1;
 800c1ce:	4b1f      	ldr	r3, [pc, #124]	; (800c24c <HAL_TIM_IC_CaptureCallback+0x28c>)
 800c1d0:	2201      	movs	r2, #1
 800c1d2:	601a      	str	r2, [r3, #0]
				tim12_counter = TIM2->CNT;
 800c1d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c1d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1da:	4a1e      	ldr	r2, [pc, #120]	; (800c254 <HAL_TIM_IC_CaptureCallback+0x294>)
 800c1dc:	6013      	str	r3, [r2, #0]
				if (tim12_counter > ENC_STEPS){ // TODO fix the issue that this gets almost never called when velocity is super low.
 800c1de:	4b1d      	ldr	r3, [pc, #116]	; (800c254 <HAL_TIM_IC_CaptureCallback+0x294>)
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800c1e6:	f240 8087 	bls.w	800c2f8 <HAL_TIM_IC_CaptureCallback+0x338>
					TIM2->CNT = 0;
 800c1ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	625a      	str	r2, [r3, #36]	; 0x24
					int EncDiff = EncVal-last_EncVal_v;
 800c1f2:	4b0c      	ldr	r3, [pc, #48]	; (800c224 <HAL_TIM_IC_CaptureCallback+0x264>)
 800c1f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c1f8:	461a      	mov	r2, r3
 800c1fa:	4b17      	ldr	r3, [pc, #92]	; (800c258 <HAL_TIM_IC_CaptureCallback+0x298>)
 800c1fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c200:	1ad3      	subs	r3, r2, r3
 800c202:	60bb      	str	r3, [r7, #8]
					if (EncDiff > ENC_STEPS_HALF){ // if jump is more than a half rotation it's most likely the 0 crossing
 800c204:	68bb      	ldr	r3, [r7, #8]
 800c206:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c20a:	dd27      	ble.n	800c25c <HAL_TIM_IC_CaptureCallback+0x29c>
						EncDiff -= ENC_STEPS;
 800c20c:	68bb      	ldr	r3, [r7, #8]
 800c20e:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 800c212:	60bb      	str	r3, [r7, #8]
 800c214:	e02a      	b.n	800c26c <HAL_TIM_IC_CaptureCallback+0x2ac>
 800c216:	bf00      	nop
 800c218:	40010400 	.word	0x40010400
 800c21c:	20000260 	.word	0x20000260
 800c220:	40020c00 	.word	0x40020c00
 800c224:	20000e68 	.word	0x20000e68
 800c228:	20000c08 	.word	0x20000c08
 800c22c:	20000240 	.word	0x20000240
 800c230:	20000268 	.word	0x20000268
 800c234:	20000710 	.word	0x20000710
 800c238:	20001228 	.word	0x20001228
 800c23c:	20000274 	.word	0x20000274
 800c240:	2000026c 	.word	0x2000026c
 800c244:	20000270 	.word	0x20000270
 800c248:	20000250 	.word	0x20000250
 800c24c:	20000264 	.word	0x20000264
 800c250:	40020800 	.word	0x40020800
 800c254:	20000034 	.word	0x20000034
 800c258:	20000d14 	.word	0x20000d14
					else if (EncDiff < -1000){
 800c25c:	68bb      	ldr	r3, [r7, #8]
 800c25e:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 800c262:	da03      	bge.n	800c26c <HAL_TIM_IC_CaptureCallback+0x2ac>
						EncDiff += ENC_STEPS;
 800c264:	68bb      	ldr	r3, [r7, #8]
 800c266:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800c26a:	60bb      	str	r3, [r7, #8]
					velocity = (float)(EncDiff) / (float)tim12_counter; //[steps/counts]
 800c26c:	68bb      	ldr	r3, [r7, #8]
 800c26e:	ee07 3a90 	vmov	s15, r3
 800c272:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800c276:	4b2a      	ldr	r3, [pc, #168]	; (800c320 <HAL_TIM_IC_CaptureCallback+0x360>)
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	ee07 3a90 	vmov	s15, r3
 800c27e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c282:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c286:	4b27      	ldr	r3, [pc, #156]	; (800c324 <HAL_TIM_IC_CaptureCallback+0x364>)
 800c288:	edc3 7a00 	vstr	s15, [r3]
					velocity *= 21000000/ENC_STEPS; // /ENC_STEPS steps/round * 21000000 counts/sec --> [round/sec]  //TODO velocity seems too high by factor of 2 or 3 maybe same clock frequency issue that we actually run at 42 MHz. !!! TODO check clock frequency  // TODO divided by 10 as well
 800c28c:	4b25      	ldr	r3, [pc, #148]	; (800c324 <HAL_TIM_IC_CaptureCallback+0x364>)
 800c28e:	edd3 7a00 	vldr	s15, [r3]
 800c292:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800c328 <HAL_TIM_IC_CaptureCallback+0x368>
 800c296:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c29a:	4b22      	ldr	r3, [pc, #136]	; (800c324 <HAL_TIM_IC_CaptureCallback+0x364>)
 800c29c:	edc3 7a00 	vstr	s15, [r3]
					av_velocity = 0.95 * av_velocity + 0.05 * velocity;
 800c2a0:	4b22      	ldr	r3, [pc, #136]	; (800c32c <HAL_TIM_IC_CaptureCallback+0x36c>)
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	f7f4 f94f 	bl	8000548 <__aeabi_f2d>
 800c2aa:	a319      	add	r3, pc, #100	; (adr r3, 800c310 <HAL_TIM_IC_CaptureCallback+0x350>)
 800c2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2b0:	f7f4 f9a2 	bl	80005f8 <__aeabi_dmul>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	460c      	mov	r4, r1
 800c2b8:	4625      	mov	r5, r4
 800c2ba:	461c      	mov	r4, r3
 800c2bc:	4b19      	ldr	r3, [pc, #100]	; (800c324 <HAL_TIM_IC_CaptureCallback+0x364>)
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	f7f4 f941 	bl	8000548 <__aeabi_f2d>
 800c2c6:	a314      	add	r3, pc, #80	; (adr r3, 800c318 <HAL_TIM_IC_CaptureCallback+0x358>)
 800c2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2cc:	f7f4 f994 	bl	80005f8 <__aeabi_dmul>
 800c2d0:	4602      	mov	r2, r0
 800c2d2:	460b      	mov	r3, r1
 800c2d4:	4620      	mov	r0, r4
 800c2d6:	4629      	mov	r1, r5
 800c2d8:	f7f3 ffd8 	bl	800028c <__adddf3>
 800c2dc:	4603      	mov	r3, r0
 800c2de:	460c      	mov	r4, r1
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	4621      	mov	r1, r4
 800c2e4:	f7f4 fc80 	bl	8000be8 <__aeabi_d2f>
 800c2e8:	4602      	mov	r2, r0
 800c2ea:	4b10      	ldr	r3, [pc, #64]	; (800c32c <HAL_TIM_IC_CaptureCallback+0x36c>)
 800c2ec:	601a      	str	r2, [r3, #0]
					last_EncVal_v = EncVal;
 800c2ee:	4b10      	ldr	r3, [pc, #64]	; (800c330 <HAL_TIM_IC_CaptureCallback+0x370>)
 800c2f0:	f9b3 2000 	ldrsh.w	r2, [r3]
 800c2f4:	4b0f      	ldr	r3, [pc, #60]	; (800c334 <HAL_TIM_IC_CaptureCallback+0x374>)
 800c2f6:	801a      	strh	r2, [r3, #0]
				update_pwm();
 800c2f8:	f000 f822 	bl	800c340 <update_pwm>
				GPIOC->BSRR = GPIO_PIN_13  << 16U ; // DEBUG
 800c2fc:	4b0e      	ldr	r3, [pc, #56]	; (800c338 <HAL_TIM_IC_CaptureCallback+0x378>)
 800c2fe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800c302:	619a      	str	r2, [r3, #24]
}
 800c304:	bf00      	nop
 800c306:	3718      	adds	r7, #24
 800c308:	46bd      	mov	sp, r7
 800c30a:	bdb0      	pop	{r4, r5, r7, pc}
 800c30c:	f3af 8000 	nop.w
 800c310:	66666666 	.word	0x66666666
 800c314:	3fee6666 	.word	0x3fee6666
 800c318:	9999999a 	.word	0x9999999a
 800c31c:	3fa99999 	.word	0x3fa99999
 800c320:	20000034 	.word	0x20000034
 800c324:	2000024c 	.word	0x2000024c
 800c328:	46241000 	.word	0x46241000
 800c32c:	20000250 	.word	0x20000250
 800c330:	20000e68 	.word	0x20000e68
 800c334:	20000d14 	.word	0x20000d14
 800c338:	40020800 	.word	0x40020800
 800c33c:	00000000 	.word	0x00000000

0800c340 <update_pwm>:

void update_pwm(void){
 800c340:	b590      	push	{r4, r7, lr}
 800c342:	b087      	sub	sp, #28
 800c344:	af00      	add	r7, sp, #0

	//dtime_since_last_pwm_update = TIM5->CNT - time_of_last_pwm_update;
	time_of_last_pwm_update = TIM5->CNT;
 800c346:	4bb2      	ldr	r3, [pc, #712]	; (800c610 <update_pwm+0x2d0>)
 800c348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c34a:	461a      	mov	r2, r3
 800c34c:	4bb1      	ldr	r3, [pc, #708]	; (800c614 <update_pwm+0x2d4>)
 800c34e:	601a      	str	r2, [r3, #0]

	phase = (float) EncVal * 0.0031415 * N_POLES ; //(float) EncVal / ENC_STEPS * 2*PI * N_POLES ; //takes 1500ns
 800c350:	4bb1      	ldr	r3, [pc, #708]	; (800c618 <update_pwm+0x2d8>)
 800c352:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c356:	ee07 3a90 	vmov	s15, r3
 800c35a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c35e:	ee17 0a90 	vmov	r0, s15
 800c362:	f7f4 f8f1 	bl	8000548 <__aeabi_f2d>
 800c366:	a3a6      	add	r3, pc, #664	; (adr r3, 800c600 <update_pwm+0x2c0>)
 800c368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c36c:	f7f4 f944 	bl	80005f8 <__aeabi_dmul>
 800c370:	4603      	mov	r3, r0
 800c372:	460c      	mov	r4, r1
 800c374:	4618      	mov	r0, r3
 800c376:	4621      	mov	r1, r4
 800c378:	f04f 0200 	mov.w	r2, #0
 800c37c:	4ba7      	ldr	r3, [pc, #668]	; (800c61c <update_pwm+0x2dc>)
 800c37e:	f7f4 f93b 	bl	80005f8 <__aeabi_dmul>
 800c382:	4603      	mov	r3, r0
 800c384:	460c      	mov	r4, r1
 800c386:	4618      	mov	r0, r3
 800c388:	4621      	mov	r1, r4
 800c38a:	f7f4 fc2d 	bl	8000be8 <__aeabi_d2f>
 800c38e:	4602      	mov	r2, r0
 800c390:	4ba3      	ldr	r3, [pc, #652]	; (800c620 <update_pwm+0x2e0>)
 800c392:	601a      	str	r2, [r3, #0]
	phase -= phase0;
 800c394:	4ba2      	ldr	r3, [pc, #648]	; (800c620 <update_pwm+0x2e0>)
 800c396:	ed93 7a00 	vldr	s14, [r3]
 800c39a:	4ba2      	ldr	r3, [pc, #648]	; (800c624 <update_pwm+0x2e4>)
 800c39c:	edd3 7a00 	vldr	s15, [r3]
 800c3a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c3a4:	4b9e      	ldr	r3, [pc, #632]	; (800c620 <update_pwm+0x2e0>)
 800c3a6:	edc3 7a00 	vstr	s15, [r3]
	//phase = -phase;

	float u0 = 0.5773; //0.5 * 2.0 / 1.73205;// maximal possible U on one coil thanks to wankel //takes<200ns
 800c3aa:	4b9f      	ldr	r3, [pc, #636]	; (800c628 <update_pwm+0x2e8>)
 800c3ac:	607b      	str	r3, [r7, #4]
	float modified_amp = amp + stiffness * av_velocity * direction; // TODO the abs allows same stiffness to make it softer for both directions - without a signchange is needed BUT turnaround is super aggressive now :( SAME issue with direction - super forceful reverse but sign identical --- looks like v needs to direct also the phase !!!!
 800c3ae:	4b9f      	ldr	r3, [pc, #636]	; (800c62c <update_pwm+0x2ec>)
 800c3b0:	ed93 7a00 	vldr	s14, [r3]
 800c3b4:	4b9e      	ldr	r3, [pc, #632]	; (800c630 <update_pwm+0x2f0>)
 800c3b6:	edd3 7a00 	vldr	s15, [r3]
 800c3ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c3be:	4b9d      	ldr	r3, [pc, #628]	; (800c634 <update_pwm+0x2f4>)
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	ee07 3a90 	vmov	s15, r3
 800c3c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c3ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c3ce:	4b9a      	ldr	r3, [pc, #616]	; (800c638 <update_pwm+0x2f8>)
 800c3d0:	edd3 7a00 	vldr	s15, [r3]
 800c3d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c3d8:	edc7 7a05 	vstr	s15, [r7, #20]
	//u0 *= amp;  //takes<200ns
	if (modified_amp > AMP_LIMIT){
 800c3dc:	6978      	ldr	r0, [r7, #20]
 800c3de:	f7f4 f8b3 	bl	8000548 <__aeabi_f2d>
 800c3e2:	a389      	add	r3, pc, #548	; (adr r3, 800c608 <update_pwm+0x2c8>)
 800c3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e8:	f7f4 fb96 	bl	8000b18 <__aeabi_dcmpgt>
 800c3ec:	4603      	mov	r3, r0
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d001      	beq.n	800c3f6 <update_pwm+0xb6>
		modified_amp = AMP_LIMIT;
 800c3f2:	4b92      	ldr	r3, [pc, #584]	; (800c63c <update_pwm+0x2fc>)
 800c3f4:	617b      	str	r3, [r7, #20]
	}
//	else if (modified_amp < -AMP_LIMIT){
//		modified_amp = -AMP_LIMIT;
//	}
	u0 *= modified_amp;  //takes<200ns
 800c3f6:	ed97 7a01 	vldr	s14, [r7, #4]
 800c3fa:	edd7 7a05 	vldr	s15, [r7, #20]
 800c3fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c402:	edc7 7a01 	vstr	s15, [r7, #4]
	u0 *= run_motor;  //takes<200ns
 800c406:	4b8e      	ldr	r3, [pc, #568]	; (800c640 <update_pwm+0x300>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	ee07 3a90 	vmov	s15, r3
 800c40e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c412:	ed97 7a01 	vldr	s14, [r7, #4]
 800c416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c41a:	edc7 7a01 	vstr	s15, [r7, #4]

	if (direction == 1){
 800c41e:	4b85      	ldr	r3, [pc, #532]	; (800c634 <update_pwm+0x2f4>)
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	2b01      	cmp	r3, #1
 800c424:	d10b      	bne.n	800c43e <update_pwm+0xfe>
		phase -= phase_shift;  //takes<200ns
 800c426:	4b7e      	ldr	r3, [pc, #504]	; (800c620 <update_pwm+0x2e0>)
 800c428:	ed93 7a00 	vldr	s14, [r3]
 800c42c:	4b85      	ldr	r3, [pc, #532]	; (800c644 <update_pwm+0x304>)
 800c42e:	edd3 7a00 	vldr	s15, [r3]
 800c432:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c436:	4b7a      	ldr	r3, [pc, #488]	; (800c620 <update_pwm+0x2e0>)
 800c438:	edc3 7a00 	vstr	s15, [r3]
 800c43c:	e00a      	b.n	800c454 <update_pwm+0x114>
	}
	else {
		phase += phase_shift;
 800c43e:	4b78      	ldr	r3, [pc, #480]	; (800c620 <update_pwm+0x2e0>)
 800c440:	ed93 7a00 	vldr	s14, [r3]
 800c444:	4b7f      	ldr	r3, [pc, #508]	; (800c644 <update_pwm+0x304>)
 800c446:	edd3 7a00 	vldr	s15, [r3]
 800c44a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c44e:	4b74      	ldr	r3, [pc, #464]	; (800c620 <update_pwm+0x2e0>)
 800c450:	edc3 7a00 	vstr	s15, [r3]

//



	phase *= 100;
 800c454:	4b72      	ldr	r3, [pc, #456]	; (800c620 <update_pwm+0x2e0>)
 800c456:	edd3 7a00 	vldr	s15, [r3]
 800c45a:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 800c648 <update_pwm+0x308>
 800c45e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c462:	4b6f      	ldr	r3, [pc, #444]	; (800c620 <update_pwm+0x2e0>)
 800c464:	edc3 7a00 	vstr	s15, [r3]
	int_phase = (int) phase;
 800c468:	4b6d      	ldr	r3, [pc, #436]	; (800c620 <update_pwm+0x2e0>)
 800c46a:	edd3 7a00 	vldr	s15, [r3]
 800c46e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c472:	ee17 2a90 	vmov	r2, s15
 800c476:	4b75      	ldr	r3, [pc, #468]	; (800c64c <update_pwm+0x30c>)
 800c478:	601a      	str	r2, [r3, #0]
	int_phase = int_phase % 628;
 800c47a:	4b74      	ldr	r3, [pc, #464]	; (800c64c <update_pwm+0x30c>)
 800c47c:	681a      	ldr	r2, [r3, #0]
 800c47e:	4b74      	ldr	r3, [pc, #464]	; (800c650 <update_pwm+0x310>)
 800c480:	fb83 1302 	smull	r1, r3, r3, r2
 800c484:	11d9      	asrs	r1, r3, #7
 800c486:	17d3      	asrs	r3, r2, #31
 800c488:	1acb      	subs	r3, r1, r3
 800c48a:	f44f 711d 	mov.w	r1, #628	; 0x274
 800c48e:	fb01 f303 	mul.w	r3, r1, r3
 800c492:	1ad3      	subs	r3, r2, r3
 800c494:	4a6d      	ldr	r2, [pc, #436]	; (800c64c <update_pwm+0x30c>)
 800c496:	6013      	str	r3, [r2, #0]
	if (int_phase < 0) {
 800c498:	4b6c      	ldr	r3, [pc, #432]	; (800c64c <update_pwm+0x30c>)
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	da05      	bge.n	800c4ac <update_pwm+0x16c>
		int_phase += 628;
 800c4a0:	4b6a      	ldr	r3, [pc, #424]	; (800c64c <update_pwm+0x30c>)
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	f503 731d 	add.w	r3, r3, #628	; 0x274
 800c4a8:	4a68      	ldr	r2, [pc, #416]	; (800c64c <update_pwm+0x30c>)
 800c4aa:	6013      	str	r3, [r2, #0]
	}

	float uA = 0;
 800c4ac:	f04f 0300 	mov.w	r3, #0
 800c4b0:	613b      	str	r3, [r7, #16]
	float uB = 0;
 800c4b2:	f04f 0300 	mov.w	r3, #0
 800c4b6:	60fb      	str	r3, [r7, #12]
	float uC = 0;
 800c4b8:	f04f 0300 	mov.w	r3, #0
 800c4bc:	60bb      	str	r3, [r7, #8]

	if (wave_mode < 2 ){
 800c4be:	4b65      	ldr	r3, [pc, #404]	; (800c654 <update_pwm+0x314>)
 800c4c0:	781b      	ldrb	r3, [r3, #0]
 800c4c2:	2b01      	cmp	r3, #1
 800c4c4:	f200 813b 	bhi.w	800c73e <update_pwm+0x3fe>
		if (wave_mode == 0 ){
 800c4c8:	4b62      	ldr	r3, [pc, #392]	; (800c654 <update_pwm+0x314>)
 800c4ca:	781b      	ldrb	r3, [r3, #0]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d149      	bne.n	800c564 <update_pwm+0x224>
		//    			uB = lookup[2]; // takes 3mus
		//    			uC = 0;

			// ---- lookup  this optimized routine brings roundtrip down to 5mus

			if  (int_phase < 210)	{ //0...209
 800c4d0:	4b5e      	ldr	r3, [pc, #376]	; (800c64c <update_pwm+0x30c>)
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	2bd1      	cmp	r3, #209	; 0xd1
 800c4d6:	dc13      	bgt.n	800c500 <update_pwm+0x1c0>
				uA = lookup[int_phase]; //takes<32000ns !!!!!!!!!!!!!! with the fast implement it's just 2000ns !!!!!
 800c4d8:	4b5c      	ldr	r3, [pc, #368]	; (800c64c <update_pwm+0x30c>)
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	4a5e      	ldr	r2, [pc, #376]	; (800c658 <update_pwm+0x318>)
 800c4de:	009b      	lsls	r3, r3, #2
 800c4e0:	4413      	add	r3, r2
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	613b      	str	r3, [r7, #16]
				uB = lookup[210 - 1 - int_phase]; // takes 3mus
 800c4e6:	4b59      	ldr	r3, [pc, #356]	; (800c64c <update_pwm+0x30c>)
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	f1c3 03d1 	rsb	r3, r3, #209	; 0xd1
 800c4ee:	4a5a      	ldr	r2, [pc, #360]	; (800c658 <update_pwm+0x318>)
 800c4f0:	009b      	lsls	r3, r3, #2
 800c4f2:	4413      	add	r3, r2
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	60fb      	str	r3, [r7, #12]
				uC = 0;
 800c4f8:	f04f 0300 	mov.w	r3, #0
 800c4fc:	60bb      	str	r3, [r7, #8]
 800c4fe:	e0c6      	b.n	800c68e <update_pwm+0x34e>
			}
		 else if  (int_phase < 420){	 //210...419
 800c500:	4b52      	ldr	r3, [pc, #328]	; (800c64c <update_pwm+0x30c>)
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 800c508:	da15      	bge.n	800c536 <update_pwm+0x1f6>
				uA = 0; //takes<32000ns !!!!!!!!!!!!!! with the fast implement it's just 2000ns !!!!!
 800c50a:	f04f 0300 	mov.w	r3, #0
 800c50e:	613b      	str	r3, [r7, #16]
				uB = lookup[int_phase - 210]; // takes 3mus
 800c510:	4b4e      	ldr	r3, [pc, #312]	; (800c64c <update_pwm+0x30c>)
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	3bd2      	subs	r3, #210	; 0xd2
 800c516:	4a50      	ldr	r2, [pc, #320]	; (800c658 <update_pwm+0x318>)
 800c518:	009b      	lsls	r3, r3, #2
 800c51a:	4413      	add	r3, r2
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	60fb      	str	r3, [r7, #12]
				uC = lookup[420 - 1 - int_phase];
 800c520:	4b4a      	ldr	r3, [pc, #296]	; (800c64c <update_pwm+0x30c>)
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	f5c3 73d1 	rsb	r3, r3, #418	; 0x1a2
 800c528:	3301      	adds	r3, #1
 800c52a:	4a4b      	ldr	r2, [pc, #300]	; (800c658 <update_pwm+0x318>)
 800c52c:	009b      	lsls	r3, r3, #2
 800c52e:	4413      	add	r3, r2
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	60bb      	str	r3, [r7, #8]
 800c534:	e0ab      	b.n	800c68e <update_pwm+0x34e>
		 }
		 else	{  //420...629
				uA = lookup[630 - 1 - int_phase]; //takes<32000ns !!!!!!!!!!!!!! with the fast implement it's just 2000ns !!!!!
 800c536:	4b45      	ldr	r3, [pc, #276]	; (800c64c <update_pwm+0x30c>)
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	f5c3 731d 	rsb	r3, r3, #628	; 0x274
 800c53e:	3301      	adds	r3, #1
 800c540:	4a45      	ldr	r2, [pc, #276]	; (800c658 <update_pwm+0x318>)
 800c542:	009b      	lsls	r3, r3, #2
 800c544:	4413      	add	r3, r2
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	613b      	str	r3, [r7, #16]
				uB = 0; // takes 3mus
 800c54a:	f04f 0300 	mov.w	r3, #0
 800c54e:	60fb      	str	r3, [r7, #12]
				uC = lookup[int_phase - 420];
 800c550:	4b3e      	ldr	r3, [pc, #248]	; (800c64c <update_pwm+0x30c>)
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 800c558:	4a3f      	ldr	r2, [pc, #252]	; (800c658 <update_pwm+0x318>)
 800c55a:	009b      	lsls	r3, r3, #2
 800c55c:	4413      	add	r3, r2
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	60bb      	str	r3, [r7, #8]
 800c562:	e094      	b.n	800c68e <update_pwm+0x34e>
			}
		}

		else if (wave_mode == 1){
 800c564:	4b3b      	ldr	r3, [pc, #236]	; (800c654 <update_pwm+0x314>)
 800c566:	781b      	ldrb	r3, [r3, #0]
 800c568:	2b01      	cmp	r3, #1
 800c56a:	f040 8090 	bne.w	800c68e <update_pwm+0x34e>
			if  (int_phase < 105-52)	{
 800c56e:	4b37      	ldr	r3, [pc, #220]	; (800c64c <update_pwm+0x30c>)
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	2b34      	cmp	r3, #52	; 0x34
 800c574:	dc09      	bgt.n	800c58a <update_pwm+0x24a>
				uA = 1;
 800c576:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c57a:	613b      	str	r3, [r7, #16]
				uB = 0;
 800c57c:	f04f 0300 	mov.w	r3, #0
 800c580:	60fb      	str	r3, [r7, #12]
				uC = 0;
 800c582:	f04f 0300 	mov.w	r3, #0
 800c586:	60bb      	str	r3, [r7, #8]
 800c588:	e081      	b.n	800c68e <update_pwm+0x34e>
			}
			else if  (int_phase < 210-52)	{
 800c58a:	4b30      	ldr	r3, [pc, #192]	; (800c64c <update_pwm+0x30c>)
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	2b9d      	cmp	r3, #157	; 0x9d
 800c590:	dc09      	bgt.n	800c5a6 <update_pwm+0x266>
				uA = 1;
 800c592:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c596:	613b      	str	r3, [r7, #16]
				uB = 1;
 800c598:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c59c:	60fb      	str	r3, [r7, #12]
				uC = 0;
 800c59e:	f04f 0300 	mov.w	r3, #0
 800c5a2:	60bb      	str	r3, [r7, #8]
 800c5a4:	e073      	b.n	800c68e <update_pwm+0x34e>
			}
			else if  (int_phase < 315-52)	{
 800c5a6:	4b29      	ldr	r3, [pc, #164]	; (800c64c <update_pwm+0x30c>)
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
 800c5ae:	dc09      	bgt.n	800c5c4 <update_pwm+0x284>
				uA = 0;
 800c5b0:	f04f 0300 	mov.w	r3, #0
 800c5b4:	613b      	str	r3, [r7, #16]
				uB = 1;
 800c5b6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c5ba:	60fb      	str	r3, [r7, #12]
				uC = 0;
 800c5bc:	f04f 0300 	mov.w	r3, #0
 800c5c0:	60bb      	str	r3, [r7, #8]
 800c5c2:	e064      	b.n	800c68e <update_pwm+0x34e>
			}
			else if  (int_phase < 420-52)	{
 800c5c4:	4b21      	ldr	r3, [pc, #132]	; (800c64c <update_pwm+0x30c>)
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	f5b3 7fb8 	cmp.w	r3, #368	; 0x170
 800c5cc:	da09      	bge.n	800c5e2 <update_pwm+0x2a2>
				uA = 0;
 800c5ce:	f04f 0300 	mov.w	r3, #0
 800c5d2:	613b      	str	r3, [r7, #16]
				uB = 1;
 800c5d4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c5d8:	60fb      	str	r3, [r7, #12]
				uC = 1;
 800c5da:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c5de:	60bb      	str	r3, [r7, #8]
 800c5e0:	e055      	b.n	800c68e <update_pwm+0x34e>
			}
			else if  (int_phase < 525-52)	{
 800c5e2:	4b1a      	ldr	r3, [pc, #104]	; (800c64c <update_pwm+0x30c>)
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	f5b3 7fec 	cmp.w	r3, #472	; 0x1d8
 800c5ea:	dc37      	bgt.n	800c65c <update_pwm+0x31c>
				uA = 0;
 800c5ec:	f04f 0300 	mov.w	r3, #0
 800c5f0:	613b      	str	r3, [r7, #16]
				uB = 0;
 800c5f2:	f04f 0300 	mov.w	r3, #0
 800c5f6:	60fb      	str	r3, [r7, #12]
				uC = 1;
 800c5f8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c5fc:	60bb      	str	r3, [r7, #8]
 800c5fe:	e046      	b.n	800c68e <update_pwm+0x34e>
 800c600:	f85510d4 	.word	0xf85510d4
 800c604:	3f69bc33 	.word	0x3f69bc33
 800c608:	cccccccd 	.word	0xcccccccd
 800c60c:	3feccccc 	.word	0x3feccccc
 800c610:	40000c00 	.word	0x40000c00
 800c614:	20000288 	.word	0x20000288
 800c618:	20000e68 	.word	0x20000e68
 800c61c:	401c0000 	.word	0x401c0000
 800c620:	20000244 	.word	0x20000244
 800c624:	20000008 	.word	0x20000008
 800c628:	3f13c9ef 	.word	0x3f13c9ef
 800c62c:	20000238 	.word	0x20000238
 800c630:	20000250 	.word	0x20000250
 800c634:	20000018 	.word	0x20000018
 800c638:	20000010 	.word	0x20000010
 800c63c:	3f666666 	.word	0x3f666666
 800c640:	20000014 	.word	0x20000014
 800c644:	2000001c 	.word	0x2000001c
 800c648:	42c80000 	.word	0x42c80000
 800c64c:	20000248 	.word	0x20000248
 800c650:	342da7f3 	.word	0x342da7f3
 800c654:	20000278 	.word	0x20000278
 800c658:	20000348 	.word	0x20000348
			}
			else if  (int_phase < 630-52)	{
 800c65c:	4bac      	ldr	r3, [pc, #688]	; (800c910 <update_pwm+0x5d0>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	f240 2241 	movw	r2, #577	; 0x241
 800c664:	4293      	cmp	r3, r2
 800c666:	dc09      	bgt.n	800c67c <update_pwm+0x33c>
				uA = 1;
 800c668:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c66c:	613b      	str	r3, [r7, #16]
				uB = 0;
 800c66e:	f04f 0300 	mov.w	r3, #0
 800c672:	60fb      	str	r3, [r7, #12]
				uC = 1;
 800c674:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c678:	60bb      	str	r3, [r7, #8]
 800c67a:	e008      	b.n	800c68e <update_pwm+0x34e>
			}
			else 	{ //same as first half phase
				uA = 1;
 800c67c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c680:	613b      	str	r3, [r7, #16]
				uB = 0;
 800c682:	f04f 0300 	mov.w	r3, #0
 800c686:	60fb      	str	r3, [r7, #12]
				uC = 0;
 800c688:	f04f 0300 	mov.w	r3, #0
 800c68c:	60bb      	str	r3, [r7, #8]
			}
		}
		pwmA = (uint16_t) (pwm * u0 * uA); //takes<2s00ns
 800c68e:	4ba1      	ldr	r3, [pc, #644]	; (800c914 <update_pwm+0x5d4>)
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	ee07 3a90 	vmov	s15, r3
 800c696:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c69a:	edd7 7a01 	vldr	s15, [r7, #4]
 800c69e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c6a2:	edd7 7a04 	vldr	s15, [r7, #16]
 800c6a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c6ae:	ee17 3a90 	vmov	r3, s15
 800c6b2:	b29b      	uxth	r3, r3
 800c6b4:	461a      	mov	r2, r3
 800c6b6:	4b98      	ldr	r3, [pc, #608]	; (800c918 <update_pwm+0x5d8>)
 800c6b8:	601a      	str	r2, [r3, #0]
		pwmB = (uint16_t) (pwm * u0 * uB); //takes<200ns
 800c6ba:	4b96      	ldr	r3, [pc, #600]	; (800c914 <update_pwm+0x5d4>)
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	ee07 3a90 	vmov	s15, r3
 800c6c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c6c6:	edd7 7a01 	vldr	s15, [r7, #4]
 800c6ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c6ce:	edd7 7a03 	vldr	s15, [r7, #12]
 800c6d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c6da:	ee17 3a90 	vmov	r3, s15
 800c6de:	b29b      	uxth	r3, r3
 800c6e0:	461a      	mov	r2, r3
 800c6e2:	4b8e      	ldr	r3, [pc, #568]	; (800c91c <update_pwm+0x5dc>)
 800c6e4:	601a      	str	r2, [r3, #0]
		pwmC = (uint16_t) (pwm * u0 * uC); //takes<200ns
 800c6e6:	4b8b      	ldr	r3, [pc, #556]	; (800c914 <update_pwm+0x5d4>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	ee07 3a90 	vmov	s15, r3
 800c6ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c6f2:	edd7 7a01 	vldr	s15, [r7, #4]
 800c6f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c6fa:	edd7 7a02 	vldr	s15, [r7, #8]
 800c6fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c702:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c706:	ee17 3a90 	vmov	r3, s15
 800c70a:	b29b      	uxth	r3, r3
 800c70c:	461a      	mov	r2, r3
 800c70e:	4b84      	ldr	r3, [pc, #528]	; (800c920 <update_pwm+0x5e0>)
 800c710:	601a      	str	r2, [r3, #0]

		// ---- end lookup

		debug1_out_GPIO_Port->BSRR = (uint32_t)debug1_out_Pin << 16U;
 800c712:	4b84      	ldr	r3, [pc, #528]	; (800c924 <update_pwm+0x5e4>)
 800c714:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c718:	619a      	str	r2, [r3, #24]

		// --- MOTOR DRIVER ----------------------------------------------------
		// --- PWM pulses 0...2048
		if (normal_operation_enabled){
 800c71a:	4b83      	ldr	r3, [pc, #524]	; (800c928 <update_pwm+0x5e8>)
 800c71c:	781b      	ldrb	r3, [r3, #0]
 800c71e:	2b00      	cmp	r3, #0
 800c720:	f000 812f 	beq.w	800c982 <update_pwm+0x642>
			TIM1->CCR1 = pwmA; //takes<150ns
 800c724:	4b7c      	ldr	r3, [pc, #496]	; (800c918 <update_pwm+0x5d8>)
 800c726:	681a      	ldr	r2, [r3, #0]
 800c728:	4b80      	ldr	r3, [pc, #512]	; (800c92c <update_pwm+0x5ec>)
 800c72a:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = pwmB; //takes<150ns
 800c72c:	4b7b      	ldr	r3, [pc, #492]	; (800c91c <update_pwm+0x5dc>)
 800c72e:	681a      	ldr	r2, [r3, #0]
 800c730:	4b7e      	ldr	r3, [pc, #504]	; (800c92c <update_pwm+0x5ec>)
 800c732:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = pwmC; //takes<150ns
 800c734:	4b7a      	ldr	r3, [pc, #488]	; (800c920 <update_pwm+0x5e0>)
 800c736:	681a      	ldr	r2, [r3, #0]
 800c738:	4b7c      	ldr	r3, [pc, #496]	; (800c92c <update_pwm+0x5ec>)
 800c73a:	63da      	str	r2, [r3, #60]	; 0x3c
	}




}
 800c73c:	e121      	b.n	800c982 <update_pwm+0x642>
		if  (int_phase < 105)	{
 800c73e:	4b74      	ldr	r3, [pc, #464]	; (800c910 <update_pwm+0x5d0>)
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	2b68      	cmp	r3, #104	; 0x68
 800c744:	dc29      	bgt.n	800c79a <update_pwm+0x45a>
			uA = 1;
 800c746:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c74a:	613b      	str	r3, [r7, #16]
			pwmA = (uint16_t) (pwm * u0 * uA); //takes<2s00ns
 800c74c:	4b71      	ldr	r3, [pc, #452]	; (800c914 <update_pwm+0x5d4>)
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	ee07 3a90 	vmov	s15, r3
 800c754:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c758:	edd7 7a01 	vldr	s15, [r7, #4]
 800c75c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c760:	edd7 7a04 	vldr	s15, [r7, #16]
 800c764:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c768:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c76c:	ee17 3a90 	vmov	r3, s15
 800c770:	b29b      	uxth	r3, r3
 800c772:	461a      	mov	r2, r3
 800c774:	4b68      	ldr	r3, [pc, #416]	; (800c918 <update_pwm+0x5d8>)
 800c776:	601a      	str	r2, [r3, #0]
			TIM1->CCR1 = pwmA; //takes<150ns
 800c778:	4b67      	ldr	r3, [pc, #412]	; (800c918 <update_pwm+0x5d8>)
 800c77a:	681a      	ldr	r2, [r3, #0]
 800c77c:	4b6b      	ldr	r3, [pc, #428]	; (800c92c <update_pwm+0x5ec>)
 800c77e:	635a      	str	r2, [r3, #52]	; 0x34
			CLEAR_BIT(TIM1->CCMR1, TIM_CR2_OIS2N);
 800c780:	4b6a      	ldr	r3, [pc, #424]	; (800c92c <update_pwm+0x5ec>)
 800c782:	699b      	ldr	r3, [r3, #24]
 800c784:	4a69      	ldr	r2, [pc, #420]	; (800c92c <update_pwm+0x5ec>)
 800c786:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c78a:	6193      	str	r3, [r2, #24]
			SET_BIT(TIM1->CCMR1, TIM_CR2_OIS3N);
 800c78c:	4b67      	ldr	r3, [pc, #412]	; (800c92c <update_pwm+0x5ec>)
 800c78e:	699b      	ldr	r3, [r3, #24]
 800c790:	4a66      	ldr	r2, [pc, #408]	; (800c92c <update_pwm+0x5ec>)
 800c792:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c796:	6193      	str	r3, [r2, #24]
}
 800c798:	e0f3      	b.n	800c982 <update_pwm+0x642>
		else if  (int_phase < 210)	{
 800c79a:	4b5d      	ldr	r3, [pc, #372]	; (800c910 <update_pwm+0x5d0>)
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	2bd1      	cmp	r3, #209	; 0xd1
 800c7a0:	dc29      	bgt.n	800c7f6 <update_pwm+0x4b6>
			uB = 1;
 800c7a2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c7a6:	60fb      	str	r3, [r7, #12]
			pwmB = (uint16_t) (pwm * u0 * uB); //takes<2s00ns
 800c7a8:	4b5a      	ldr	r3, [pc, #360]	; (800c914 <update_pwm+0x5d4>)
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	ee07 3a90 	vmov	s15, r3
 800c7b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c7b4:	edd7 7a01 	vldr	s15, [r7, #4]
 800c7b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c7bc:	edd7 7a03 	vldr	s15, [r7, #12]
 800c7c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7c8:	ee17 3a90 	vmov	r3, s15
 800c7cc:	b29b      	uxth	r3, r3
 800c7ce:	461a      	mov	r2, r3
 800c7d0:	4b52      	ldr	r3, [pc, #328]	; (800c91c <update_pwm+0x5dc>)
 800c7d2:	601a      	str	r2, [r3, #0]
			TIM1->CCR2 = pwmB; //takes<150ns
 800c7d4:	4b51      	ldr	r3, [pc, #324]	; (800c91c <update_pwm+0x5dc>)
 800c7d6:	681a      	ldr	r2, [r3, #0]
 800c7d8:	4b54      	ldr	r3, [pc, #336]	; (800c92c <update_pwm+0x5ec>)
 800c7da:	639a      	str	r2, [r3, #56]	; 0x38
			CLEAR_BIT(TIM1->CCMR1, TIM_CR2_OIS1N);
 800c7dc:	4b53      	ldr	r3, [pc, #332]	; (800c92c <update_pwm+0x5ec>)
 800c7de:	699b      	ldr	r3, [r3, #24]
 800c7e0:	4a52      	ldr	r2, [pc, #328]	; (800c92c <update_pwm+0x5ec>)
 800c7e2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c7e6:	6193      	str	r3, [r2, #24]
			SET_BIT(TIM1->CCMR1, TIM_CR2_OIS3N);
 800c7e8:	4b50      	ldr	r3, [pc, #320]	; (800c92c <update_pwm+0x5ec>)
 800c7ea:	699b      	ldr	r3, [r3, #24]
 800c7ec:	4a4f      	ldr	r2, [pc, #316]	; (800c92c <update_pwm+0x5ec>)
 800c7ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c7f2:	6193      	str	r3, [r2, #24]
}
 800c7f4:	e0c5      	b.n	800c982 <update_pwm+0x642>
		else if  (int_phase < 315)	{
 800c7f6:	4b46      	ldr	r3, [pc, #280]	; (800c910 <update_pwm+0x5d0>)
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	f5b3 7f9d 	cmp.w	r3, #314	; 0x13a
 800c7fe:	dc29      	bgt.n	800c854 <update_pwm+0x514>
			uB = 1;
 800c800:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c804:	60fb      	str	r3, [r7, #12]
			pwmB = (uint16_t) (pwm * u0 * uB); //takes<2s00ns
 800c806:	4b43      	ldr	r3, [pc, #268]	; (800c914 <update_pwm+0x5d4>)
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	ee07 3a90 	vmov	s15, r3
 800c80e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c812:	edd7 7a01 	vldr	s15, [r7, #4]
 800c816:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c81a:	edd7 7a03 	vldr	s15, [r7, #12]
 800c81e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c822:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c826:	ee17 3a90 	vmov	r3, s15
 800c82a:	b29b      	uxth	r3, r3
 800c82c:	461a      	mov	r2, r3
 800c82e:	4b3b      	ldr	r3, [pc, #236]	; (800c91c <update_pwm+0x5dc>)
 800c830:	601a      	str	r2, [r3, #0]
			TIM1->CCR2 = pwmB; //takes<150ns
 800c832:	4b3a      	ldr	r3, [pc, #232]	; (800c91c <update_pwm+0x5dc>)
 800c834:	681a      	ldr	r2, [r3, #0]
 800c836:	4b3d      	ldr	r3, [pc, #244]	; (800c92c <update_pwm+0x5ec>)
 800c838:	639a      	str	r2, [r3, #56]	; 0x38
			SET_BIT(TIM1->CCMR1, TIM_CR2_OIS1N);
 800c83a:	4b3c      	ldr	r3, [pc, #240]	; (800c92c <update_pwm+0x5ec>)
 800c83c:	699b      	ldr	r3, [r3, #24]
 800c83e:	4a3b      	ldr	r2, [pc, #236]	; (800c92c <update_pwm+0x5ec>)
 800c840:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c844:	6193      	str	r3, [r2, #24]
			CLEAR_BIT(TIM1->CCMR1, TIM_CR2_OIS3N);
 800c846:	4b39      	ldr	r3, [pc, #228]	; (800c92c <update_pwm+0x5ec>)
 800c848:	699b      	ldr	r3, [r3, #24]
 800c84a:	4a38      	ldr	r2, [pc, #224]	; (800c92c <update_pwm+0x5ec>)
 800c84c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c850:	6193      	str	r3, [r2, #24]
}
 800c852:	e096      	b.n	800c982 <update_pwm+0x642>
		else if  (int_phase < 420)	{
 800c854:	4b2e      	ldr	r3, [pc, #184]	; (800c910 <update_pwm+0x5d0>)
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 800c85c:	da29      	bge.n	800c8b2 <update_pwm+0x572>
			uC = 1;
 800c85e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c862:	60bb      	str	r3, [r7, #8]
			pwmC = (uint16_t) (pwm * u0 * uC); //takes<2s00ns
 800c864:	4b2b      	ldr	r3, [pc, #172]	; (800c914 <update_pwm+0x5d4>)
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	ee07 3a90 	vmov	s15, r3
 800c86c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c870:	edd7 7a01 	vldr	s15, [r7, #4]
 800c874:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c878:	edd7 7a02 	vldr	s15, [r7, #8]
 800c87c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c880:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c884:	ee17 3a90 	vmov	r3, s15
 800c888:	b29b      	uxth	r3, r3
 800c88a:	461a      	mov	r2, r3
 800c88c:	4b24      	ldr	r3, [pc, #144]	; (800c920 <update_pwm+0x5e0>)
 800c88e:	601a      	str	r2, [r3, #0]
			TIM1->CCR3 = pwmC; //takes<150ns
 800c890:	4b23      	ldr	r3, [pc, #140]	; (800c920 <update_pwm+0x5e0>)
 800c892:	681a      	ldr	r2, [r3, #0]
 800c894:	4b25      	ldr	r3, [pc, #148]	; (800c92c <update_pwm+0x5ec>)
 800c896:	63da      	str	r2, [r3, #60]	; 0x3c
			SET_BIT(TIM1->CCMR1, TIM_CR2_OIS1N);
 800c898:	4b24      	ldr	r3, [pc, #144]	; (800c92c <update_pwm+0x5ec>)
 800c89a:	699b      	ldr	r3, [r3, #24]
 800c89c:	4a23      	ldr	r2, [pc, #140]	; (800c92c <update_pwm+0x5ec>)
 800c89e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c8a2:	6193      	str	r3, [r2, #24]
			CLEAR_BIT(TIM1->CCMR1, TIM_CR2_OIS2N);
 800c8a4:	4b21      	ldr	r3, [pc, #132]	; (800c92c <update_pwm+0x5ec>)
 800c8a6:	699b      	ldr	r3, [r3, #24]
 800c8a8:	4a20      	ldr	r2, [pc, #128]	; (800c92c <update_pwm+0x5ec>)
 800c8aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c8ae:	6193      	str	r3, [r2, #24]
}
 800c8b0:	e067      	b.n	800c982 <update_pwm+0x642>
		else if  (int_phase < 525)	{
 800c8b2:	4b17      	ldr	r3, [pc, #92]	; (800c910 <update_pwm+0x5d0>)
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 800c8ba:	dc39      	bgt.n	800c930 <update_pwm+0x5f0>
			uC = 1;
 800c8bc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c8c0:	60bb      	str	r3, [r7, #8]
			pwmC = (uint16_t) (pwm * u0 * uC); //takes<2s00ns
 800c8c2:	4b14      	ldr	r3, [pc, #80]	; (800c914 <update_pwm+0x5d4>)
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	ee07 3a90 	vmov	s15, r3
 800c8ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c8ce:	edd7 7a01 	vldr	s15, [r7, #4]
 800c8d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c8d6:	edd7 7a02 	vldr	s15, [r7, #8]
 800c8da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c8e2:	ee17 3a90 	vmov	r3, s15
 800c8e6:	b29b      	uxth	r3, r3
 800c8e8:	461a      	mov	r2, r3
 800c8ea:	4b0d      	ldr	r3, [pc, #52]	; (800c920 <update_pwm+0x5e0>)
 800c8ec:	601a      	str	r2, [r3, #0]
			TIM1->CCR3 = pwmC; //takes<150ns
 800c8ee:	4b0c      	ldr	r3, [pc, #48]	; (800c920 <update_pwm+0x5e0>)
 800c8f0:	681a      	ldr	r2, [r3, #0]
 800c8f2:	4b0e      	ldr	r3, [pc, #56]	; (800c92c <update_pwm+0x5ec>)
 800c8f4:	63da      	str	r2, [r3, #60]	; 0x3c
			CLEAR_BIT(TIM1->CCMR1, TIM_CR2_OIS1N);
 800c8f6:	4b0d      	ldr	r3, [pc, #52]	; (800c92c <update_pwm+0x5ec>)
 800c8f8:	699b      	ldr	r3, [r3, #24]
 800c8fa:	4a0c      	ldr	r2, [pc, #48]	; (800c92c <update_pwm+0x5ec>)
 800c8fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c900:	6193      	str	r3, [r2, #24]
			SET_BIT(TIM1->CCMR1, TIM_CR2_OIS2N);
 800c902:	4b0a      	ldr	r3, [pc, #40]	; (800c92c <update_pwm+0x5ec>)
 800c904:	699b      	ldr	r3, [r3, #24]
 800c906:	4a09      	ldr	r2, [pc, #36]	; (800c92c <update_pwm+0x5ec>)
 800c908:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800c90c:	6193      	str	r3, [r2, #24]
}
 800c90e:	e038      	b.n	800c982 <update_pwm+0x642>
 800c910:	20000248 	.word	0x20000248
 800c914:	2000000c 	.word	0x2000000c
 800c918:	20000254 	.word	0x20000254
 800c91c:	20000258 	.word	0x20000258
 800c920:	2000025c 	.word	0x2000025c
 800c924:	40020c00 	.word	0x40020c00
 800c928:	20000039 	.word	0x20000039
 800c92c:	40010000 	.word	0x40010000
			uA = 1;
 800c930:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800c934:	613b      	str	r3, [r7, #16]
			pwmA = (uint16_t) (pwm * u0 * uA); //takes<2s00ns
 800c936:	4b15      	ldr	r3, [pc, #84]	; (800c98c <update_pwm+0x64c>)
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	ee07 3a90 	vmov	s15, r3
 800c93e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c942:	edd7 7a01 	vldr	s15, [r7, #4]
 800c946:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c94a:	edd7 7a04 	vldr	s15, [r7, #16]
 800c94e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c952:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c956:	ee17 3a90 	vmov	r3, s15
 800c95a:	b29b      	uxth	r3, r3
 800c95c:	461a      	mov	r2, r3
 800c95e:	4b0c      	ldr	r3, [pc, #48]	; (800c990 <update_pwm+0x650>)
 800c960:	601a      	str	r2, [r3, #0]
			TIM1->CCR1 = pwmA; //takes<150ns
 800c962:	4b0b      	ldr	r3, [pc, #44]	; (800c990 <update_pwm+0x650>)
 800c964:	681a      	ldr	r2, [r3, #0]
 800c966:	4b0b      	ldr	r3, [pc, #44]	; (800c994 <update_pwm+0x654>)
 800c968:	635a      	str	r2, [r3, #52]	; 0x34
			SET_BIT(TIM1->CCMR1, TIM_CR2_OIS2N);
 800c96a:	4b0a      	ldr	r3, [pc, #40]	; (800c994 <update_pwm+0x654>)
 800c96c:	699b      	ldr	r3, [r3, #24]
 800c96e:	4a09      	ldr	r2, [pc, #36]	; (800c994 <update_pwm+0x654>)
 800c970:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800c974:	6193      	str	r3, [r2, #24]
			CLEAR_BIT(TIM1->CCMR1, TIM_CR2_OIS3N);
 800c976:	4b07      	ldr	r3, [pc, #28]	; (800c994 <update_pwm+0x654>)
 800c978:	699b      	ldr	r3, [r3, #24]
 800c97a:	4a06      	ldr	r2, [pc, #24]	; (800c994 <update_pwm+0x654>)
 800c97c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c980:	6193      	str	r3, [r2, #24]
}
 800c982:	bf00      	nop
 800c984:	371c      	adds	r7, #28
 800c986:	46bd      	mov	sp, r7
 800c988:	bd90      	pop	{r4, r7, pc}
 800c98a:	bf00      	nop
 800c98c:	2000000c 	.word	0x2000000c
 800c990:	20000254 	.word	0x20000254
 800c994:	40010000 	.word	0x40010000

0800c998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800c998:	b480      	push	{r7}
 800c99a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800c99c:	bf00      	nop
 800c99e:	46bd      	mov	sp, r7
 800c9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a4:	4770      	bx	lr
	...

0800c9a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800c9a8:	b480      	push	{r7}
 800c9aa:	b083      	sub	sp, #12
 800c9ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	607b      	str	r3, [r7, #4]
 800c9b2:	4b10      	ldr	r3, [pc, #64]	; (800c9f4 <HAL_MspInit+0x4c>)
 800c9b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c9b6:	4a0f      	ldr	r2, [pc, #60]	; (800c9f4 <HAL_MspInit+0x4c>)
 800c9b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c9bc:	6453      	str	r3, [r2, #68]	; 0x44
 800c9be:	4b0d      	ldr	r3, [pc, #52]	; (800c9f4 <HAL_MspInit+0x4c>)
 800c9c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c9c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c9c6:	607b      	str	r3, [r7, #4]
 800c9c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	603b      	str	r3, [r7, #0]
 800c9ce:	4b09      	ldr	r3, [pc, #36]	; (800c9f4 <HAL_MspInit+0x4c>)
 800c9d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9d2:	4a08      	ldr	r2, [pc, #32]	; (800c9f4 <HAL_MspInit+0x4c>)
 800c9d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c9d8:	6413      	str	r3, [r2, #64]	; 0x40
 800c9da:	4b06      	ldr	r3, [pc, #24]	; (800c9f4 <HAL_MspInit+0x4c>)
 800c9dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c9e2:	603b      	str	r3, [r7, #0]
 800c9e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800c9e6:	bf00      	nop
 800c9e8:	370c      	adds	r7, #12
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f0:	4770      	bx	lr
 800c9f2:	bf00      	nop
 800c9f4:	40023800 	.word	0x40023800

0800c9f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800c9f8:	b580      	push	{r7, lr}
 800c9fa:	b092      	sub	sp, #72	; 0x48
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ca00:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800ca04:	2200      	movs	r2, #0
 800ca06:	601a      	str	r2, [r3, #0]
 800ca08:	605a      	str	r2, [r3, #4]
 800ca0a:	609a      	str	r2, [r3, #8]
 800ca0c:	60da      	str	r2, [r3, #12]
 800ca0e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	4a9b      	ldr	r2, [pc, #620]	; (800cc84 <HAL_ADC_MspInit+0x28c>)
 800ca16:	4293      	cmp	r3, r2
 800ca18:	f040 8096 	bne.w	800cb48 <HAL_ADC_MspInit+0x150>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	633b      	str	r3, [r7, #48]	; 0x30
 800ca20:	4b99      	ldr	r3, [pc, #612]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800ca22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca24:	4a98      	ldr	r2, [pc, #608]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800ca26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ca2a:	6453      	str	r3, [r2, #68]	; 0x44
 800ca2c:	4b96      	ldr	r3, [pc, #600]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800ca2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca34:	633b      	str	r3, [r7, #48]	; 0x30
 800ca36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ca38:	2300      	movs	r3, #0
 800ca3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ca3c:	4b92      	ldr	r3, [pc, #584]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800ca3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca40:	4a91      	ldr	r2, [pc, #580]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800ca42:	f043 0304 	orr.w	r3, r3, #4
 800ca46:	6313      	str	r3, [r2, #48]	; 0x30
 800ca48:	4b8f      	ldr	r3, [pc, #572]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800ca4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca4c:	f003 0304 	and.w	r3, r3, #4
 800ca50:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ca52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ca54:	2300      	movs	r3, #0
 800ca56:	62bb      	str	r3, [r7, #40]	; 0x28
 800ca58:	4b8b      	ldr	r3, [pc, #556]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800ca5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca5c:	4a8a      	ldr	r2, [pc, #552]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800ca5e:	f043 0301 	orr.w	r3, r3, #1
 800ca62:	6313      	str	r3, [r2, #48]	; 0x30
 800ca64:	4b88      	ldr	r3, [pc, #544]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800ca66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca68:	f003 0301 	and.w	r3, r3, #1
 800ca6c:	62bb      	str	r3, [r7, #40]	; 0x28
 800ca6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ca70:	2300      	movs	r3, #0
 800ca72:	627b      	str	r3, [r7, #36]	; 0x24
 800ca74:	4b84      	ldr	r3, [pc, #528]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800ca76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca78:	4a83      	ldr	r2, [pc, #524]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800ca7a:	f043 0302 	orr.w	r3, r3, #2
 800ca7e:	6313      	str	r3, [r2, #48]	; 0x30
 800ca80:	4b81      	ldr	r3, [pc, #516]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800ca82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca84:	f003 0302 	and.w	r3, r3, #2
 800ca88:	627b      	str	r3, [r7, #36]	; 0x24
 800ca8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    PA5     ------> ADC1_IN5
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
 800ca8c:	233e      	movs	r3, #62	; 0x3e
 800ca8e:	637b      	str	r3, [r7, #52]	; 0x34
                          |GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ca90:	2303      	movs	r3, #3
 800ca92:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ca94:	2300      	movs	r3, #0
 800ca96:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ca98:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800ca9c:	4619      	mov	r1, r3
 800ca9e:	487b      	ldr	r0, [pc, #492]	; (800cc8c <HAL_ADC_MspInit+0x294>)
 800caa0:	f7f6 fe20 	bl	80036e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
 800caa4:	233e      	movs	r3, #62	; 0x3e
 800caa6:	637b      	str	r3, [r7, #52]	; 0x34
                          |M0_TEMP_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800caa8:	2303      	movs	r3, #3
 800caaa:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800caac:	2300      	movs	r3, #0
 800caae:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cab0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800cab4:	4619      	mov	r1, r3
 800cab6:	4876      	ldr	r0, [pc, #472]	; (800cc90 <HAL_ADC_MspInit+0x298>)
 800cab8:	f7f6 fe14 	bl	80036e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800cabc:	2301      	movs	r3, #1
 800cabe:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cac0:	2303      	movs	r3, #3
 800cac2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cac4:	2300      	movs	r3, #0
 800cac6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cac8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800cacc:	4619      	mov	r1, r3
 800cace:	4871      	ldr	r0, [pc, #452]	; (800cc94 <HAL_ADC_MspInit+0x29c>)
 800cad0:	f7f6 fe08 	bl	80036e4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800cad4:	4b70      	ldr	r3, [pc, #448]	; (800cc98 <HAL_ADC_MspInit+0x2a0>)
 800cad6:	4a71      	ldr	r2, [pc, #452]	; (800cc9c <HAL_ADC_MspInit+0x2a4>)
 800cad8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800cada:	4b6f      	ldr	r3, [pc, #444]	; (800cc98 <HAL_ADC_MspInit+0x2a0>)
 800cadc:	2200      	movs	r2, #0
 800cade:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800cae0:	4b6d      	ldr	r3, [pc, #436]	; (800cc98 <HAL_ADC_MspInit+0x2a0>)
 800cae2:	2200      	movs	r2, #0
 800cae4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800cae6:	4b6c      	ldr	r3, [pc, #432]	; (800cc98 <HAL_ADC_MspInit+0x2a0>)
 800cae8:	2200      	movs	r2, #0
 800caea:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800caec:	4b6a      	ldr	r3, [pc, #424]	; (800cc98 <HAL_ADC_MspInit+0x2a0>)
 800caee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800caf2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800caf4:	4b68      	ldr	r3, [pc, #416]	; (800cc98 <HAL_ADC_MspInit+0x2a0>)
 800caf6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cafa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800cafc:	4b66      	ldr	r3, [pc, #408]	; (800cc98 <HAL_ADC_MspInit+0x2a0>)
 800cafe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800cb02:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800cb04:	4b64      	ldr	r3, [pc, #400]	; (800cc98 <HAL_ADC_MspInit+0x2a0>)
 800cb06:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cb0a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800cb0c:	4b62      	ldr	r3, [pc, #392]	; (800cc98 <HAL_ADC_MspInit+0x2a0>)
 800cb0e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800cb12:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800cb14:	4b60      	ldr	r3, [pc, #384]	; (800cc98 <HAL_ADC_MspInit+0x2a0>)
 800cb16:	2200      	movs	r2, #0
 800cb18:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800cb1a:	485f      	ldr	r0, [pc, #380]	; (800cc98 <HAL_ADC_MspInit+0x2a0>)
 800cb1c:	f7f6 f9fe 	bl	8002f1c <HAL_DMA_Init>
 800cb20:	4603      	mov	r3, r0
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d001      	beq.n	800cb2a <HAL_ADC_MspInit+0x132>
    {
      Error_Handler();
 800cb26:	f7ff ff37 	bl	800c998 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	4a5a      	ldr	r2, [pc, #360]	; (800cc98 <HAL_ADC_MspInit+0x2a0>)
 800cb2e:	639a      	str	r2, [r3, #56]	; 0x38
 800cb30:	4a59      	ldr	r2, [pc, #356]	; (800cc98 <HAL_ADC_MspInit+0x2a0>)
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800cb36:	2200      	movs	r2, #0
 800cb38:	2100      	movs	r1, #0
 800cb3a:	2012      	movs	r0, #18
 800cb3c:	f7f6 f9b7 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800cb40:	2012      	movs	r0, #18
 800cb42:	f7f6 f9d0 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800cb46:	e131      	b.n	800cdac <HAL_ADC_MspInit+0x3b4>
  else if(hadc->Instance==ADC2)
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	4a54      	ldr	r2, [pc, #336]	; (800cca0 <HAL_ADC_MspInit+0x2a8>)
 800cb4e:	4293      	cmp	r3, r2
 800cb50:	f040 80ac 	bne.w	800ccac <HAL_ADC_MspInit+0x2b4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800cb54:	2300      	movs	r3, #0
 800cb56:	623b      	str	r3, [r7, #32]
 800cb58:	4b4b      	ldr	r3, [pc, #300]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800cb5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb5c:	4a4a      	ldr	r2, [pc, #296]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800cb5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800cb62:	6453      	str	r3, [r2, #68]	; 0x44
 800cb64:	4b48      	ldr	r3, [pc, #288]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800cb66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb68:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800cb6c:	623b      	str	r3, [r7, #32]
 800cb6e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cb70:	2300      	movs	r3, #0
 800cb72:	61fb      	str	r3, [r7, #28]
 800cb74:	4b44      	ldr	r3, [pc, #272]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800cb76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb78:	4a43      	ldr	r2, [pc, #268]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800cb7a:	f043 0304 	orr.w	r3, r3, #4
 800cb7e:	6313      	str	r3, [r2, #48]	; 0x30
 800cb80:	4b41      	ldr	r3, [pc, #260]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800cb82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb84:	f003 0304 	and.w	r3, r3, #4
 800cb88:	61fb      	str	r3, [r7, #28]
 800cb8a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cb8c:	2300      	movs	r3, #0
 800cb8e:	61bb      	str	r3, [r7, #24]
 800cb90:	4b3d      	ldr	r3, [pc, #244]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800cb92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb94:	4a3c      	ldr	r2, [pc, #240]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800cb96:	f043 0301 	orr.w	r3, r3, #1
 800cb9a:	6313      	str	r3, [r2, #48]	; 0x30
 800cb9c:	4b3a      	ldr	r3, [pc, #232]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800cb9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cba0:	f003 0301 	and.w	r3, r3, #1
 800cba4:	61bb      	str	r3, [r7, #24]
 800cba6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cba8:	2300      	movs	r3, #0
 800cbaa:	617b      	str	r3, [r7, #20]
 800cbac:	4b36      	ldr	r3, [pc, #216]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800cbae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbb0:	4a35      	ldr	r2, [pc, #212]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800cbb2:	f043 0302 	orr.w	r3, r3, #2
 800cbb6:	6313      	str	r3, [r2, #48]	; 0x30
 800cbb8:	4b33      	ldr	r3, [pc, #204]	; (800cc88 <HAL_ADC_MspInit+0x290>)
 800cbba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbbc:	f003 0302 	and.w	r3, r3, #2
 800cbc0:	617b      	str	r3, [r7, #20]
 800cbc2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
 800cbc4:	233e      	movs	r3, #62	; 0x3e
 800cbc6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cbc8:	2303      	movs	r3, #3
 800cbca:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cbcc:	2300      	movs	r3, #0
 800cbce:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cbd0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800cbd4:	4619      	mov	r1, r3
 800cbd6:	482d      	ldr	r0, [pc, #180]	; (800cc8c <HAL_ADC_MspInit+0x294>)
 800cbd8:	f7f6 fd84 	bl	80036e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4;
 800cbdc:	2316      	movs	r3, #22
 800cbde:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cbe0:	2303      	movs	r3, #3
 800cbe2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cbe8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800cbec:	4619      	mov	r1, r3
 800cbee:	4828      	ldr	r0, [pc, #160]	; (800cc90 <HAL_ADC_MspInit+0x298>)
 800cbf0:	f7f6 fd78 	bl	80036e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800cbf4:	2301      	movs	r3, #1
 800cbf6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cbf8:	2303      	movs	r3, #3
 800cbfa:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cbfc:	2300      	movs	r3, #0
 800cbfe:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cc00:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800cc04:	4619      	mov	r1, r3
 800cc06:	4823      	ldr	r0, [pc, #140]	; (800cc94 <HAL_ADC_MspInit+0x29c>)
 800cc08:	f7f6 fd6c 	bl	80036e4 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800cc0c:	4b25      	ldr	r3, [pc, #148]	; (800cca4 <HAL_ADC_MspInit+0x2ac>)
 800cc0e:	4a26      	ldr	r2, [pc, #152]	; (800cca8 <HAL_ADC_MspInit+0x2b0>)
 800cc10:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800cc12:	4b24      	ldr	r3, [pc, #144]	; (800cca4 <HAL_ADC_MspInit+0x2ac>)
 800cc14:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800cc18:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800cc1a:	4b22      	ldr	r3, [pc, #136]	; (800cca4 <HAL_ADC_MspInit+0x2ac>)
 800cc1c:	2200      	movs	r2, #0
 800cc1e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800cc20:	4b20      	ldr	r3, [pc, #128]	; (800cca4 <HAL_ADC_MspInit+0x2ac>)
 800cc22:	2200      	movs	r2, #0
 800cc24:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800cc26:	4b1f      	ldr	r3, [pc, #124]	; (800cca4 <HAL_ADC_MspInit+0x2ac>)
 800cc28:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cc2c:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800cc2e:	4b1d      	ldr	r3, [pc, #116]	; (800cca4 <HAL_ADC_MspInit+0x2ac>)
 800cc30:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cc34:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800cc36:	4b1b      	ldr	r3, [pc, #108]	; (800cca4 <HAL_ADC_MspInit+0x2ac>)
 800cc38:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800cc3c:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800cc3e:	4b19      	ldr	r3, [pc, #100]	; (800cca4 <HAL_ADC_MspInit+0x2ac>)
 800cc40:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cc44:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 800cc46:	4b17      	ldr	r3, [pc, #92]	; (800cca4 <HAL_ADC_MspInit+0x2ac>)
 800cc48:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800cc4c:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800cc4e:	4b15      	ldr	r3, [pc, #84]	; (800cca4 <HAL_ADC_MspInit+0x2ac>)
 800cc50:	2200      	movs	r2, #0
 800cc52:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800cc54:	4813      	ldr	r0, [pc, #76]	; (800cca4 <HAL_ADC_MspInit+0x2ac>)
 800cc56:	f7f6 f961 	bl	8002f1c <HAL_DMA_Init>
 800cc5a:	4603      	mov	r3, r0
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d001      	beq.n	800cc64 <HAL_ADC_MspInit+0x26c>
      Error_Handler();
 800cc60:	f7ff fe9a 	bl	800c998 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	4a0f      	ldr	r2, [pc, #60]	; (800cca4 <HAL_ADC_MspInit+0x2ac>)
 800cc68:	639a      	str	r2, [r3, #56]	; 0x38
 800cc6a:	4a0e      	ldr	r2, [pc, #56]	; (800cca4 <HAL_ADC_MspInit+0x2ac>)
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800cc70:	2200      	movs	r2, #0
 800cc72:	2100      	movs	r1, #0
 800cc74:	2012      	movs	r0, #18
 800cc76:	f7f6 f91a 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800cc7a:	2012      	movs	r0, #18
 800cc7c:	f7f6 f933 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
}
 800cc80:	e094      	b.n	800cdac <HAL_ADC_MspInit+0x3b4>
 800cc82:	bf00      	nop
 800cc84:	40012000 	.word	0x40012000
 800cc88:	40023800 	.word	0x40023800
 800cc8c:	40020800 	.word	0x40020800
 800cc90:	40020000 	.word	0x40020000
 800cc94:	40020400 	.word	0x40020400
 800cc98:	20000e6c 	.word	0x20000e6c
 800cc9c:	40026410 	.word	0x40026410
 800cca0:	40012100 	.word	0x40012100
 800cca4:	20001114 	.word	0x20001114
 800cca8:	40026440 	.word	0x40026440
  else if(hadc->Instance==ADC3)
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	4a40      	ldr	r2, [pc, #256]	; (800cdb4 <HAL_ADC_MspInit+0x3bc>)
 800ccb2:	4293      	cmp	r3, r2
 800ccb4:	d17a      	bne.n	800cdac <HAL_ADC_MspInit+0x3b4>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	613b      	str	r3, [r7, #16]
 800ccba:	4b3f      	ldr	r3, [pc, #252]	; (800cdb8 <HAL_ADC_MspInit+0x3c0>)
 800ccbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ccbe:	4a3e      	ldr	r2, [pc, #248]	; (800cdb8 <HAL_ADC_MspInit+0x3c0>)
 800ccc0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ccc4:	6453      	str	r3, [r2, #68]	; 0x44
 800ccc6:	4b3c      	ldr	r3, [pc, #240]	; (800cdb8 <HAL_ADC_MspInit+0x3c0>)
 800ccc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ccca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ccce:	613b      	str	r3, [r7, #16]
 800ccd0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	60fb      	str	r3, [r7, #12]
 800ccd6:	4b38      	ldr	r3, [pc, #224]	; (800cdb8 <HAL_ADC_MspInit+0x3c0>)
 800ccd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccda:	4a37      	ldr	r2, [pc, #220]	; (800cdb8 <HAL_ADC_MspInit+0x3c0>)
 800ccdc:	f043 0304 	orr.w	r3, r3, #4
 800cce0:	6313      	str	r3, [r2, #48]	; 0x30
 800cce2:	4b35      	ldr	r3, [pc, #212]	; (800cdb8 <HAL_ADC_MspInit+0x3c0>)
 800cce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cce6:	f003 0304 	and.w	r3, r3, #4
 800ccea:	60fb      	str	r3, [r7, #12]
 800ccec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ccee:	2300      	movs	r3, #0
 800ccf0:	60bb      	str	r3, [r7, #8]
 800ccf2:	4b31      	ldr	r3, [pc, #196]	; (800cdb8 <HAL_ADC_MspInit+0x3c0>)
 800ccf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccf6:	4a30      	ldr	r2, [pc, #192]	; (800cdb8 <HAL_ADC_MspInit+0x3c0>)
 800ccf8:	f043 0301 	orr.w	r3, r3, #1
 800ccfc:	6313      	str	r3, [r2, #48]	; 0x30
 800ccfe:	4b2e      	ldr	r3, [pc, #184]	; (800cdb8 <HAL_ADC_MspInit+0x3c0>)
 800cd00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd02:	f003 0301 	and.w	r3, r3, #1
 800cd06:	60bb      	str	r3, [r7, #8]
 800cd08:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800cd0a:	2308      	movs	r3, #8
 800cd0c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cd0e:	2303      	movs	r3, #3
 800cd10:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd12:	2300      	movs	r3, #0
 800cd14:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cd16:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800cd1a:	4619      	mov	r1, r3
 800cd1c:	4827      	ldr	r0, [pc, #156]	; (800cdbc <HAL_ADC_MspInit+0x3c4>)
 800cd1e:	f7f6 fce1 	bl	80036e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800cd22:	2308      	movs	r3, #8
 800cd24:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cd26:	2303      	movs	r3, #3
 800cd28:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cd2e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800cd32:	4619      	mov	r1, r3
 800cd34:	4822      	ldr	r0, [pc, #136]	; (800cdc0 <HAL_ADC_MspInit+0x3c8>)
 800cd36:	f7f6 fcd5 	bl	80036e4 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 800cd3a:	4b22      	ldr	r3, [pc, #136]	; (800cdc4 <HAL_ADC_MspInit+0x3cc>)
 800cd3c:	4a22      	ldr	r2, [pc, #136]	; (800cdc8 <HAL_ADC_MspInit+0x3d0>)
 800cd3e:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 800cd40:	4b20      	ldr	r3, [pc, #128]	; (800cdc4 <HAL_ADC_MspInit+0x3cc>)
 800cd42:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800cd46:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800cd48:	4b1e      	ldr	r3, [pc, #120]	; (800cdc4 <HAL_ADC_MspInit+0x3cc>)
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800cd4e:	4b1d      	ldr	r3, [pc, #116]	; (800cdc4 <HAL_ADC_MspInit+0x3cc>)
 800cd50:	2200      	movs	r2, #0
 800cd52:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800cd54:	4b1b      	ldr	r3, [pc, #108]	; (800cdc4 <HAL_ADC_MspInit+0x3cc>)
 800cd56:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cd5a:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800cd5c:	4b19      	ldr	r3, [pc, #100]	; (800cdc4 <HAL_ADC_MspInit+0x3cc>)
 800cd5e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cd62:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800cd64:	4b17      	ldr	r3, [pc, #92]	; (800cdc4 <HAL_ADC_MspInit+0x3cc>)
 800cd66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800cd6a:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800cd6c:	4b15      	ldr	r3, [pc, #84]	; (800cdc4 <HAL_ADC_MspInit+0x3cc>)
 800cd6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cd72:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 800cd74:	4b13      	ldr	r3, [pc, #76]	; (800cdc4 <HAL_ADC_MspInit+0x3cc>)
 800cd76:	2200      	movs	r2, #0
 800cd78:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800cd7a:	4b12      	ldr	r3, [pc, #72]	; (800cdc4 <HAL_ADC_MspInit+0x3cc>)
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800cd80:	4810      	ldr	r0, [pc, #64]	; (800cdc4 <HAL_ADC_MspInit+0x3cc>)
 800cd82:	f7f6 f8cb 	bl	8002f1c <HAL_DMA_Init>
 800cd86:	4603      	mov	r3, r0
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d001      	beq.n	800cd90 <HAL_ADC_MspInit+0x398>
      Error_Handler();
 800cd8c:	f7ff fe04 	bl	800c998 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	4a0c      	ldr	r2, [pc, #48]	; (800cdc4 <HAL_ADC_MspInit+0x3cc>)
 800cd94:	639a      	str	r2, [r3, #56]	; 0x38
 800cd96:	4a0b      	ldr	r2, [pc, #44]	; (800cdc4 <HAL_ADC_MspInit+0x3cc>)
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800cd9c:	2200      	movs	r2, #0
 800cd9e:	2100      	movs	r1, #0
 800cda0:	2012      	movs	r0, #18
 800cda2:	f7f6 f884 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800cda6:	2012      	movs	r0, #18
 800cda8:	f7f6 f89d 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
}
 800cdac:	bf00      	nop
 800cdae:	3748      	adds	r7, #72	; 0x48
 800cdb0:	46bd      	mov	sp, r7
 800cdb2:	bd80      	pop	{r7, pc}
 800cdb4:	40012200 	.word	0x40012200
 800cdb8:	40023800 	.word	0x40023800
 800cdbc:	40020800 	.word	0x40020800
 800cdc0:	40020000 	.word	0x40020000
 800cdc4:	20000c14 	.word	0x20000c14
 800cdc8:	40026428 	.word	0x40026428

0800cdcc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b08a      	sub	sp, #40	; 0x28
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cdd4:	f107 0314 	add.w	r3, r7, #20
 800cdd8:	2200      	movs	r2, #0
 800cdda:	601a      	str	r2, [r3, #0]
 800cddc:	605a      	str	r2, [r3, #4]
 800cdde:	609a      	str	r2, [r3, #8]
 800cde0:	60da      	str	r2, [r3, #12]
 800cde2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	4a1d      	ldr	r2, [pc, #116]	; (800ce60 <HAL_CAN_MspInit+0x94>)
 800cdea:	4293      	cmp	r3, r2
 800cdec:	d133      	bne.n	800ce56 <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800cdee:	2300      	movs	r3, #0
 800cdf0:	613b      	str	r3, [r7, #16]
 800cdf2:	4b1c      	ldr	r3, [pc, #112]	; (800ce64 <HAL_CAN_MspInit+0x98>)
 800cdf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cdf6:	4a1b      	ldr	r2, [pc, #108]	; (800ce64 <HAL_CAN_MspInit+0x98>)
 800cdf8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800cdfc:	6413      	str	r3, [r2, #64]	; 0x40
 800cdfe:	4b19      	ldr	r3, [pc, #100]	; (800ce64 <HAL_CAN_MspInit+0x98>)
 800ce00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ce06:	613b      	str	r3, [r7, #16]
 800ce08:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	60fb      	str	r3, [r7, #12]
 800ce0e:	4b15      	ldr	r3, [pc, #84]	; (800ce64 <HAL_CAN_MspInit+0x98>)
 800ce10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce12:	4a14      	ldr	r2, [pc, #80]	; (800ce64 <HAL_CAN_MspInit+0x98>)
 800ce14:	f043 0308 	orr.w	r3, r3, #8
 800ce18:	6313      	str	r3, [r2, #48]	; 0x30
 800ce1a:	4b12      	ldr	r3, [pc, #72]	; (800ce64 <HAL_CAN_MspInit+0x98>)
 800ce1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce1e:	f003 0308 	and.w	r3, r3, #8
 800ce22:	60fb      	str	r3, [r7, #12]
 800ce24:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800ce26:	2303      	movs	r3, #3
 800ce28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ce2a:	2302      	movs	r3, #2
 800ce2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce2e:	2300      	movs	r3, #0
 800ce30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ce32:	2303      	movs	r3, #3
 800ce34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800ce36:	2309      	movs	r3, #9
 800ce38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800ce3a:	f107 0314 	add.w	r3, r7, #20
 800ce3e:	4619      	mov	r1, r3
 800ce40:	4809      	ldr	r0, [pc, #36]	; (800ce68 <HAL_CAN_MspInit+0x9c>)
 800ce42:	f7f6 fc4f 	bl	80036e4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800ce46:	2200      	movs	r2, #0
 800ce48:	2100      	movs	r1, #0
 800ce4a:	2014      	movs	r0, #20
 800ce4c:	f7f6 f82f 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800ce50:	2014      	movs	r0, #20
 800ce52:	f7f6 f848 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800ce56:	bf00      	nop
 800ce58:	3728      	adds	r7, #40	; 0x28
 800ce5a:	46bd      	mov	sp, r7
 800ce5c:	bd80      	pop	{r7, pc}
 800ce5e:	bf00      	nop
 800ce60:	40006400 	.word	0x40006400
 800ce64:	40023800 	.word	0x40023800
 800ce68:	40020c00 	.word	0x40020c00

0800ce6c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	b08c      	sub	sp, #48	; 0x30
 800ce70:	af00      	add	r7, sp, #0
 800ce72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ce74:	f107 031c 	add.w	r3, r7, #28
 800ce78:	2200      	movs	r2, #0
 800ce7a:	601a      	str	r2, [r3, #0]
 800ce7c:	605a      	str	r2, [r3, #4]
 800ce7e:	609a      	str	r2, [r3, #8]
 800ce80:	60da      	str	r2, [r3, #12]
 800ce82:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	4a32      	ldr	r2, [pc, #200]	; (800cf54 <HAL_I2C_MspInit+0xe8>)
 800ce8a:	4293      	cmp	r3, r2
 800ce8c:	d12c      	bne.n	800cee8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ce8e:	2300      	movs	r3, #0
 800ce90:	61bb      	str	r3, [r7, #24]
 800ce92:	4b31      	ldr	r3, [pc, #196]	; (800cf58 <HAL_I2C_MspInit+0xec>)
 800ce94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce96:	4a30      	ldr	r2, [pc, #192]	; (800cf58 <HAL_I2C_MspInit+0xec>)
 800ce98:	f043 0302 	orr.w	r3, r3, #2
 800ce9c:	6313      	str	r3, [r2, #48]	; 0x30
 800ce9e:	4b2e      	ldr	r3, [pc, #184]	; (800cf58 <HAL_I2C_MspInit+0xec>)
 800cea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cea2:	f003 0302 	and.w	r3, r3, #2
 800cea6:	61bb      	str	r3, [r7, #24]
 800cea8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800ceaa:	23c0      	movs	r3, #192	; 0xc0
 800ceac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800ceae:	2312      	movs	r3, #18
 800ceb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ceb2:	2301      	movs	r3, #1
 800ceb4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ceb6:	2303      	movs	r3, #3
 800ceb8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800ceba:	2304      	movs	r3, #4
 800cebc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cebe:	f107 031c 	add.w	r3, r7, #28
 800cec2:	4619      	mov	r1, r3
 800cec4:	4825      	ldr	r0, [pc, #148]	; (800cf5c <HAL_I2C_MspInit+0xf0>)
 800cec6:	f7f6 fc0d 	bl	80036e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800ceca:	2300      	movs	r3, #0
 800cecc:	617b      	str	r3, [r7, #20]
 800cece:	4b22      	ldr	r3, [pc, #136]	; (800cf58 <HAL_I2C_MspInit+0xec>)
 800ced0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ced2:	4a21      	ldr	r2, [pc, #132]	; (800cf58 <HAL_I2C_MspInit+0xec>)
 800ced4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ced8:	6413      	str	r3, [r2, #64]	; 0x40
 800ceda:	4b1f      	ldr	r3, [pc, #124]	; (800cf58 <HAL_I2C_MspInit+0xec>)
 800cedc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cede:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800cee2:	617b      	str	r3, [r7, #20]
 800cee4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800cee6:	e031      	b.n	800cf4c <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	4a1c      	ldr	r2, [pc, #112]	; (800cf60 <HAL_I2C_MspInit+0xf4>)
 800ceee:	4293      	cmp	r3, r2
 800cef0:	d12c      	bne.n	800cf4c <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cef2:	2300      	movs	r3, #0
 800cef4:	613b      	str	r3, [r7, #16]
 800cef6:	4b18      	ldr	r3, [pc, #96]	; (800cf58 <HAL_I2C_MspInit+0xec>)
 800cef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cefa:	4a17      	ldr	r2, [pc, #92]	; (800cf58 <HAL_I2C_MspInit+0xec>)
 800cefc:	f043 0302 	orr.w	r3, r3, #2
 800cf00:	6313      	str	r3, [r2, #48]	; 0x30
 800cf02:	4b15      	ldr	r3, [pc, #84]	; (800cf58 <HAL_I2C_MspInit+0xec>)
 800cf04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf06:	f003 0302 	and.w	r3, r3, #2
 800cf0a:	613b      	str	r3, [r7, #16]
 800cf0c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800cf0e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800cf12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800cf14:	2312      	movs	r3, #18
 800cf16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800cf18:	2301      	movs	r3, #1
 800cf1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cf1c:	2303      	movs	r3, #3
 800cf1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800cf20:	2304      	movs	r3, #4
 800cf22:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cf24:	f107 031c 	add.w	r3, r7, #28
 800cf28:	4619      	mov	r1, r3
 800cf2a:	480c      	ldr	r0, [pc, #48]	; (800cf5c <HAL_I2C_MspInit+0xf0>)
 800cf2c:	f7f6 fbda 	bl	80036e4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800cf30:	2300      	movs	r3, #0
 800cf32:	60fb      	str	r3, [r7, #12]
 800cf34:	4b08      	ldr	r3, [pc, #32]	; (800cf58 <HAL_I2C_MspInit+0xec>)
 800cf36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf38:	4a07      	ldr	r2, [pc, #28]	; (800cf58 <HAL_I2C_MspInit+0xec>)
 800cf3a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800cf3e:	6413      	str	r3, [r2, #64]	; 0x40
 800cf40:	4b05      	ldr	r3, [pc, #20]	; (800cf58 <HAL_I2C_MspInit+0xec>)
 800cf42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cf48:	60fb      	str	r3, [r7, #12]
 800cf4a:	68fb      	ldr	r3, [r7, #12]
}
 800cf4c:	bf00      	nop
 800cf4e:	3730      	adds	r7, #48	; 0x30
 800cf50:	46bd      	mov	sp, r7
 800cf52:	bd80      	pop	{r7, pc}
 800cf54:	40005400 	.word	0x40005400
 800cf58:	40023800 	.word	0x40023800
 800cf5c:	40020400 	.word	0x40020400
 800cf60:	40005800 	.word	0x40005800

0800cf64 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800cf64:	b480      	push	{r7}
 800cf66:	b083      	sub	sp, #12
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	4a05      	ldr	r2, [pc, #20]	; (800cf88 <HAL_RTC_MspInit+0x24>)
 800cf72:	4293      	cmp	r3, r2
 800cf74:	d102      	bne.n	800cf7c <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800cf76:	4b05      	ldr	r3, [pc, #20]	; (800cf8c <HAL_RTC_MspInit+0x28>)
 800cf78:	2201      	movs	r2, #1
 800cf7a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800cf7c:	bf00      	nop
 800cf7e:	370c      	adds	r7, #12
 800cf80:	46bd      	mov	sp, r7
 800cf82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf86:	4770      	bx	lr
 800cf88:	40002800 	.word	0x40002800
 800cf8c:	42470e3c 	.word	0x42470e3c

0800cf90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800cf90:	b580      	push	{r7, lr}
 800cf92:	b08a      	sub	sp, #40	; 0x28
 800cf94:	af00      	add	r7, sp, #0
 800cf96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cf98:	f107 0314 	add.w	r3, r7, #20
 800cf9c:	2200      	movs	r2, #0
 800cf9e:	601a      	str	r2, [r3, #0]
 800cfa0:	605a      	str	r2, [r3, #4]
 800cfa2:	609a      	str	r2, [r3, #8]
 800cfa4:	60da      	str	r2, [r3, #12]
 800cfa6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	4a1d      	ldr	r2, [pc, #116]	; (800d024 <HAL_SPI_MspInit+0x94>)
 800cfae:	4293      	cmp	r3, r2
 800cfb0:	d134      	bne.n	800d01c <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	613b      	str	r3, [r7, #16]
 800cfb6:	4b1c      	ldr	r3, [pc, #112]	; (800d028 <HAL_SPI_MspInit+0x98>)
 800cfb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfba:	4a1b      	ldr	r2, [pc, #108]	; (800d028 <HAL_SPI_MspInit+0x98>)
 800cfbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cfc0:	6413      	str	r3, [r2, #64]	; 0x40
 800cfc2:	4b19      	ldr	r3, [pc, #100]	; (800d028 <HAL_SPI_MspInit+0x98>)
 800cfc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cfca:	613b      	str	r3, [r7, #16]
 800cfcc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cfce:	2300      	movs	r3, #0
 800cfd0:	60fb      	str	r3, [r7, #12]
 800cfd2:	4b15      	ldr	r3, [pc, #84]	; (800d028 <HAL_SPI_MspInit+0x98>)
 800cfd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfd6:	4a14      	ldr	r2, [pc, #80]	; (800d028 <HAL_SPI_MspInit+0x98>)
 800cfd8:	f043 0302 	orr.w	r3, r3, #2
 800cfdc:	6313      	str	r3, [r2, #48]	; 0x30
 800cfde:	4b12      	ldr	r3, [pc, #72]	; (800d028 <HAL_SPI_MspInit+0x98>)
 800cfe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfe2:	f003 0302 	and.w	r3, r3, #2
 800cfe6:	60fb      	str	r3, [r7, #12]
 800cfe8:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800cfea:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800cfee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cff0:	2302      	movs	r3, #2
 800cff2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cff4:	2300      	movs	r3, #0
 800cff6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cff8:	2303      	movs	r3, #3
 800cffa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800cffc:	2305      	movs	r3, #5
 800cffe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d000:	f107 0314 	add.w	r3, r7, #20
 800d004:	4619      	mov	r1, r3
 800d006:	4809      	ldr	r0, [pc, #36]	; (800d02c <HAL_SPI_MspInit+0x9c>)
 800d008:	f7f6 fb6c 	bl	80036e4 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800d00c:	2200      	movs	r2, #0
 800d00e:	2100      	movs	r1, #0
 800d010:	2024      	movs	r0, #36	; 0x24
 800d012:	f7f5 ff4c 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800d016:	2024      	movs	r0, #36	; 0x24
 800d018:	f7f5 ff65 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800d01c:	bf00      	nop
 800d01e:	3728      	adds	r7, #40	; 0x28
 800d020:	46bd      	mov	sp, r7
 800d022:	bd80      	pop	{r7, pc}
 800d024:	40003800 	.word	0x40003800
 800d028:	40023800 	.word	0x40023800
 800d02c:	40020400 	.word	0x40020400

0800d030 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800d030:	b580      	push	{r7, lr}
 800d032:	b090      	sub	sp, #64	; 0x40
 800d034:	af00      	add	r7, sp, #0
 800d036:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d038:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d03c:	2200      	movs	r2, #0
 800d03e:	601a      	str	r2, [r3, #0]
 800d040:	605a      	str	r2, [r3, #4]
 800d042:	609a      	str	r2, [r3, #8]
 800d044:	60da      	str	r2, [r3, #12]
 800d046:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	4a87      	ldr	r2, [pc, #540]	; (800d26c <HAL_TIM_Base_MspInit+0x23c>)
 800d04e:	4293      	cmp	r3, r2
 800d050:	d12e      	bne.n	800d0b0 <HAL_TIM_Base_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800d052:	2300      	movs	r3, #0
 800d054:	62bb      	str	r3, [r7, #40]	; 0x28
 800d056:	4b86      	ldr	r3, [pc, #536]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d05a:	4a85      	ldr	r2, [pc, #532]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d05c:	f043 0301 	orr.w	r3, r3, #1
 800d060:	6453      	str	r3, [r2, #68]	; 0x44
 800d062:	4b83      	ldr	r3, [pc, #524]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d066:	f003 0301 	and.w	r3, r3, #1
 800d06a:	62bb      	str	r3, [r7, #40]	; 0x28
 800d06c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800d06e:	2200      	movs	r2, #0
 800d070:	2100      	movs	r1, #0
 800d072:	2018      	movs	r0, #24
 800d074:	f7f5 ff1b 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800d078:	2018      	movs	r0, #24
 800d07a:	f7f5 ff34 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800d07e:	2200      	movs	r2, #0
 800d080:	2100      	movs	r1, #0
 800d082:	2019      	movs	r0, #25
 800d084:	f7f5 ff13 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800d088:	2019      	movs	r0, #25
 800d08a:	f7f5 ff2c 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800d08e:	2200      	movs	r2, #0
 800d090:	2100      	movs	r1, #0
 800d092:	201a      	movs	r0, #26
 800d094:	f7f5 ff0b 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800d098:	201a      	movs	r0, #26
 800d09a:	f7f5 ff24 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800d09e:	2200      	movs	r2, #0
 800d0a0:	2100      	movs	r1, #0
 800d0a2:	201b      	movs	r0, #27
 800d0a4:	f7f5 ff03 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800d0a8:	201b      	movs	r0, #27
 800d0aa:	f7f5 ff1c 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 800d0ae:	e0d8      	b.n	800d262 <HAL_TIM_Base_MspInit+0x232>
  else if(htim_base->Instance==TIM2)
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d0b8:	d10e      	bne.n	800d0d8 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	627b      	str	r3, [r7, #36]	; 0x24
 800d0be:	4b6c      	ldr	r3, [pc, #432]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d0c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0c2:	4a6b      	ldr	r2, [pc, #428]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d0c4:	f043 0301 	orr.w	r3, r3, #1
 800d0c8:	6413      	str	r3, [r2, #64]	; 0x40
 800d0ca:	4b69      	ldr	r3, [pc, #420]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d0cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0ce:	f003 0301 	and.w	r3, r3, #1
 800d0d2:	627b      	str	r3, [r7, #36]	; 0x24
 800d0d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d0d6:	e0c4      	b.n	800d262 <HAL_TIM_Base_MspInit+0x232>
  else if(htim_base->Instance==TIM3)
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	4a65      	ldr	r2, [pc, #404]	; (800d274 <HAL_TIM_Base_MspInit+0x244>)
 800d0de:	4293      	cmp	r3, r2
 800d0e0:	d116      	bne.n	800d110 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800d0e2:	2300      	movs	r3, #0
 800d0e4:	623b      	str	r3, [r7, #32]
 800d0e6:	4b62      	ldr	r3, [pc, #392]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d0e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0ea:	4a61      	ldr	r2, [pc, #388]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d0ec:	f043 0302 	orr.w	r3, r3, #2
 800d0f0:	6413      	str	r3, [r2, #64]	; 0x40
 800d0f2:	4b5f      	ldr	r3, [pc, #380]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d0f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0f6:	f003 0302 	and.w	r3, r3, #2
 800d0fa:	623b      	str	r3, [r7, #32]
 800d0fc:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800d0fe:	2200      	movs	r2, #0
 800d100:	2100      	movs	r1, #0
 800d102:	201d      	movs	r0, #29
 800d104:	f7f5 fed3 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800d108:	201d      	movs	r0, #29
 800d10a:	f7f5 feec 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
}
 800d10e:	e0a8      	b.n	800d262 <HAL_TIM_Base_MspInit+0x232>
  else if(htim_base->Instance==TIM5)
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	4a58      	ldr	r2, [pc, #352]	; (800d278 <HAL_TIM_Base_MspInit+0x248>)
 800d116:	4293      	cmp	r3, r2
 800d118:	d116      	bne.n	800d148 <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800d11a:	2300      	movs	r3, #0
 800d11c:	61fb      	str	r3, [r7, #28]
 800d11e:	4b54      	ldr	r3, [pc, #336]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d122:	4a53      	ldr	r2, [pc, #332]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d124:	f043 0308 	orr.w	r3, r3, #8
 800d128:	6413      	str	r3, [r2, #64]	; 0x40
 800d12a:	4b51      	ldr	r3, [pc, #324]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d12c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d12e:	f003 0308 	and.w	r3, r3, #8
 800d132:	61fb      	str	r3, [r7, #28]
 800d134:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800d136:	2200      	movs	r2, #0
 800d138:	2100      	movs	r1, #0
 800d13a:	2032      	movs	r0, #50	; 0x32
 800d13c:	f7f5 feb7 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800d140:	2032      	movs	r0, #50	; 0x32
 800d142:	f7f5 fed0 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
}
 800d146:	e08c      	b.n	800d262 <HAL_TIM_Base_MspInit+0x232>
  else if(htim_base->Instance==TIM6)
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	4a4b      	ldr	r2, [pc, #300]	; (800d27c <HAL_TIM_Base_MspInit+0x24c>)
 800d14e:	4293      	cmp	r3, r2
 800d150:	d116      	bne.n	800d180 <HAL_TIM_Base_MspInit+0x150>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800d152:	2300      	movs	r3, #0
 800d154:	61bb      	str	r3, [r7, #24]
 800d156:	4b46      	ldr	r3, [pc, #280]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d15a:	4a45      	ldr	r2, [pc, #276]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d15c:	f043 0310 	orr.w	r3, r3, #16
 800d160:	6413      	str	r3, [r2, #64]	; 0x40
 800d162:	4b43      	ldr	r3, [pc, #268]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d166:	f003 0310 	and.w	r3, r3, #16
 800d16a:	61bb      	str	r3, [r7, #24]
 800d16c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800d16e:	2200      	movs	r2, #0
 800d170:	2100      	movs	r1, #0
 800d172:	2036      	movs	r0, #54	; 0x36
 800d174:	f7f5 fe9b 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800d178:	2036      	movs	r0, #54	; 0x36
 800d17a:	f7f5 feb4 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
}
 800d17e:	e070      	b.n	800d262 <HAL_TIM_Base_MspInit+0x232>
  else if(htim_base->Instance==TIM9)
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	4a3e      	ldr	r2, [pc, #248]	; (800d280 <HAL_TIM_Base_MspInit+0x250>)
 800d186:	4293      	cmp	r3, r2
 800d188:	d116      	bne.n	800d1b8 <HAL_TIM_Base_MspInit+0x188>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800d18a:	2300      	movs	r3, #0
 800d18c:	617b      	str	r3, [r7, #20]
 800d18e:	4b38      	ldr	r3, [pc, #224]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d192:	4a37      	ldr	r2, [pc, #220]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d194:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d198:	6453      	str	r3, [r2, #68]	; 0x44
 800d19a:	4b35      	ldr	r3, [pc, #212]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d19c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d19e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d1a2:	617b      	str	r3, [r7, #20]
 800d1a4:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	2100      	movs	r1, #0
 800d1aa:	2018      	movs	r0, #24
 800d1ac:	f7f5 fe7f 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800d1b0:	2018      	movs	r0, #24
 800d1b2:	f7f5 fe98 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
}
 800d1b6:	e054      	b.n	800d262 <HAL_TIM_Base_MspInit+0x232>
  else if(htim_base->Instance==TIM12)
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	4a31      	ldr	r2, [pc, #196]	; (800d284 <HAL_TIM_Base_MspInit+0x254>)
 800d1be:	4293      	cmp	r3, r2
 800d1c0:	d116      	bne.n	800d1f0 <HAL_TIM_Base_MspInit+0x1c0>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	613b      	str	r3, [r7, #16]
 800d1c6:	4b2a      	ldr	r3, [pc, #168]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d1c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1ca:	4a29      	ldr	r2, [pc, #164]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d1cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d1d0:	6413      	str	r3, [r2, #64]	; 0x40
 800d1d2:	4b27      	ldr	r3, [pc, #156]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d1d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1da:	613b      	str	r3, [r7, #16]
 800d1dc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 800d1de:	2200      	movs	r2, #0
 800d1e0:	2100      	movs	r1, #0
 800d1e2:	202b      	movs	r0, #43	; 0x2b
 800d1e4:	f7f5 fe63 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800d1e8:	202b      	movs	r0, #43	; 0x2b
 800d1ea:	f7f5 fe7c 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
}
 800d1ee:	e038      	b.n	800d262 <HAL_TIM_Base_MspInit+0x232>
  else if(htim_base->Instance==TIM13)
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	4a24      	ldr	r2, [pc, #144]	; (800d288 <HAL_TIM_Base_MspInit+0x258>)
 800d1f6:	4293      	cmp	r3, r2
 800d1f8:	d133      	bne.n	800d262 <HAL_TIM_Base_MspInit+0x232>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	60fb      	str	r3, [r7, #12]
 800d1fe:	4b1c      	ldr	r3, [pc, #112]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d202:	4a1b      	ldr	r2, [pc, #108]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d204:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d208:	6413      	str	r3, [r2, #64]	; 0x40
 800d20a:	4b19      	ldr	r3, [pc, #100]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d20c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d20e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d212:	60fb      	str	r3, [r7, #12]
 800d214:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d216:	2300      	movs	r3, #0
 800d218:	60bb      	str	r3, [r7, #8]
 800d21a:	4b15      	ldr	r3, [pc, #84]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d21c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d21e:	4a14      	ldr	r2, [pc, #80]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d220:	f043 0301 	orr.w	r3, r3, #1
 800d224:	6313      	str	r3, [r2, #48]	; 0x30
 800d226:	4b12      	ldr	r3, [pc, #72]	; (800d270 <HAL_TIM_Base_MspInit+0x240>)
 800d228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d22a:	f003 0301 	and.w	r3, r3, #1
 800d22e:	60bb      	str	r3, [r7, #8]
 800d230:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800d232:	2340      	movs	r3, #64	; 0x40
 800d234:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d236:	2302      	movs	r3, #2
 800d238:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d23a:	2300      	movs	r3, #0
 800d23c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d23e:	2300      	movs	r3, #0
 800d240:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 800d242:	2309      	movs	r3, #9
 800d244:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d246:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d24a:	4619      	mov	r1, r3
 800d24c:	480f      	ldr	r0, [pc, #60]	; (800d28c <HAL_TIM_Base_MspInit+0x25c>)
 800d24e:	f7f6 fa49 	bl	80036e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800d252:	2200      	movs	r2, #0
 800d254:	2100      	movs	r1, #0
 800d256:	202c      	movs	r0, #44	; 0x2c
 800d258:	f7f5 fe29 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800d25c:	202c      	movs	r0, #44	; 0x2c
 800d25e:	f7f5 fe42 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
}
 800d262:	bf00      	nop
 800d264:	3740      	adds	r7, #64	; 0x40
 800d266:	46bd      	mov	sp, r7
 800d268:	bd80      	pop	{r7, pc}
 800d26a:	bf00      	nop
 800d26c:	40010000 	.word	0x40010000
 800d270:	40023800 	.word	0x40023800
 800d274:	40000400 	.word	0x40000400
 800d278:	40000c00 	.word	0x40000c00
 800d27c:	40001000 	.word	0x40001000
 800d280:	40014000 	.word	0x40014000
 800d284:	40001800 	.word	0x40001800
 800d288:	40001c00 	.word	0x40001c00
 800d28c:	40020000 	.word	0x40020000

0800d290 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b08a      	sub	sp, #40	; 0x28
 800d294:	af00      	add	r7, sp, #0
 800d296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d298:	f107 0314 	add.w	r3, r7, #20
 800d29c:	2200      	movs	r2, #0
 800d29e:	601a      	str	r2, [r3, #0]
 800d2a0:	605a      	str	r2, [r3, #4]
 800d2a2:	609a      	str	r2, [r3, #8]
 800d2a4:	60da      	str	r2, [r3, #12]
 800d2a6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	4a29      	ldr	r2, [pc, #164]	; (800d354 <HAL_TIM_Encoder_MspInit+0xc4>)
 800d2ae:	4293      	cmp	r3, r2
 800d2b0:	d14b      	bne.n	800d34a <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800d2b2:	2300      	movs	r3, #0
 800d2b4:	613b      	str	r3, [r7, #16]
 800d2b6:	4b28      	ldr	r3, [pc, #160]	; (800d358 <HAL_TIM_Encoder_MspInit+0xc8>)
 800d2b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d2ba:	4a27      	ldr	r2, [pc, #156]	; (800d358 <HAL_TIM_Encoder_MspInit+0xc8>)
 800d2bc:	f043 0302 	orr.w	r3, r3, #2
 800d2c0:	6453      	str	r3, [r2, #68]	; 0x44
 800d2c2:	4b25      	ldr	r3, [pc, #148]	; (800d358 <HAL_TIM_Encoder_MspInit+0xc8>)
 800d2c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d2c6:	f003 0302 	and.w	r3, r3, #2
 800d2ca:	613b      	str	r3, [r7, #16]
 800d2cc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	60fb      	str	r3, [r7, #12]
 800d2d2:	4b21      	ldr	r3, [pc, #132]	; (800d358 <HAL_TIM_Encoder_MspInit+0xc8>)
 800d2d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2d6:	4a20      	ldr	r2, [pc, #128]	; (800d358 <HAL_TIM_Encoder_MspInit+0xc8>)
 800d2d8:	f043 0304 	orr.w	r3, r3, #4
 800d2dc:	6313      	str	r3, [r2, #48]	; 0x30
 800d2de:	4b1e      	ldr	r3, [pc, #120]	; (800d358 <HAL_TIM_Encoder_MspInit+0xc8>)
 800d2e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2e2:	f003 0304 	and.w	r3, r3, #4
 800d2e6:	60fb      	str	r3, [r7, #12]
 800d2e8:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration    
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800d2ea:	23c0      	movs	r3, #192	; 0xc0
 800d2ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d2ee:	2302      	movs	r3, #2
 800d2f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d2f6:	2300      	movs	r3, #0
 800d2f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800d2fa:	2303      	movs	r3, #3
 800d2fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d2fe:	f107 0314 	add.w	r3, r7, #20
 800d302:	4619      	mov	r1, r3
 800d304:	4815      	ldr	r0, [pc, #84]	; (800d35c <HAL_TIM_Encoder_MspInit+0xcc>)
 800d306:	f7f6 f9ed 	bl	80036e4 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 800d30a:	2200      	movs	r2, #0
 800d30c:	2100      	movs	r1, #0
 800d30e:	202b      	movs	r0, #43	; 0x2b
 800d310:	f7f5 fdcd 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800d314:	202b      	movs	r0, #43	; 0x2b
 800d316:	f7f5 fde6 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800d31a:	2200      	movs	r2, #0
 800d31c:	2100      	movs	r1, #0
 800d31e:	202c      	movs	r0, #44	; 0x2c
 800d320:	f7f5 fdc5 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800d324:	202c      	movs	r0, #44	; 0x2c
 800d326:	f7f5 fdde 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800d32a:	2200      	movs	r2, #0
 800d32c:	2100      	movs	r1, #0
 800d32e:	202d      	movs	r0, #45	; 0x2d
 800d330:	f7f5 fdbd 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800d334:	202d      	movs	r0, #45	; 0x2d
 800d336:	f7f5 fdd6 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 800d33a:	2200      	movs	r2, #0
 800d33c:	2100      	movs	r1, #0
 800d33e:	202e      	movs	r0, #46	; 0x2e
 800d340:	f7f5 fdb5 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 800d344:	202e      	movs	r0, #46	; 0x2e
 800d346:	f7f5 fdce 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800d34a:	bf00      	nop
 800d34c:	3728      	adds	r7, #40	; 0x28
 800d34e:	46bd      	mov	sp, r7
 800d350:	bd80      	pop	{r7, pc}
 800d352:	bf00      	nop
 800d354:	40010400 	.word	0x40010400
 800d358:	40023800 	.word	0x40023800
 800d35c:	40020800 	.word	0x40020800

0800d360 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800d360:	b580      	push	{r7, lr}
 800d362:	b08a      	sub	sp, #40	; 0x28
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d368:	f107 0314 	add.w	r3, r7, #20
 800d36c:	2200      	movs	r2, #0
 800d36e:	601a      	str	r2, [r3, #0]
 800d370:	605a      	str	r2, [r3, #4]
 800d372:	609a      	str	r2, [r3, #8]
 800d374:	60da      	str	r2, [r3, #12]
 800d376:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	4a24      	ldr	r2, [pc, #144]	; (800d410 <HAL_TIM_MspPostInit+0xb0>)
 800d37e:	4293      	cmp	r3, r2
 800d380:	d11f      	bne.n	800d3c2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800d382:	2300      	movs	r3, #0
 800d384:	613b      	str	r3, [r7, #16]
 800d386:	4b23      	ldr	r3, [pc, #140]	; (800d414 <HAL_TIM_MspPostInit+0xb4>)
 800d388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d38a:	4a22      	ldr	r2, [pc, #136]	; (800d414 <HAL_TIM_MspPostInit+0xb4>)
 800d38c:	f043 0310 	orr.w	r3, r3, #16
 800d390:	6313      	str	r3, [r2, #48]	; 0x30
 800d392:	4b20      	ldr	r3, [pc, #128]	; (800d414 <HAL_TIM_MspPostInit+0xb4>)
 800d394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d396:	f003 0310 	and.w	r3, r3, #16
 800d39a:	613b      	str	r3, [r7, #16]
 800d39c:	693b      	ldr	r3, [r7, #16]
    PE10     ------> TIM1_CH2N
    PE11     ------> TIM1_CH2
    PE12     ------> TIM1_CH3N
    PE13     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800d39e:	f44f 537c 	mov.w	r3, #16128	; 0x3f00
 800d3a2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d3a4:	2302      	movs	r3, #2
 800d3a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800d3b0:	2301      	movs	r3, #1
 800d3b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800d3b4:	f107 0314 	add.w	r3, r7, #20
 800d3b8:	4619      	mov	r1, r3
 800d3ba:	4817      	ldr	r0, [pc, #92]	; (800d418 <HAL_TIM_MspPostInit+0xb8>)
 800d3bc:	f7f6 f992 	bl	80036e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 800d3c0:	e022      	b.n	800d408 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM9)
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	4a15      	ldr	r2, [pc, #84]	; (800d41c <HAL_TIM_MspPostInit+0xbc>)
 800d3c8:	4293      	cmp	r3, r2
 800d3ca:	d11d      	bne.n	800d408 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	60fb      	str	r3, [r7, #12]
 800d3d0:	4b10      	ldr	r3, [pc, #64]	; (800d414 <HAL_TIM_MspPostInit+0xb4>)
 800d3d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3d4:	4a0f      	ldr	r2, [pc, #60]	; (800d414 <HAL_TIM_MspPostInit+0xb4>)
 800d3d6:	f043 0310 	orr.w	r3, r3, #16
 800d3da:	6313      	str	r3, [r2, #48]	; 0x30
 800d3dc:	4b0d      	ldr	r3, [pc, #52]	; (800d414 <HAL_TIM_MspPostInit+0xb4>)
 800d3de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3e0:	f003 0310 	and.w	r3, r3, #16
 800d3e4:	60fb      	str	r3, [r7, #12]
 800d3e6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800d3e8:	2360      	movs	r3, #96	; 0x60
 800d3ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d3ec:	2302      	movs	r3, #2
 800d3ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800d3f8:	2303      	movs	r3, #3
 800d3fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800d3fc:	f107 0314 	add.w	r3, r7, #20
 800d400:	4619      	mov	r1, r3
 800d402:	4805      	ldr	r0, [pc, #20]	; (800d418 <HAL_TIM_MspPostInit+0xb8>)
 800d404:	f7f6 f96e 	bl	80036e4 <HAL_GPIO_Init>
}
 800d408:	bf00      	nop
 800d40a:	3728      	adds	r7, #40	; 0x28
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}
 800d410:	40010000 	.word	0x40010000
 800d414:	40023800 	.word	0x40023800
 800d418:	40021000 	.word	0x40021000
 800d41c:	40014000 	.word	0x40014000

0800d420 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b08a      	sub	sp, #40	; 0x28
 800d424:	af00      	add	r7, sp, #0
 800d426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d428:	f107 0314 	add.w	r3, r7, #20
 800d42c:	2200      	movs	r2, #0
 800d42e:	601a      	str	r2, [r3, #0]
 800d430:	605a      	str	r2, [r3, #4]
 800d432:	609a      	str	r2, [r3, #8]
 800d434:	60da      	str	r2, [r3, #12]
 800d436:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	4a34      	ldr	r2, [pc, #208]	; (800d510 <HAL_UART_MspInit+0xf0>)
 800d43e:	4293      	cmp	r3, r2
 800d440:	d162      	bne.n	800d508 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800d442:	2300      	movs	r3, #0
 800d444:	613b      	str	r3, [r7, #16]
 800d446:	4b33      	ldr	r3, [pc, #204]	; (800d514 <HAL_UART_MspInit+0xf4>)
 800d448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d44a:	4a32      	ldr	r2, [pc, #200]	; (800d514 <HAL_UART_MspInit+0xf4>)
 800d44c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800d450:	6413      	str	r3, [r2, #64]	; 0x40
 800d452:	4b30      	ldr	r3, [pc, #192]	; (800d514 <HAL_UART_MspInit+0xf4>)
 800d454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d456:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d45a:	613b      	str	r3, [r7, #16]
 800d45c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800d45e:	2300      	movs	r3, #0
 800d460:	60fb      	str	r3, [r7, #12]
 800d462:	4b2c      	ldr	r3, [pc, #176]	; (800d514 <HAL_UART_MspInit+0xf4>)
 800d464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d466:	4a2b      	ldr	r2, [pc, #172]	; (800d514 <HAL_UART_MspInit+0xf4>)
 800d468:	f043 0308 	orr.w	r3, r3, #8
 800d46c:	6313      	str	r3, [r2, #48]	; 0x30
 800d46e:	4b29      	ldr	r3, [pc, #164]	; (800d514 <HAL_UART_MspInit+0xf4>)
 800d470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d472:	f003 0308 	and.w	r3, r3, #8
 800d476:	60fb      	str	r3, [r7, #12]
 800d478:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800d47a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800d47e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d480:	2302      	movs	r3, #2
 800d482:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d484:	2301      	movs	r3, #1
 800d486:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d488:	2303      	movs	r3, #3
 800d48a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800d48c:	2307      	movs	r3, #7
 800d48e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d490:	f107 0314 	add.w	r3, r7, #20
 800d494:	4619      	mov	r1, r3
 800d496:	4820      	ldr	r0, [pc, #128]	; (800d518 <HAL_UART_MspInit+0xf8>)
 800d498:	f7f6 f924 	bl	80036e4 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 800d49c:	4b1f      	ldr	r3, [pc, #124]	; (800d51c <HAL_UART_MspInit+0xfc>)
 800d49e:	4a20      	ldr	r2, [pc, #128]	; (800d520 <HAL_UART_MspInit+0x100>)
 800d4a0:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800d4a2:	4b1e      	ldr	r3, [pc, #120]	; (800d51c <HAL_UART_MspInit+0xfc>)
 800d4a4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800d4a8:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800d4aa:	4b1c      	ldr	r3, [pc, #112]	; (800d51c <HAL_UART_MspInit+0xfc>)
 800d4ac:	2240      	movs	r2, #64	; 0x40
 800d4ae:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800d4b0:	4b1a      	ldr	r3, [pc, #104]	; (800d51c <HAL_UART_MspInit+0xfc>)
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800d4b6:	4b19      	ldr	r3, [pc, #100]	; (800d51c <HAL_UART_MspInit+0xfc>)
 800d4b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d4bc:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800d4be:	4b17      	ldr	r3, [pc, #92]	; (800d51c <HAL_UART_MspInit+0xfc>)
 800d4c0:	2200      	movs	r2, #0
 800d4c2:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800d4c4:	4b15      	ldr	r3, [pc, #84]	; (800d51c <HAL_UART_MspInit+0xfc>)
 800d4c6:	2200      	movs	r2, #0
 800d4c8:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800d4ca:	4b14      	ldr	r3, [pc, #80]	; (800d51c <HAL_UART_MspInit+0xfc>)
 800d4cc:	2200      	movs	r2, #0
 800d4ce:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800d4d0:	4b12      	ldr	r3, [pc, #72]	; (800d51c <HAL_UART_MspInit+0xfc>)
 800d4d2:	2200      	movs	r2, #0
 800d4d4:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d4d6:	4b11      	ldr	r3, [pc, #68]	; (800d51c <HAL_UART_MspInit+0xfc>)
 800d4d8:	2200      	movs	r2, #0
 800d4da:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800d4dc:	480f      	ldr	r0, [pc, #60]	; (800d51c <HAL_UART_MspInit+0xfc>)
 800d4de:	f7f5 fd1d 	bl	8002f1c <HAL_DMA_Init>
 800d4e2:	4603      	mov	r3, r0
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d001      	beq.n	800d4ec <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800d4e8:	f7ff fa56 	bl	800c998 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	4a0b      	ldr	r2, [pc, #44]	; (800d51c <HAL_UART_MspInit+0xfc>)
 800d4f0:	631a      	str	r2, [r3, #48]	; 0x30
 800d4f2:	4a0a      	ldr	r2, [pc, #40]	; (800d51c <HAL_UART_MspInit+0xfc>)
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800d4f8:	2200      	movs	r2, #0
 800d4fa:	2100      	movs	r1, #0
 800d4fc:	2027      	movs	r0, #39	; 0x27
 800d4fe:	f7f5 fcd6 	bl	8002eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800d502:	2027      	movs	r0, #39	; 0x27
 800d504:	f7f5 fcef 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800d508:	bf00      	nop
 800d50a:	3728      	adds	r7, #40	; 0x28
 800d50c:	46bd      	mov	sp, r7
 800d50e:	bd80      	pop	{r7, pc}
 800d510:	40004800 	.word	0x40004800
 800d514:	40023800 	.word	0x40023800
 800d518:	40020c00 	.word	0x40020c00
 800d51c:	20000c74 	.word	0x20000c74
 800d520:	40026058 	.word	0x40026058

0800d524 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800d524:	b580      	push	{r7, lr}
 800d526:	b08a      	sub	sp, #40	; 0x28
 800d528:	af00      	add	r7, sp, #0
 800d52a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d52c:	f107 0314 	add.w	r3, r7, #20
 800d530:	2200      	movs	r2, #0
 800d532:	601a      	str	r2, [r3, #0]
 800d534:	605a      	str	r2, [r3, #4]
 800d536:	609a      	str	r2, [r3, #8]
 800d538:	60da      	str	r2, [r3, #12]
 800d53a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d544:	d132      	bne.n	800d5ac <HAL_PCD_MspInit+0x88>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d546:	2300      	movs	r3, #0
 800d548:	613b      	str	r3, [r7, #16]
 800d54a:	4b1a      	ldr	r3, [pc, #104]	; (800d5b4 <HAL_PCD_MspInit+0x90>)
 800d54c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d54e:	4a19      	ldr	r2, [pc, #100]	; (800d5b4 <HAL_PCD_MspInit+0x90>)
 800d550:	f043 0301 	orr.w	r3, r3, #1
 800d554:	6313      	str	r3, [r2, #48]	; 0x30
 800d556:	4b17      	ldr	r3, [pc, #92]	; (800d5b4 <HAL_PCD_MspInit+0x90>)
 800d558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d55a:	f003 0301 	and.w	r3, r3, #1
 800d55e:	613b      	str	r3, [r7, #16]
 800d560:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d562:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800d566:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d568:	2302      	movs	r3, #2
 800d56a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d56c:	2300      	movs	r3, #0
 800d56e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d570:	2303      	movs	r3, #3
 800d572:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d574:	230a      	movs	r3, #10
 800d576:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d578:	f107 0314 	add.w	r3, r7, #20
 800d57c:	4619      	mov	r1, r3
 800d57e:	480e      	ldr	r0, [pc, #56]	; (800d5b8 <HAL_PCD_MspInit+0x94>)
 800d580:	f7f6 f8b0 	bl	80036e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d584:	4b0b      	ldr	r3, [pc, #44]	; (800d5b4 <HAL_PCD_MspInit+0x90>)
 800d586:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d588:	4a0a      	ldr	r2, [pc, #40]	; (800d5b4 <HAL_PCD_MspInit+0x90>)
 800d58a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d58e:	6353      	str	r3, [r2, #52]	; 0x34
 800d590:	2300      	movs	r3, #0
 800d592:	60fb      	str	r3, [r7, #12]
 800d594:	4b07      	ldr	r3, [pc, #28]	; (800d5b4 <HAL_PCD_MspInit+0x90>)
 800d596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d598:	4a06      	ldr	r2, [pc, #24]	; (800d5b4 <HAL_PCD_MspInit+0x90>)
 800d59a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d59e:	6453      	str	r3, [r2, #68]	; 0x44
 800d5a0:	4b04      	ldr	r3, [pc, #16]	; (800d5b4 <HAL_PCD_MspInit+0x90>)
 800d5a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d5a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d5a8:	60fb      	str	r3, [r7, #12]
 800d5aa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800d5ac:	bf00      	nop
 800d5ae:	3728      	adds	r7, #40	; 0x28
 800d5b0:	46bd      	mov	sp, r7
 800d5b2:	bd80      	pop	{r7, pc}
 800d5b4:	40023800 	.word	0x40023800
 800d5b8:	40020000 	.word	0x40020000

0800d5bc <NMI_Handler>:

/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800d5bc:	b480      	push	{r7}
 800d5be:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800d5c0:	bf00      	nop
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c8:	4770      	bx	lr

0800d5ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800d5ca:	b480      	push	{r7}
 800d5cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800d5ce:	e7fe      	b.n	800d5ce <HardFault_Handler+0x4>

0800d5d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800d5d0:	b480      	push	{r7}
 800d5d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800d5d4:	e7fe      	b.n	800d5d4 <MemManage_Handler+0x4>

0800d5d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800d5d6:	b480      	push	{r7}
 800d5d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800d5da:	e7fe      	b.n	800d5da <BusFault_Handler+0x4>

0800d5dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800d5dc:	b480      	push	{r7}
 800d5de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800d5e0:	e7fe      	b.n	800d5e0 <UsageFault_Handler+0x4>

0800d5e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800d5e2:	b480      	push	{r7}
 800d5e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800d5e6:	bf00      	nop
 800d5e8:	46bd      	mov	sp, r7
 800d5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ee:	4770      	bx	lr

0800d5f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800d5f0:	b480      	push	{r7}
 800d5f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800d5f4:	bf00      	nop
 800d5f6:	46bd      	mov	sp, r7
 800d5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5fc:	4770      	bx	lr

0800d5fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800d5fe:	b480      	push	{r7}
 800d600:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800d602:	bf00      	nop
 800d604:	46bd      	mov	sp, r7
 800d606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60a:	4770      	bx	lr

0800d60c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800d60c:	b580      	push	{r7, lr}
 800d60e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800d610:	f7f3 fd0c 	bl	800102c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800d614:	bf00      	nop
 800d616:	bd80      	pop	{r7, pc}

0800d618 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800d61c:	4802      	ldr	r0, [pc, #8]	; (800d628 <DMA1_Stream3_IRQHandler+0x10>)
 800d61e:	f7f5 fda5 	bl	800316c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800d622:	bf00      	nop
 800d624:	bd80      	pop	{r7, pc}
 800d626:	bf00      	nop
 800d628:	20000c74 	.word	0x20000c74

0800d62c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800d62c:	b580      	push	{r7, lr}
 800d62e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800d630:	4805      	ldr	r0, [pc, #20]	; (800d648 <ADC_IRQHandler+0x1c>)
 800d632:	f7f3 fd80 	bl	8001136 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800d636:	4805      	ldr	r0, [pc, #20]	; (800d64c <ADC_IRQHandler+0x20>)
 800d638:	f7f3 fd7d 	bl	8001136 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 800d63c:	4804      	ldr	r0, [pc, #16]	; (800d650 <ADC_IRQHandler+0x24>)
 800d63e:	f7f3 fd7a 	bl	8001136 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800d642:	bf00      	nop
 800d644:	bd80      	pop	{r7, pc}
 800d646:	bf00      	nop
 800d648:	20000d98 	.word	0x20000d98
 800d64c:	20000710 	.word	0x20000710
 800d650:	20000de0 	.word	0x20000de0

0800d654 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800d654:	b580      	push	{r7, lr}
 800d656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800d658:	f44f 7080 	mov.w	r0, #256	; 0x100
 800d65c:	f7f6 fa10 	bl	8003a80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800d660:	bf00      	nop
 800d662:	bd80      	pop	{r7, pc}

0800d664 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800d664:	b580      	push	{r7, lr}
 800d666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800d668:	4803      	ldr	r0, [pc, #12]	; (800d678 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 800d66a:	f7f9 f9e5 	bl	8006a38 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 800d66e:	4803      	ldr	r0, [pc, #12]	; (800d67c <TIM1_BRK_TIM9_IRQHandler+0x18>)
 800d670:	f7f9 f9e2 	bl	8006a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800d674:	bf00      	nop
 800d676:	bd80      	pop	{r7, pc}
 800d678:	20000f2c 	.word	0x20000f2c
 800d67c:	20000fd4 	.word	0x20000fd4

0800d680 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800d680:	b580      	push	{r7, lr}
 800d682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800d684:	4802      	ldr	r0, [pc, #8]	; (800d690 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800d686:	f7f9 f9d7 	bl	8006a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800d68a:	bf00      	nop
 800d68c:	bd80      	pop	{r7, pc}
 800d68e:	bf00      	nop
 800d690:	20000f2c 	.word	0x20000f2c

0800d694 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800d694:	b580      	push	{r7, lr}
 800d696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800d698:	4802      	ldr	r0, [pc, #8]	; (800d6a4 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800d69a:	f7f9 f9cd 	bl	8006a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800d69e:	bf00      	nop
 800d6a0:	bd80      	pop	{r7, pc}
 800d6a2:	bf00      	nop
 800d6a4:	20000f2c 	.word	0x20000f2c

0800d6a8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800d6a8:	b580      	push	{r7, lr}
 800d6aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800d6ac:	4802      	ldr	r0, [pc, #8]	; (800d6b8 <TIM1_CC_IRQHandler+0x10>)
 800d6ae:	f7f9 f9c3 	bl	8006a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800d6b2:	bf00      	nop
 800d6b4:	bd80      	pop	{r7, pc}
 800d6b6:	bf00      	nop
 800d6b8:	20000f2c 	.word	0x20000f2c

0800d6bc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800d6bc:	b580      	push	{r7, lr}
 800d6be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800d6c0:	4802      	ldr	r0, [pc, #8]	; (800d6cc <TIM3_IRQHandler+0x10>)
 800d6c2:	f7f9 f9b9 	bl	8006a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  //HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_3);
  /* USER CODE END TIM3_IRQn 1 */
}
 800d6c6:	bf00      	nop
 800d6c8:	bd80      	pop	{r7, pc}
 800d6ca:	bf00      	nop
 800d6cc:	20000d18 	.word	0x20000d18

0800d6d0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800d6d4:	4802      	ldr	r0, [pc, #8]	; (800d6e0 <SPI2_IRQHandler+0x10>)
 800d6d6:	f7f8 fd07 	bl	80060e8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800d6da:	bf00      	nop
 800d6dc:	bd80      	pop	{r7, pc}
 800d6de:	bf00      	nop
 800d6e0:	200002f0 	.word	0x200002f0

0800d6e4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800d6e8:	4802      	ldr	r0, [pc, #8]	; (800d6f4 <USART3_IRQHandler+0x10>)
 800d6ea:	f7fa fb53 	bl	8007d94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800d6ee:	bf00      	nop
 800d6f0:	bd80      	pop	{r7, pc}
 800d6f2:	bf00      	nop
 800d6f4:	200006d0 	.word	0x200006d0

0800d6f8 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800d6fc:	4803      	ldr	r0, [pc, #12]	; (800d70c <TIM8_BRK_TIM12_IRQHandler+0x14>)
 800d6fe:	f7f9 f99b 	bl	8006a38 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 800d702:	4803      	ldr	r0, [pc, #12]	; (800d710 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 800d704:	f7f9 f998 	bl	8006a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 800d708:	bf00      	nop
 800d70a:	bd80      	pop	{r7, pc}
 800d70c:	20000690 	.word	0x20000690
 800d710:	2000119c 	.word	0x2000119c

0800d714 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800d714:	b580      	push	{r7, lr}
 800d716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800d718:	4803      	ldr	r0, [pc, #12]	; (800d728 <TIM8_UP_TIM13_IRQHandler+0x14>)
 800d71a:	f7f9 f98d 	bl	8006a38 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 800d71e:	4803      	ldr	r0, [pc, #12]	; (800d72c <TIM8_UP_TIM13_IRQHandler+0x18>)
 800d720:	f7f9 f98a 	bl	8006a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800d724:	bf00      	nop
 800d726:	bd80      	pop	{r7, pc}
 800d728:	20000690 	.word	0x20000690
 800d72c:	20000e28 	.word	0x20000e28

0800d730 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 800d730:	b580      	push	{r7, lr}
 800d732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800d734:	4802      	ldr	r0, [pc, #8]	; (800d740 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800d736:	f7f9 f97f 	bl	8006a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800d73a:	bf00      	nop
 800d73c:	bd80      	pop	{r7, pc}
 800d73e:	bf00      	nop
 800d740:	20000690 	.word	0x20000690

0800d744 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 800d744:	b580      	push	{r7, lr}
 800d746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800d748:	4802      	ldr	r0, [pc, #8]	; (800d754 <TIM8_CC_IRQHandler+0x10>)
 800d74a:	f7f9 f975 	bl	8006a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800d74e:	bf00      	nop
 800d750:	bd80      	pop	{r7, pc}
 800d752:	bf00      	nop
 800d754:	20000690 	.word	0x20000690

0800d758 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800d758:	b580      	push	{r7, lr}
 800d75a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800d75c:	4802      	ldr	r0, [pc, #8]	; (800d768 <TIM5_IRQHandler+0x10>)
 800d75e:	f7f9 f96b 	bl	8006a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800d762:	bf00      	nop
 800d764:	bd80      	pop	{r7, pc}
 800d766:	bf00      	nop
 800d768:	20000cd4 	.word	0x20000cd4

0800d76c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800d76c:	b580      	push	{r7, lr}
 800d76e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800d770:	4802      	ldr	r0, [pc, #8]	; (800d77c <TIM6_DAC_IRQHandler+0x10>)
 800d772:	f7f9 f961 	bl	8006a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  //HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_3);
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800d776:	bf00      	nop
 800d778:	bd80      	pop	{r7, pc}
 800d77a:	bf00      	nop
 800d77c:	20000eec 	.word	0x20000eec

0800d780 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800d780:	b580      	push	{r7, lr}
 800d782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800d784:	4802      	ldr	r0, [pc, #8]	; (800d790 <DMA2_Stream0_IRQHandler+0x10>)
 800d786:	f7f5 fcf1 	bl	800316c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800d78a:	bf00      	nop
 800d78c:	bd80      	pop	{r7, pc}
 800d78e:	bf00      	nop
 800d790:	20000e6c 	.word	0x20000e6c

0800d794 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800d794:	b580      	push	{r7, lr}
 800d796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 800d798:	4802      	ldr	r0, [pc, #8]	; (800d7a4 <DMA2_Stream1_IRQHandler+0x10>)
 800d79a:	f7f5 fce7 	bl	800316c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800d79e:	bf00      	nop
 800d7a0:	bd80      	pop	{r7, pc}
 800d7a2:	bf00      	nop
 800d7a4:	20000c14 	.word	0x20000c14

0800d7a8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800d7a8:	b580      	push	{r7, lr}
 800d7aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800d7ac:	4802      	ldr	r0, [pc, #8]	; (800d7b8 <DMA2_Stream2_IRQHandler+0x10>)
 800d7ae:	f7f5 fcdd 	bl	800316c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800d7b2:	bf00      	nop
 800d7b4:	bd80      	pop	{r7, pc}
 800d7b6:	bf00      	nop
 800d7b8:	20001114 	.word	0x20001114

0800d7bc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800d7bc:	b580      	push	{r7, lr}
 800d7be:	b084      	sub	sp, #16
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800d7c4:	4b11      	ldr	r3, [pc, #68]	; (800d80c <_sbrk+0x50>)
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d102      	bne.n	800d7d2 <_sbrk+0x16>
		heap_end = &end;
 800d7cc:	4b0f      	ldr	r3, [pc, #60]	; (800d80c <_sbrk+0x50>)
 800d7ce:	4a10      	ldr	r2, [pc, #64]	; (800d810 <_sbrk+0x54>)
 800d7d0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800d7d2:	4b0e      	ldr	r3, [pc, #56]	; (800d80c <_sbrk+0x50>)
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800d7d8:	4b0c      	ldr	r3, [pc, #48]	; (800d80c <_sbrk+0x50>)
 800d7da:	681a      	ldr	r2, [r3, #0]
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	4413      	add	r3, r2
 800d7e0:	466a      	mov	r2, sp
 800d7e2:	4293      	cmp	r3, r2
 800d7e4:	d907      	bls.n	800d7f6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800d7e6:	f000 f855 	bl	800d894 <__errno>
 800d7ea:	4602      	mov	r2, r0
 800d7ec:	230c      	movs	r3, #12
 800d7ee:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800d7f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d7f4:	e006      	b.n	800d804 <_sbrk+0x48>
	}

	heap_end += incr;
 800d7f6:	4b05      	ldr	r3, [pc, #20]	; (800d80c <_sbrk+0x50>)
 800d7f8:	681a      	ldr	r2, [r3, #0]
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	4413      	add	r3, r2
 800d7fe:	4a03      	ldr	r2, [pc, #12]	; (800d80c <_sbrk+0x50>)
 800d800:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800d802:	68fb      	ldr	r3, [r7, #12]
}
 800d804:	4618      	mov	r0, r3
 800d806:	3710      	adds	r7, #16
 800d808:	46bd      	mov	sp, r7
 800d80a:	bd80      	pop	{r7, pc}
 800d80c:	2000028c 	.word	0x2000028c
 800d810:	20001550 	.word	0x20001550

0800d814 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800d814:	b480      	push	{r7}
 800d816:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800d818:	4b08      	ldr	r3, [pc, #32]	; (800d83c <SystemInit+0x28>)
 800d81a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d81e:	4a07      	ldr	r2, [pc, #28]	; (800d83c <SystemInit+0x28>)
 800d820:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d824:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800d828:	4b04      	ldr	r3, [pc, #16]	; (800d83c <SystemInit+0x28>)
 800d82a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800d82e:	609a      	str	r2, [r3, #8]
#endif
}
 800d830:	bf00      	nop
 800d832:	46bd      	mov	sp, r7
 800d834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d838:	4770      	bx	lr
 800d83a:	bf00      	nop
 800d83c:	e000ed00 	.word	0xe000ed00

0800d840 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800d840:	f8df d034 	ldr.w	sp, [pc, #52]	; 800d878 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800d844:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800d846:	e003      	b.n	800d850 <LoopCopyDataInit>

0800d848 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800d848:	4b0c      	ldr	r3, [pc, #48]	; (800d87c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800d84a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800d84c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800d84e:	3104      	adds	r1, #4

0800d850 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800d850:	480b      	ldr	r0, [pc, #44]	; (800d880 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800d852:	4b0c      	ldr	r3, [pc, #48]	; (800d884 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800d854:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800d856:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800d858:	d3f6      	bcc.n	800d848 <CopyDataInit>
  ldr  r2, =_sbss
 800d85a:	4a0b      	ldr	r2, [pc, #44]	; (800d888 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800d85c:	e002      	b.n	800d864 <LoopFillZerobss>

0800d85e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800d85e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800d860:	f842 3b04 	str.w	r3, [r2], #4

0800d864 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800d864:	4b09      	ldr	r3, [pc, #36]	; (800d88c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800d866:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800d868:	d3f9      	bcc.n	800d85e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800d86a:	f7ff ffd3 	bl	800d814 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800d86e:	f000 f817 	bl	800d8a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800d872:	f7fb fb09 	bl	8008e88 <main>
  bx  lr    
 800d876:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800d878:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800d87c:	080113b0 	.word	0x080113b0
  ldr  r0, =_sdata
 800d880:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800d884:	20000214 	.word	0x20000214
  ldr  r2, =_sbss
 800d888:	20000214 	.word	0x20000214
  ldr  r3, = _ebss
 800d88c:	2000154c 	.word	0x2000154c

0800d890 <CAN1_RX1_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800d890:	e7fe      	b.n	800d890 <CAN1_RX1_IRQHandler>
	...

0800d894 <__errno>:
 800d894:	4b01      	ldr	r3, [pc, #4]	; (800d89c <__errno+0x8>)
 800d896:	6818      	ldr	r0, [r3, #0]
 800d898:	4770      	bx	lr
 800d89a:	bf00      	nop
 800d89c:	20000040 	.word	0x20000040

0800d8a0 <__libc_init_array>:
 800d8a0:	b570      	push	{r4, r5, r6, lr}
 800d8a2:	4e0d      	ldr	r6, [pc, #52]	; (800d8d8 <__libc_init_array+0x38>)
 800d8a4:	4c0d      	ldr	r4, [pc, #52]	; (800d8dc <__libc_init_array+0x3c>)
 800d8a6:	1ba4      	subs	r4, r4, r6
 800d8a8:	10a4      	asrs	r4, r4, #2
 800d8aa:	2500      	movs	r5, #0
 800d8ac:	42a5      	cmp	r5, r4
 800d8ae:	d109      	bne.n	800d8c4 <__libc_init_array+0x24>
 800d8b0:	4e0b      	ldr	r6, [pc, #44]	; (800d8e0 <__libc_init_array+0x40>)
 800d8b2:	4c0c      	ldr	r4, [pc, #48]	; (800d8e4 <__libc_init_array+0x44>)
 800d8b4:	f003 f9d2 	bl	8010c5c <_init>
 800d8b8:	1ba4      	subs	r4, r4, r6
 800d8ba:	10a4      	asrs	r4, r4, #2
 800d8bc:	2500      	movs	r5, #0
 800d8be:	42a5      	cmp	r5, r4
 800d8c0:	d105      	bne.n	800d8ce <__libc_init_array+0x2e>
 800d8c2:	bd70      	pop	{r4, r5, r6, pc}
 800d8c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d8c8:	4798      	blx	r3
 800d8ca:	3501      	adds	r5, #1
 800d8cc:	e7ee      	b.n	800d8ac <__libc_init_array+0xc>
 800d8ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d8d2:	4798      	blx	r3
 800d8d4:	3501      	adds	r5, #1
 800d8d6:	e7f2      	b.n	800d8be <__libc_init_array+0x1e>
 800d8d8:	080113a8 	.word	0x080113a8
 800d8dc:	080113a8 	.word	0x080113a8
 800d8e0:	080113a8 	.word	0x080113a8
 800d8e4:	080113ac 	.word	0x080113ac

0800d8e8 <memset>:
 800d8e8:	4402      	add	r2, r0
 800d8ea:	4603      	mov	r3, r0
 800d8ec:	4293      	cmp	r3, r2
 800d8ee:	d100      	bne.n	800d8f2 <memset+0xa>
 800d8f0:	4770      	bx	lr
 800d8f2:	f803 1b01 	strb.w	r1, [r3], #1
 800d8f6:	e7f9      	b.n	800d8ec <memset+0x4>

0800d8f8 <__cvt>:
 800d8f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d8fc:	ec55 4b10 	vmov	r4, r5, d0
 800d900:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800d902:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d906:	2d00      	cmp	r5, #0
 800d908:	460e      	mov	r6, r1
 800d90a:	4691      	mov	r9, r2
 800d90c:	4619      	mov	r1, r3
 800d90e:	bfb8      	it	lt
 800d910:	4622      	movlt	r2, r4
 800d912:	462b      	mov	r3, r5
 800d914:	f027 0720 	bic.w	r7, r7, #32
 800d918:	bfbb      	ittet	lt
 800d91a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d91e:	461d      	movlt	r5, r3
 800d920:	2300      	movge	r3, #0
 800d922:	232d      	movlt	r3, #45	; 0x2d
 800d924:	bfb8      	it	lt
 800d926:	4614      	movlt	r4, r2
 800d928:	2f46      	cmp	r7, #70	; 0x46
 800d92a:	700b      	strb	r3, [r1, #0]
 800d92c:	d004      	beq.n	800d938 <__cvt+0x40>
 800d92e:	2f45      	cmp	r7, #69	; 0x45
 800d930:	d100      	bne.n	800d934 <__cvt+0x3c>
 800d932:	3601      	adds	r6, #1
 800d934:	2102      	movs	r1, #2
 800d936:	e000      	b.n	800d93a <__cvt+0x42>
 800d938:	2103      	movs	r1, #3
 800d93a:	ab03      	add	r3, sp, #12
 800d93c:	9301      	str	r3, [sp, #4]
 800d93e:	ab02      	add	r3, sp, #8
 800d940:	9300      	str	r3, [sp, #0]
 800d942:	4632      	mov	r2, r6
 800d944:	4653      	mov	r3, sl
 800d946:	ec45 4b10 	vmov	d0, r4, r5
 800d94a:	f000 fced 	bl	800e328 <_dtoa_r>
 800d94e:	2f47      	cmp	r7, #71	; 0x47
 800d950:	4680      	mov	r8, r0
 800d952:	d102      	bne.n	800d95a <__cvt+0x62>
 800d954:	f019 0f01 	tst.w	r9, #1
 800d958:	d026      	beq.n	800d9a8 <__cvt+0xb0>
 800d95a:	2f46      	cmp	r7, #70	; 0x46
 800d95c:	eb08 0906 	add.w	r9, r8, r6
 800d960:	d111      	bne.n	800d986 <__cvt+0x8e>
 800d962:	f898 3000 	ldrb.w	r3, [r8]
 800d966:	2b30      	cmp	r3, #48	; 0x30
 800d968:	d10a      	bne.n	800d980 <__cvt+0x88>
 800d96a:	2200      	movs	r2, #0
 800d96c:	2300      	movs	r3, #0
 800d96e:	4620      	mov	r0, r4
 800d970:	4629      	mov	r1, r5
 800d972:	f7f3 f8a9 	bl	8000ac8 <__aeabi_dcmpeq>
 800d976:	b918      	cbnz	r0, 800d980 <__cvt+0x88>
 800d978:	f1c6 0601 	rsb	r6, r6, #1
 800d97c:	f8ca 6000 	str.w	r6, [sl]
 800d980:	f8da 3000 	ldr.w	r3, [sl]
 800d984:	4499      	add	r9, r3
 800d986:	2200      	movs	r2, #0
 800d988:	2300      	movs	r3, #0
 800d98a:	4620      	mov	r0, r4
 800d98c:	4629      	mov	r1, r5
 800d98e:	f7f3 f89b 	bl	8000ac8 <__aeabi_dcmpeq>
 800d992:	b938      	cbnz	r0, 800d9a4 <__cvt+0xac>
 800d994:	2230      	movs	r2, #48	; 0x30
 800d996:	9b03      	ldr	r3, [sp, #12]
 800d998:	454b      	cmp	r3, r9
 800d99a:	d205      	bcs.n	800d9a8 <__cvt+0xb0>
 800d99c:	1c59      	adds	r1, r3, #1
 800d99e:	9103      	str	r1, [sp, #12]
 800d9a0:	701a      	strb	r2, [r3, #0]
 800d9a2:	e7f8      	b.n	800d996 <__cvt+0x9e>
 800d9a4:	f8cd 900c 	str.w	r9, [sp, #12]
 800d9a8:	9b03      	ldr	r3, [sp, #12]
 800d9aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d9ac:	eba3 0308 	sub.w	r3, r3, r8
 800d9b0:	4640      	mov	r0, r8
 800d9b2:	6013      	str	r3, [r2, #0]
 800d9b4:	b004      	add	sp, #16
 800d9b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800d9ba <__exponent>:
 800d9ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d9bc:	2900      	cmp	r1, #0
 800d9be:	4604      	mov	r4, r0
 800d9c0:	bfba      	itte	lt
 800d9c2:	4249      	neglt	r1, r1
 800d9c4:	232d      	movlt	r3, #45	; 0x2d
 800d9c6:	232b      	movge	r3, #43	; 0x2b
 800d9c8:	2909      	cmp	r1, #9
 800d9ca:	f804 2b02 	strb.w	r2, [r4], #2
 800d9ce:	7043      	strb	r3, [r0, #1]
 800d9d0:	dd20      	ble.n	800da14 <__exponent+0x5a>
 800d9d2:	f10d 0307 	add.w	r3, sp, #7
 800d9d6:	461f      	mov	r7, r3
 800d9d8:	260a      	movs	r6, #10
 800d9da:	fb91 f5f6 	sdiv	r5, r1, r6
 800d9de:	fb06 1115 	mls	r1, r6, r5, r1
 800d9e2:	3130      	adds	r1, #48	; 0x30
 800d9e4:	2d09      	cmp	r5, #9
 800d9e6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d9ea:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800d9ee:	4629      	mov	r1, r5
 800d9f0:	dc09      	bgt.n	800da06 <__exponent+0x4c>
 800d9f2:	3130      	adds	r1, #48	; 0x30
 800d9f4:	3b02      	subs	r3, #2
 800d9f6:	f802 1c01 	strb.w	r1, [r2, #-1]
 800d9fa:	42bb      	cmp	r3, r7
 800d9fc:	4622      	mov	r2, r4
 800d9fe:	d304      	bcc.n	800da0a <__exponent+0x50>
 800da00:	1a10      	subs	r0, r2, r0
 800da02:	b003      	add	sp, #12
 800da04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da06:	4613      	mov	r3, r2
 800da08:	e7e7      	b.n	800d9da <__exponent+0x20>
 800da0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800da0e:	f804 2b01 	strb.w	r2, [r4], #1
 800da12:	e7f2      	b.n	800d9fa <__exponent+0x40>
 800da14:	2330      	movs	r3, #48	; 0x30
 800da16:	4419      	add	r1, r3
 800da18:	7083      	strb	r3, [r0, #2]
 800da1a:	1d02      	adds	r2, r0, #4
 800da1c:	70c1      	strb	r1, [r0, #3]
 800da1e:	e7ef      	b.n	800da00 <__exponent+0x46>

0800da20 <_printf_float>:
 800da20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da24:	b08d      	sub	sp, #52	; 0x34
 800da26:	460c      	mov	r4, r1
 800da28:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800da2c:	4616      	mov	r6, r2
 800da2e:	461f      	mov	r7, r3
 800da30:	4605      	mov	r5, r0
 800da32:	f001 fa31 	bl	800ee98 <_localeconv_r>
 800da36:	6803      	ldr	r3, [r0, #0]
 800da38:	9304      	str	r3, [sp, #16]
 800da3a:	4618      	mov	r0, r3
 800da3c:	f7f2 fbc8 	bl	80001d0 <strlen>
 800da40:	2300      	movs	r3, #0
 800da42:	930a      	str	r3, [sp, #40]	; 0x28
 800da44:	f8d8 3000 	ldr.w	r3, [r8]
 800da48:	9005      	str	r0, [sp, #20]
 800da4a:	3307      	adds	r3, #7
 800da4c:	f023 0307 	bic.w	r3, r3, #7
 800da50:	f103 0208 	add.w	r2, r3, #8
 800da54:	f894 a018 	ldrb.w	sl, [r4, #24]
 800da58:	f8d4 b000 	ldr.w	fp, [r4]
 800da5c:	f8c8 2000 	str.w	r2, [r8]
 800da60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da64:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800da68:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800da6c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800da70:	9307      	str	r3, [sp, #28]
 800da72:	f8cd 8018 	str.w	r8, [sp, #24]
 800da76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800da7a:	4ba7      	ldr	r3, [pc, #668]	; (800dd18 <_printf_float+0x2f8>)
 800da7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da80:	f7f3 f854 	bl	8000b2c <__aeabi_dcmpun>
 800da84:	bb70      	cbnz	r0, 800dae4 <_printf_float+0xc4>
 800da86:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800da8a:	4ba3      	ldr	r3, [pc, #652]	; (800dd18 <_printf_float+0x2f8>)
 800da8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da90:	f7f3 f82e 	bl	8000af0 <__aeabi_dcmple>
 800da94:	bb30      	cbnz	r0, 800dae4 <_printf_float+0xc4>
 800da96:	2200      	movs	r2, #0
 800da98:	2300      	movs	r3, #0
 800da9a:	4640      	mov	r0, r8
 800da9c:	4649      	mov	r1, r9
 800da9e:	f7f3 f81d 	bl	8000adc <__aeabi_dcmplt>
 800daa2:	b110      	cbz	r0, 800daaa <_printf_float+0x8a>
 800daa4:	232d      	movs	r3, #45	; 0x2d
 800daa6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800daaa:	4a9c      	ldr	r2, [pc, #624]	; (800dd1c <_printf_float+0x2fc>)
 800daac:	4b9c      	ldr	r3, [pc, #624]	; (800dd20 <_printf_float+0x300>)
 800daae:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800dab2:	bf8c      	ite	hi
 800dab4:	4690      	movhi	r8, r2
 800dab6:	4698      	movls	r8, r3
 800dab8:	2303      	movs	r3, #3
 800daba:	f02b 0204 	bic.w	r2, fp, #4
 800dabe:	6123      	str	r3, [r4, #16]
 800dac0:	6022      	str	r2, [r4, #0]
 800dac2:	f04f 0900 	mov.w	r9, #0
 800dac6:	9700      	str	r7, [sp, #0]
 800dac8:	4633      	mov	r3, r6
 800daca:	aa0b      	add	r2, sp, #44	; 0x2c
 800dacc:	4621      	mov	r1, r4
 800dace:	4628      	mov	r0, r5
 800dad0:	f000 f9e6 	bl	800dea0 <_printf_common>
 800dad4:	3001      	adds	r0, #1
 800dad6:	f040 808d 	bne.w	800dbf4 <_printf_float+0x1d4>
 800dada:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dade:	b00d      	add	sp, #52	; 0x34
 800dae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dae4:	4642      	mov	r2, r8
 800dae6:	464b      	mov	r3, r9
 800dae8:	4640      	mov	r0, r8
 800daea:	4649      	mov	r1, r9
 800daec:	f7f3 f81e 	bl	8000b2c <__aeabi_dcmpun>
 800daf0:	b110      	cbz	r0, 800daf8 <_printf_float+0xd8>
 800daf2:	4a8c      	ldr	r2, [pc, #560]	; (800dd24 <_printf_float+0x304>)
 800daf4:	4b8c      	ldr	r3, [pc, #560]	; (800dd28 <_printf_float+0x308>)
 800daf6:	e7da      	b.n	800daae <_printf_float+0x8e>
 800daf8:	6861      	ldr	r1, [r4, #4]
 800dafa:	1c4b      	adds	r3, r1, #1
 800dafc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800db00:	a80a      	add	r0, sp, #40	; 0x28
 800db02:	d13e      	bne.n	800db82 <_printf_float+0x162>
 800db04:	2306      	movs	r3, #6
 800db06:	6063      	str	r3, [r4, #4]
 800db08:	2300      	movs	r3, #0
 800db0a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800db0e:	ab09      	add	r3, sp, #36	; 0x24
 800db10:	9300      	str	r3, [sp, #0]
 800db12:	ec49 8b10 	vmov	d0, r8, r9
 800db16:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800db1a:	6022      	str	r2, [r4, #0]
 800db1c:	f8cd a004 	str.w	sl, [sp, #4]
 800db20:	6861      	ldr	r1, [r4, #4]
 800db22:	4628      	mov	r0, r5
 800db24:	f7ff fee8 	bl	800d8f8 <__cvt>
 800db28:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800db2c:	2b47      	cmp	r3, #71	; 0x47
 800db2e:	4680      	mov	r8, r0
 800db30:	d109      	bne.n	800db46 <_printf_float+0x126>
 800db32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db34:	1cd8      	adds	r0, r3, #3
 800db36:	db02      	blt.n	800db3e <_printf_float+0x11e>
 800db38:	6862      	ldr	r2, [r4, #4]
 800db3a:	4293      	cmp	r3, r2
 800db3c:	dd47      	ble.n	800dbce <_printf_float+0x1ae>
 800db3e:	f1aa 0a02 	sub.w	sl, sl, #2
 800db42:	fa5f fa8a 	uxtb.w	sl, sl
 800db46:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800db4a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800db4c:	d824      	bhi.n	800db98 <_printf_float+0x178>
 800db4e:	3901      	subs	r1, #1
 800db50:	4652      	mov	r2, sl
 800db52:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800db56:	9109      	str	r1, [sp, #36]	; 0x24
 800db58:	f7ff ff2f 	bl	800d9ba <__exponent>
 800db5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800db5e:	1813      	adds	r3, r2, r0
 800db60:	2a01      	cmp	r2, #1
 800db62:	4681      	mov	r9, r0
 800db64:	6123      	str	r3, [r4, #16]
 800db66:	dc02      	bgt.n	800db6e <_printf_float+0x14e>
 800db68:	6822      	ldr	r2, [r4, #0]
 800db6a:	07d1      	lsls	r1, r2, #31
 800db6c:	d501      	bpl.n	800db72 <_printf_float+0x152>
 800db6e:	3301      	adds	r3, #1
 800db70:	6123      	str	r3, [r4, #16]
 800db72:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800db76:	2b00      	cmp	r3, #0
 800db78:	d0a5      	beq.n	800dac6 <_printf_float+0xa6>
 800db7a:	232d      	movs	r3, #45	; 0x2d
 800db7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800db80:	e7a1      	b.n	800dac6 <_printf_float+0xa6>
 800db82:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800db86:	f000 8177 	beq.w	800de78 <_printf_float+0x458>
 800db8a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800db8e:	d1bb      	bne.n	800db08 <_printf_float+0xe8>
 800db90:	2900      	cmp	r1, #0
 800db92:	d1b9      	bne.n	800db08 <_printf_float+0xe8>
 800db94:	2301      	movs	r3, #1
 800db96:	e7b6      	b.n	800db06 <_printf_float+0xe6>
 800db98:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800db9c:	d119      	bne.n	800dbd2 <_printf_float+0x1b2>
 800db9e:	2900      	cmp	r1, #0
 800dba0:	6863      	ldr	r3, [r4, #4]
 800dba2:	dd0c      	ble.n	800dbbe <_printf_float+0x19e>
 800dba4:	6121      	str	r1, [r4, #16]
 800dba6:	b913      	cbnz	r3, 800dbae <_printf_float+0x18e>
 800dba8:	6822      	ldr	r2, [r4, #0]
 800dbaa:	07d2      	lsls	r2, r2, #31
 800dbac:	d502      	bpl.n	800dbb4 <_printf_float+0x194>
 800dbae:	3301      	adds	r3, #1
 800dbb0:	440b      	add	r3, r1
 800dbb2:	6123      	str	r3, [r4, #16]
 800dbb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbb6:	65a3      	str	r3, [r4, #88]	; 0x58
 800dbb8:	f04f 0900 	mov.w	r9, #0
 800dbbc:	e7d9      	b.n	800db72 <_printf_float+0x152>
 800dbbe:	b913      	cbnz	r3, 800dbc6 <_printf_float+0x1a6>
 800dbc0:	6822      	ldr	r2, [r4, #0]
 800dbc2:	07d0      	lsls	r0, r2, #31
 800dbc4:	d501      	bpl.n	800dbca <_printf_float+0x1aa>
 800dbc6:	3302      	adds	r3, #2
 800dbc8:	e7f3      	b.n	800dbb2 <_printf_float+0x192>
 800dbca:	2301      	movs	r3, #1
 800dbcc:	e7f1      	b.n	800dbb2 <_printf_float+0x192>
 800dbce:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800dbd2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800dbd6:	4293      	cmp	r3, r2
 800dbd8:	db05      	blt.n	800dbe6 <_printf_float+0x1c6>
 800dbda:	6822      	ldr	r2, [r4, #0]
 800dbdc:	6123      	str	r3, [r4, #16]
 800dbde:	07d1      	lsls	r1, r2, #31
 800dbe0:	d5e8      	bpl.n	800dbb4 <_printf_float+0x194>
 800dbe2:	3301      	adds	r3, #1
 800dbe4:	e7e5      	b.n	800dbb2 <_printf_float+0x192>
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	bfd4      	ite	le
 800dbea:	f1c3 0302 	rsble	r3, r3, #2
 800dbee:	2301      	movgt	r3, #1
 800dbf0:	4413      	add	r3, r2
 800dbf2:	e7de      	b.n	800dbb2 <_printf_float+0x192>
 800dbf4:	6823      	ldr	r3, [r4, #0]
 800dbf6:	055a      	lsls	r2, r3, #21
 800dbf8:	d407      	bmi.n	800dc0a <_printf_float+0x1ea>
 800dbfa:	6923      	ldr	r3, [r4, #16]
 800dbfc:	4642      	mov	r2, r8
 800dbfe:	4631      	mov	r1, r6
 800dc00:	4628      	mov	r0, r5
 800dc02:	47b8      	blx	r7
 800dc04:	3001      	adds	r0, #1
 800dc06:	d12b      	bne.n	800dc60 <_printf_float+0x240>
 800dc08:	e767      	b.n	800dada <_printf_float+0xba>
 800dc0a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800dc0e:	f240 80dc 	bls.w	800ddca <_printf_float+0x3aa>
 800dc12:	2200      	movs	r2, #0
 800dc14:	2300      	movs	r3, #0
 800dc16:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dc1a:	f7f2 ff55 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc1e:	2800      	cmp	r0, #0
 800dc20:	d033      	beq.n	800dc8a <_printf_float+0x26a>
 800dc22:	2301      	movs	r3, #1
 800dc24:	4a41      	ldr	r2, [pc, #260]	; (800dd2c <_printf_float+0x30c>)
 800dc26:	4631      	mov	r1, r6
 800dc28:	4628      	mov	r0, r5
 800dc2a:	47b8      	blx	r7
 800dc2c:	3001      	adds	r0, #1
 800dc2e:	f43f af54 	beq.w	800dada <_printf_float+0xba>
 800dc32:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dc36:	429a      	cmp	r2, r3
 800dc38:	db02      	blt.n	800dc40 <_printf_float+0x220>
 800dc3a:	6823      	ldr	r3, [r4, #0]
 800dc3c:	07d8      	lsls	r0, r3, #31
 800dc3e:	d50f      	bpl.n	800dc60 <_printf_float+0x240>
 800dc40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc44:	4631      	mov	r1, r6
 800dc46:	4628      	mov	r0, r5
 800dc48:	47b8      	blx	r7
 800dc4a:	3001      	adds	r0, #1
 800dc4c:	f43f af45 	beq.w	800dada <_printf_float+0xba>
 800dc50:	f04f 0800 	mov.w	r8, #0
 800dc54:	f104 091a 	add.w	r9, r4, #26
 800dc58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc5a:	3b01      	subs	r3, #1
 800dc5c:	4543      	cmp	r3, r8
 800dc5e:	dc09      	bgt.n	800dc74 <_printf_float+0x254>
 800dc60:	6823      	ldr	r3, [r4, #0]
 800dc62:	079b      	lsls	r3, r3, #30
 800dc64:	f100 8103 	bmi.w	800de6e <_printf_float+0x44e>
 800dc68:	68e0      	ldr	r0, [r4, #12]
 800dc6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc6c:	4298      	cmp	r0, r3
 800dc6e:	bfb8      	it	lt
 800dc70:	4618      	movlt	r0, r3
 800dc72:	e734      	b.n	800dade <_printf_float+0xbe>
 800dc74:	2301      	movs	r3, #1
 800dc76:	464a      	mov	r2, r9
 800dc78:	4631      	mov	r1, r6
 800dc7a:	4628      	mov	r0, r5
 800dc7c:	47b8      	blx	r7
 800dc7e:	3001      	adds	r0, #1
 800dc80:	f43f af2b 	beq.w	800dada <_printf_float+0xba>
 800dc84:	f108 0801 	add.w	r8, r8, #1
 800dc88:	e7e6      	b.n	800dc58 <_printf_float+0x238>
 800dc8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	dc2b      	bgt.n	800dce8 <_printf_float+0x2c8>
 800dc90:	2301      	movs	r3, #1
 800dc92:	4a26      	ldr	r2, [pc, #152]	; (800dd2c <_printf_float+0x30c>)
 800dc94:	4631      	mov	r1, r6
 800dc96:	4628      	mov	r0, r5
 800dc98:	47b8      	blx	r7
 800dc9a:	3001      	adds	r0, #1
 800dc9c:	f43f af1d 	beq.w	800dada <_printf_float+0xba>
 800dca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dca2:	b923      	cbnz	r3, 800dcae <_printf_float+0x28e>
 800dca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dca6:	b913      	cbnz	r3, 800dcae <_printf_float+0x28e>
 800dca8:	6823      	ldr	r3, [r4, #0]
 800dcaa:	07d9      	lsls	r1, r3, #31
 800dcac:	d5d8      	bpl.n	800dc60 <_printf_float+0x240>
 800dcae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dcb2:	4631      	mov	r1, r6
 800dcb4:	4628      	mov	r0, r5
 800dcb6:	47b8      	blx	r7
 800dcb8:	3001      	adds	r0, #1
 800dcba:	f43f af0e 	beq.w	800dada <_printf_float+0xba>
 800dcbe:	f04f 0900 	mov.w	r9, #0
 800dcc2:	f104 0a1a 	add.w	sl, r4, #26
 800dcc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcc8:	425b      	negs	r3, r3
 800dcca:	454b      	cmp	r3, r9
 800dccc:	dc01      	bgt.n	800dcd2 <_printf_float+0x2b2>
 800dcce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcd0:	e794      	b.n	800dbfc <_printf_float+0x1dc>
 800dcd2:	2301      	movs	r3, #1
 800dcd4:	4652      	mov	r2, sl
 800dcd6:	4631      	mov	r1, r6
 800dcd8:	4628      	mov	r0, r5
 800dcda:	47b8      	blx	r7
 800dcdc:	3001      	adds	r0, #1
 800dcde:	f43f aefc 	beq.w	800dada <_printf_float+0xba>
 800dce2:	f109 0901 	add.w	r9, r9, #1
 800dce6:	e7ee      	b.n	800dcc6 <_printf_float+0x2a6>
 800dce8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dcea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dcec:	429a      	cmp	r2, r3
 800dcee:	bfa8      	it	ge
 800dcf0:	461a      	movge	r2, r3
 800dcf2:	2a00      	cmp	r2, #0
 800dcf4:	4691      	mov	r9, r2
 800dcf6:	dd07      	ble.n	800dd08 <_printf_float+0x2e8>
 800dcf8:	4613      	mov	r3, r2
 800dcfa:	4631      	mov	r1, r6
 800dcfc:	4642      	mov	r2, r8
 800dcfe:	4628      	mov	r0, r5
 800dd00:	47b8      	blx	r7
 800dd02:	3001      	adds	r0, #1
 800dd04:	f43f aee9 	beq.w	800dada <_printf_float+0xba>
 800dd08:	f104 031a 	add.w	r3, r4, #26
 800dd0c:	f04f 0b00 	mov.w	fp, #0
 800dd10:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dd14:	9306      	str	r3, [sp, #24]
 800dd16:	e015      	b.n	800dd44 <_printf_float+0x324>
 800dd18:	7fefffff 	.word	0x7fefffff
 800dd1c:	08010f64 	.word	0x08010f64
 800dd20:	08010f60 	.word	0x08010f60
 800dd24:	08010f6c 	.word	0x08010f6c
 800dd28:	08010f68 	.word	0x08010f68
 800dd2c:	08010f70 	.word	0x08010f70
 800dd30:	2301      	movs	r3, #1
 800dd32:	9a06      	ldr	r2, [sp, #24]
 800dd34:	4631      	mov	r1, r6
 800dd36:	4628      	mov	r0, r5
 800dd38:	47b8      	blx	r7
 800dd3a:	3001      	adds	r0, #1
 800dd3c:	f43f aecd 	beq.w	800dada <_printf_float+0xba>
 800dd40:	f10b 0b01 	add.w	fp, fp, #1
 800dd44:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800dd48:	ebaa 0309 	sub.w	r3, sl, r9
 800dd4c:	455b      	cmp	r3, fp
 800dd4e:	dcef      	bgt.n	800dd30 <_printf_float+0x310>
 800dd50:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dd54:	429a      	cmp	r2, r3
 800dd56:	44d0      	add	r8, sl
 800dd58:	db15      	blt.n	800dd86 <_printf_float+0x366>
 800dd5a:	6823      	ldr	r3, [r4, #0]
 800dd5c:	07da      	lsls	r2, r3, #31
 800dd5e:	d412      	bmi.n	800dd86 <_printf_float+0x366>
 800dd60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd62:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dd64:	eba3 020a 	sub.w	r2, r3, sl
 800dd68:	eba3 0a01 	sub.w	sl, r3, r1
 800dd6c:	4592      	cmp	sl, r2
 800dd6e:	bfa8      	it	ge
 800dd70:	4692      	movge	sl, r2
 800dd72:	f1ba 0f00 	cmp.w	sl, #0
 800dd76:	dc0e      	bgt.n	800dd96 <_printf_float+0x376>
 800dd78:	f04f 0800 	mov.w	r8, #0
 800dd7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dd80:	f104 091a 	add.w	r9, r4, #26
 800dd84:	e019      	b.n	800ddba <_printf_float+0x39a>
 800dd86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd8a:	4631      	mov	r1, r6
 800dd8c:	4628      	mov	r0, r5
 800dd8e:	47b8      	blx	r7
 800dd90:	3001      	adds	r0, #1
 800dd92:	d1e5      	bne.n	800dd60 <_printf_float+0x340>
 800dd94:	e6a1      	b.n	800dada <_printf_float+0xba>
 800dd96:	4653      	mov	r3, sl
 800dd98:	4642      	mov	r2, r8
 800dd9a:	4631      	mov	r1, r6
 800dd9c:	4628      	mov	r0, r5
 800dd9e:	47b8      	blx	r7
 800dda0:	3001      	adds	r0, #1
 800dda2:	d1e9      	bne.n	800dd78 <_printf_float+0x358>
 800dda4:	e699      	b.n	800dada <_printf_float+0xba>
 800dda6:	2301      	movs	r3, #1
 800dda8:	464a      	mov	r2, r9
 800ddaa:	4631      	mov	r1, r6
 800ddac:	4628      	mov	r0, r5
 800ddae:	47b8      	blx	r7
 800ddb0:	3001      	adds	r0, #1
 800ddb2:	f43f ae92 	beq.w	800dada <_printf_float+0xba>
 800ddb6:	f108 0801 	add.w	r8, r8, #1
 800ddba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ddbe:	1a9b      	subs	r3, r3, r2
 800ddc0:	eba3 030a 	sub.w	r3, r3, sl
 800ddc4:	4543      	cmp	r3, r8
 800ddc6:	dcee      	bgt.n	800dda6 <_printf_float+0x386>
 800ddc8:	e74a      	b.n	800dc60 <_printf_float+0x240>
 800ddca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ddcc:	2a01      	cmp	r2, #1
 800ddce:	dc01      	bgt.n	800ddd4 <_printf_float+0x3b4>
 800ddd0:	07db      	lsls	r3, r3, #31
 800ddd2:	d53a      	bpl.n	800de4a <_printf_float+0x42a>
 800ddd4:	2301      	movs	r3, #1
 800ddd6:	4642      	mov	r2, r8
 800ddd8:	4631      	mov	r1, r6
 800ddda:	4628      	mov	r0, r5
 800dddc:	47b8      	blx	r7
 800ddde:	3001      	adds	r0, #1
 800dde0:	f43f ae7b 	beq.w	800dada <_printf_float+0xba>
 800dde4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dde8:	4631      	mov	r1, r6
 800ddea:	4628      	mov	r0, r5
 800ddec:	47b8      	blx	r7
 800ddee:	3001      	adds	r0, #1
 800ddf0:	f108 0801 	add.w	r8, r8, #1
 800ddf4:	f43f ae71 	beq.w	800dada <_printf_float+0xba>
 800ddf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ddfa:	2200      	movs	r2, #0
 800ddfc:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800de00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800de04:	2300      	movs	r3, #0
 800de06:	f7f2 fe5f 	bl	8000ac8 <__aeabi_dcmpeq>
 800de0a:	b9c8      	cbnz	r0, 800de40 <_printf_float+0x420>
 800de0c:	4653      	mov	r3, sl
 800de0e:	4642      	mov	r2, r8
 800de10:	4631      	mov	r1, r6
 800de12:	4628      	mov	r0, r5
 800de14:	47b8      	blx	r7
 800de16:	3001      	adds	r0, #1
 800de18:	d10e      	bne.n	800de38 <_printf_float+0x418>
 800de1a:	e65e      	b.n	800dada <_printf_float+0xba>
 800de1c:	2301      	movs	r3, #1
 800de1e:	4652      	mov	r2, sl
 800de20:	4631      	mov	r1, r6
 800de22:	4628      	mov	r0, r5
 800de24:	47b8      	blx	r7
 800de26:	3001      	adds	r0, #1
 800de28:	f43f ae57 	beq.w	800dada <_printf_float+0xba>
 800de2c:	f108 0801 	add.w	r8, r8, #1
 800de30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de32:	3b01      	subs	r3, #1
 800de34:	4543      	cmp	r3, r8
 800de36:	dcf1      	bgt.n	800de1c <_printf_float+0x3fc>
 800de38:	464b      	mov	r3, r9
 800de3a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800de3e:	e6de      	b.n	800dbfe <_printf_float+0x1de>
 800de40:	f04f 0800 	mov.w	r8, #0
 800de44:	f104 0a1a 	add.w	sl, r4, #26
 800de48:	e7f2      	b.n	800de30 <_printf_float+0x410>
 800de4a:	2301      	movs	r3, #1
 800de4c:	e7df      	b.n	800de0e <_printf_float+0x3ee>
 800de4e:	2301      	movs	r3, #1
 800de50:	464a      	mov	r2, r9
 800de52:	4631      	mov	r1, r6
 800de54:	4628      	mov	r0, r5
 800de56:	47b8      	blx	r7
 800de58:	3001      	adds	r0, #1
 800de5a:	f43f ae3e 	beq.w	800dada <_printf_float+0xba>
 800de5e:	f108 0801 	add.w	r8, r8, #1
 800de62:	68e3      	ldr	r3, [r4, #12]
 800de64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800de66:	1a9b      	subs	r3, r3, r2
 800de68:	4543      	cmp	r3, r8
 800de6a:	dcf0      	bgt.n	800de4e <_printf_float+0x42e>
 800de6c:	e6fc      	b.n	800dc68 <_printf_float+0x248>
 800de6e:	f04f 0800 	mov.w	r8, #0
 800de72:	f104 0919 	add.w	r9, r4, #25
 800de76:	e7f4      	b.n	800de62 <_printf_float+0x442>
 800de78:	2900      	cmp	r1, #0
 800de7a:	f43f ae8b 	beq.w	800db94 <_printf_float+0x174>
 800de7e:	2300      	movs	r3, #0
 800de80:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800de84:	ab09      	add	r3, sp, #36	; 0x24
 800de86:	9300      	str	r3, [sp, #0]
 800de88:	ec49 8b10 	vmov	d0, r8, r9
 800de8c:	6022      	str	r2, [r4, #0]
 800de8e:	f8cd a004 	str.w	sl, [sp, #4]
 800de92:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800de96:	4628      	mov	r0, r5
 800de98:	f7ff fd2e 	bl	800d8f8 <__cvt>
 800de9c:	4680      	mov	r8, r0
 800de9e:	e648      	b.n	800db32 <_printf_float+0x112>

0800dea0 <_printf_common>:
 800dea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dea4:	4691      	mov	r9, r2
 800dea6:	461f      	mov	r7, r3
 800dea8:	688a      	ldr	r2, [r1, #8]
 800deaa:	690b      	ldr	r3, [r1, #16]
 800deac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800deb0:	4293      	cmp	r3, r2
 800deb2:	bfb8      	it	lt
 800deb4:	4613      	movlt	r3, r2
 800deb6:	f8c9 3000 	str.w	r3, [r9]
 800deba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800debe:	4606      	mov	r6, r0
 800dec0:	460c      	mov	r4, r1
 800dec2:	b112      	cbz	r2, 800deca <_printf_common+0x2a>
 800dec4:	3301      	adds	r3, #1
 800dec6:	f8c9 3000 	str.w	r3, [r9]
 800deca:	6823      	ldr	r3, [r4, #0]
 800decc:	0699      	lsls	r1, r3, #26
 800dece:	bf42      	ittt	mi
 800ded0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ded4:	3302      	addmi	r3, #2
 800ded6:	f8c9 3000 	strmi.w	r3, [r9]
 800deda:	6825      	ldr	r5, [r4, #0]
 800dedc:	f015 0506 	ands.w	r5, r5, #6
 800dee0:	d107      	bne.n	800def2 <_printf_common+0x52>
 800dee2:	f104 0a19 	add.w	sl, r4, #25
 800dee6:	68e3      	ldr	r3, [r4, #12]
 800dee8:	f8d9 2000 	ldr.w	r2, [r9]
 800deec:	1a9b      	subs	r3, r3, r2
 800deee:	42ab      	cmp	r3, r5
 800def0:	dc28      	bgt.n	800df44 <_printf_common+0xa4>
 800def2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800def6:	6822      	ldr	r2, [r4, #0]
 800def8:	3300      	adds	r3, #0
 800defa:	bf18      	it	ne
 800defc:	2301      	movne	r3, #1
 800defe:	0692      	lsls	r2, r2, #26
 800df00:	d42d      	bmi.n	800df5e <_printf_common+0xbe>
 800df02:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800df06:	4639      	mov	r1, r7
 800df08:	4630      	mov	r0, r6
 800df0a:	47c0      	blx	r8
 800df0c:	3001      	adds	r0, #1
 800df0e:	d020      	beq.n	800df52 <_printf_common+0xb2>
 800df10:	6823      	ldr	r3, [r4, #0]
 800df12:	68e5      	ldr	r5, [r4, #12]
 800df14:	f8d9 2000 	ldr.w	r2, [r9]
 800df18:	f003 0306 	and.w	r3, r3, #6
 800df1c:	2b04      	cmp	r3, #4
 800df1e:	bf08      	it	eq
 800df20:	1aad      	subeq	r5, r5, r2
 800df22:	68a3      	ldr	r3, [r4, #8]
 800df24:	6922      	ldr	r2, [r4, #16]
 800df26:	bf0c      	ite	eq
 800df28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800df2c:	2500      	movne	r5, #0
 800df2e:	4293      	cmp	r3, r2
 800df30:	bfc4      	itt	gt
 800df32:	1a9b      	subgt	r3, r3, r2
 800df34:	18ed      	addgt	r5, r5, r3
 800df36:	f04f 0900 	mov.w	r9, #0
 800df3a:	341a      	adds	r4, #26
 800df3c:	454d      	cmp	r5, r9
 800df3e:	d11a      	bne.n	800df76 <_printf_common+0xd6>
 800df40:	2000      	movs	r0, #0
 800df42:	e008      	b.n	800df56 <_printf_common+0xb6>
 800df44:	2301      	movs	r3, #1
 800df46:	4652      	mov	r2, sl
 800df48:	4639      	mov	r1, r7
 800df4a:	4630      	mov	r0, r6
 800df4c:	47c0      	blx	r8
 800df4e:	3001      	adds	r0, #1
 800df50:	d103      	bne.n	800df5a <_printf_common+0xba>
 800df52:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800df56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df5a:	3501      	adds	r5, #1
 800df5c:	e7c3      	b.n	800dee6 <_printf_common+0x46>
 800df5e:	18e1      	adds	r1, r4, r3
 800df60:	1c5a      	adds	r2, r3, #1
 800df62:	2030      	movs	r0, #48	; 0x30
 800df64:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800df68:	4422      	add	r2, r4
 800df6a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800df6e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800df72:	3302      	adds	r3, #2
 800df74:	e7c5      	b.n	800df02 <_printf_common+0x62>
 800df76:	2301      	movs	r3, #1
 800df78:	4622      	mov	r2, r4
 800df7a:	4639      	mov	r1, r7
 800df7c:	4630      	mov	r0, r6
 800df7e:	47c0      	blx	r8
 800df80:	3001      	adds	r0, #1
 800df82:	d0e6      	beq.n	800df52 <_printf_common+0xb2>
 800df84:	f109 0901 	add.w	r9, r9, #1
 800df88:	e7d8      	b.n	800df3c <_printf_common+0x9c>
	...

0800df8c <_printf_i>:
 800df8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800df90:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800df94:	460c      	mov	r4, r1
 800df96:	7e09      	ldrb	r1, [r1, #24]
 800df98:	b085      	sub	sp, #20
 800df9a:	296e      	cmp	r1, #110	; 0x6e
 800df9c:	4617      	mov	r7, r2
 800df9e:	4606      	mov	r6, r0
 800dfa0:	4698      	mov	r8, r3
 800dfa2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dfa4:	f000 80b3 	beq.w	800e10e <_printf_i+0x182>
 800dfa8:	d822      	bhi.n	800dff0 <_printf_i+0x64>
 800dfaa:	2963      	cmp	r1, #99	; 0x63
 800dfac:	d036      	beq.n	800e01c <_printf_i+0x90>
 800dfae:	d80a      	bhi.n	800dfc6 <_printf_i+0x3a>
 800dfb0:	2900      	cmp	r1, #0
 800dfb2:	f000 80b9 	beq.w	800e128 <_printf_i+0x19c>
 800dfb6:	2958      	cmp	r1, #88	; 0x58
 800dfb8:	f000 8083 	beq.w	800e0c2 <_printf_i+0x136>
 800dfbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dfc0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800dfc4:	e032      	b.n	800e02c <_printf_i+0xa0>
 800dfc6:	2964      	cmp	r1, #100	; 0x64
 800dfc8:	d001      	beq.n	800dfce <_printf_i+0x42>
 800dfca:	2969      	cmp	r1, #105	; 0x69
 800dfcc:	d1f6      	bne.n	800dfbc <_printf_i+0x30>
 800dfce:	6820      	ldr	r0, [r4, #0]
 800dfd0:	6813      	ldr	r3, [r2, #0]
 800dfd2:	0605      	lsls	r5, r0, #24
 800dfd4:	f103 0104 	add.w	r1, r3, #4
 800dfd8:	d52a      	bpl.n	800e030 <_printf_i+0xa4>
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	6011      	str	r1, [r2, #0]
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	da03      	bge.n	800dfea <_printf_i+0x5e>
 800dfe2:	222d      	movs	r2, #45	; 0x2d
 800dfe4:	425b      	negs	r3, r3
 800dfe6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800dfea:	486f      	ldr	r0, [pc, #444]	; (800e1a8 <_printf_i+0x21c>)
 800dfec:	220a      	movs	r2, #10
 800dfee:	e039      	b.n	800e064 <_printf_i+0xd8>
 800dff0:	2973      	cmp	r1, #115	; 0x73
 800dff2:	f000 809d 	beq.w	800e130 <_printf_i+0x1a4>
 800dff6:	d808      	bhi.n	800e00a <_printf_i+0x7e>
 800dff8:	296f      	cmp	r1, #111	; 0x6f
 800dffa:	d020      	beq.n	800e03e <_printf_i+0xb2>
 800dffc:	2970      	cmp	r1, #112	; 0x70
 800dffe:	d1dd      	bne.n	800dfbc <_printf_i+0x30>
 800e000:	6823      	ldr	r3, [r4, #0]
 800e002:	f043 0320 	orr.w	r3, r3, #32
 800e006:	6023      	str	r3, [r4, #0]
 800e008:	e003      	b.n	800e012 <_printf_i+0x86>
 800e00a:	2975      	cmp	r1, #117	; 0x75
 800e00c:	d017      	beq.n	800e03e <_printf_i+0xb2>
 800e00e:	2978      	cmp	r1, #120	; 0x78
 800e010:	d1d4      	bne.n	800dfbc <_printf_i+0x30>
 800e012:	2378      	movs	r3, #120	; 0x78
 800e014:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e018:	4864      	ldr	r0, [pc, #400]	; (800e1ac <_printf_i+0x220>)
 800e01a:	e055      	b.n	800e0c8 <_printf_i+0x13c>
 800e01c:	6813      	ldr	r3, [r2, #0]
 800e01e:	1d19      	adds	r1, r3, #4
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	6011      	str	r1, [r2, #0]
 800e024:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e028:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e02c:	2301      	movs	r3, #1
 800e02e:	e08c      	b.n	800e14a <_printf_i+0x1be>
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	6011      	str	r1, [r2, #0]
 800e034:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e038:	bf18      	it	ne
 800e03a:	b21b      	sxthne	r3, r3
 800e03c:	e7cf      	b.n	800dfde <_printf_i+0x52>
 800e03e:	6813      	ldr	r3, [r2, #0]
 800e040:	6825      	ldr	r5, [r4, #0]
 800e042:	1d18      	adds	r0, r3, #4
 800e044:	6010      	str	r0, [r2, #0]
 800e046:	0628      	lsls	r0, r5, #24
 800e048:	d501      	bpl.n	800e04e <_printf_i+0xc2>
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	e002      	b.n	800e054 <_printf_i+0xc8>
 800e04e:	0668      	lsls	r0, r5, #25
 800e050:	d5fb      	bpl.n	800e04a <_printf_i+0xbe>
 800e052:	881b      	ldrh	r3, [r3, #0]
 800e054:	4854      	ldr	r0, [pc, #336]	; (800e1a8 <_printf_i+0x21c>)
 800e056:	296f      	cmp	r1, #111	; 0x6f
 800e058:	bf14      	ite	ne
 800e05a:	220a      	movne	r2, #10
 800e05c:	2208      	moveq	r2, #8
 800e05e:	2100      	movs	r1, #0
 800e060:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e064:	6865      	ldr	r5, [r4, #4]
 800e066:	60a5      	str	r5, [r4, #8]
 800e068:	2d00      	cmp	r5, #0
 800e06a:	f2c0 8095 	blt.w	800e198 <_printf_i+0x20c>
 800e06e:	6821      	ldr	r1, [r4, #0]
 800e070:	f021 0104 	bic.w	r1, r1, #4
 800e074:	6021      	str	r1, [r4, #0]
 800e076:	2b00      	cmp	r3, #0
 800e078:	d13d      	bne.n	800e0f6 <_printf_i+0x16a>
 800e07a:	2d00      	cmp	r5, #0
 800e07c:	f040 808e 	bne.w	800e19c <_printf_i+0x210>
 800e080:	4665      	mov	r5, ip
 800e082:	2a08      	cmp	r2, #8
 800e084:	d10b      	bne.n	800e09e <_printf_i+0x112>
 800e086:	6823      	ldr	r3, [r4, #0]
 800e088:	07db      	lsls	r3, r3, #31
 800e08a:	d508      	bpl.n	800e09e <_printf_i+0x112>
 800e08c:	6923      	ldr	r3, [r4, #16]
 800e08e:	6862      	ldr	r2, [r4, #4]
 800e090:	429a      	cmp	r2, r3
 800e092:	bfde      	ittt	le
 800e094:	2330      	movle	r3, #48	; 0x30
 800e096:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e09a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800e09e:	ebac 0305 	sub.w	r3, ip, r5
 800e0a2:	6123      	str	r3, [r4, #16]
 800e0a4:	f8cd 8000 	str.w	r8, [sp]
 800e0a8:	463b      	mov	r3, r7
 800e0aa:	aa03      	add	r2, sp, #12
 800e0ac:	4621      	mov	r1, r4
 800e0ae:	4630      	mov	r0, r6
 800e0b0:	f7ff fef6 	bl	800dea0 <_printf_common>
 800e0b4:	3001      	adds	r0, #1
 800e0b6:	d14d      	bne.n	800e154 <_printf_i+0x1c8>
 800e0b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e0bc:	b005      	add	sp, #20
 800e0be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e0c2:	4839      	ldr	r0, [pc, #228]	; (800e1a8 <_printf_i+0x21c>)
 800e0c4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800e0c8:	6813      	ldr	r3, [r2, #0]
 800e0ca:	6821      	ldr	r1, [r4, #0]
 800e0cc:	1d1d      	adds	r5, r3, #4
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	6015      	str	r5, [r2, #0]
 800e0d2:	060a      	lsls	r2, r1, #24
 800e0d4:	d50b      	bpl.n	800e0ee <_printf_i+0x162>
 800e0d6:	07ca      	lsls	r2, r1, #31
 800e0d8:	bf44      	itt	mi
 800e0da:	f041 0120 	orrmi.w	r1, r1, #32
 800e0de:	6021      	strmi	r1, [r4, #0]
 800e0e0:	b91b      	cbnz	r3, 800e0ea <_printf_i+0x15e>
 800e0e2:	6822      	ldr	r2, [r4, #0]
 800e0e4:	f022 0220 	bic.w	r2, r2, #32
 800e0e8:	6022      	str	r2, [r4, #0]
 800e0ea:	2210      	movs	r2, #16
 800e0ec:	e7b7      	b.n	800e05e <_printf_i+0xd2>
 800e0ee:	064d      	lsls	r5, r1, #25
 800e0f0:	bf48      	it	mi
 800e0f2:	b29b      	uxthmi	r3, r3
 800e0f4:	e7ef      	b.n	800e0d6 <_printf_i+0x14a>
 800e0f6:	4665      	mov	r5, ip
 800e0f8:	fbb3 f1f2 	udiv	r1, r3, r2
 800e0fc:	fb02 3311 	mls	r3, r2, r1, r3
 800e100:	5cc3      	ldrb	r3, [r0, r3]
 800e102:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e106:	460b      	mov	r3, r1
 800e108:	2900      	cmp	r1, #0
 800e10a:	d1f5      	bne.n	800e0f8 <_printf_i+0x16c>
 800e10c:	e7b9      	b.n	800e082 <_printf_i+0xf6>
 800e10e:	6813      	ldr	r3, [r2, #0]
 800e110:	6825      	ldr	r5, [r4, #0]
 800e112:	6961      	ldr	r1, [r4, #20]
 800e114:	1d18      	adds	r0, r3, #4
 800e116:	6010      	str	r0, [r2, #0]
 800e118:	0628      	lsls	r0, r5, #24
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	d501      	bpl.n	800e122 <_printf_i+0x196>
 800e11e:	6019      	str	r1, [r3, #0]
 800e120:	e002      	b.n	800e128 <_printf_i+0x19c>
 800e122:	066a      	lsls	r2, r5, #25
 800e124:	d5fb      	bpl.n	800e11e <_printf_i+0x192>
 800e126:	8019      	strh	r1, [r3, #0]
 800e128:	2300      	movs	r3, #0
 800e12a:	6123      	str	r3, [r4, #16]
 800e12c:	4665      	mov	r5, ip
 800e12e:	e7b9      	b.n	800e0a4 <_printf_i+0x118>
 800e130:	6813      	ldr	r3, [r2, #0]
 800e132:	1d19      	adds	r1, r3, #4
 800e134:	6011      	str	r1, [r2, #0]
 800e136:	681d      	ldr	r5, [r3, #0]
 800e138:	6862      	ldr	r2, [r4, #4]
 800e13a:	2100      	movs	r1, #0
 800e13c:	4628      	mov	r0, r5
 800e13e:	f7f2 f84f 	bl	80001e0 <memchr>
 800e142:	b108      	cbz	r0, 800e148 <_printf_i+0x1bc>
 800e144:	1b40      	subs	r0, r0, r5
 800e146:	6060      	str	r0, [r4, #4]
 800e148:	6863      	ldr	r3, [r4, #4]
 800e14a:	6123      	str	r3, [r4, #16]
 800e14c:	2300      	movs	r3, #0
 800e14e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e152:	e7a7      	b.n	800e0a4 <_printf_i+0x118>
 800e154:	6923      	ldr	r3, [r4, #16]
 800e156:	462a      	mov	r2, r5
 800e158:	4639      	mov	r1, r7
 800e15a:	4630      	mov	r0, r6
 800e15c:	47c0      	blx	r8
 800e15e:	3001      	adds	r0, #1
 800e160:	d0aa      	beq.n	800e0b8 <_printf_i+0x12c>
 800e162:	6823      	ldr	r3, [r4, #0]
 800e164:	079b      	lsls	r3, r3, #30
 800e166:	d413      	bmi.n	800e190 <_printf_i+0x204>
 800e168:	68e0      	ldr	r0, [r4, #12]
 800e16a:	9b03      	ldr	r3, [sp, #12]
 800e16c:	4298      	cmp	r0, r3
 800e16e:	bfb8      	it	lt
 800e170:	4618      	movlt	r0, r3
 800e172:	e7a3      	b.n	800e0bc <_printf_i+0x130>
 800e174:	2301      	movs	r3, #1
 800e176:	464a      	mov	r2, r9
 800e178:	4639      	mov	r1, r7
 800e17a:	4630      	mov	r0, r6
 800e17c:	47c0      	blx	r8
 800e17e:	3001      	adds	r0, #1
 800e180:	d09a      	beq.n	800e0b8 <_printf_i+0x12c>
 800e182:	3501      	adds	r5, #1
 800e184:	68e3      	ldr	r3, [r4, #12]
 800e186:	9a03      	ldr	r2, [sp, #12]
 800e188:	1a9b      	subs	r3, r3, r2
 800e18a:	42ab      	cmp	r3, r5
 800e18c:	dcf2      	bgt.n	800e174 <_printf_i+0x1e8>
 800e18e:	e7eb      	b.n	800e168 <_printf_i+0x1dc>
 800e190:	2500      	movs	r5, #0
 800e192:	f104 0919 	add.w	r9, r4, #25
 800e196:	e7f5      	b.n	800e184 <_printf_i+0x1f8>
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d1ac      	bne.n	800e0f6 <_printf_i+0x16a>
 800e19c:	7803      	ldrb	r3, [r0, #0]
 800e19e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e1a2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e1a6:	e76c      	b.n	800e082 <_printf_i+0xf6>
 800e1a8:	08010f72 	.word	0x08010f72
 800e1ac:	08010f83 	.word	0x08010f83

0800e1b0 <siprintf>:
 800e1b0:	b40e      	push	{r1, r2, r3}
 800e1b2:	b500      	push	{lr}
 800e1b4:	b09c      	sub	sp, #112	; 0x70
 800e1b6:	ab1d      	add	r3, sp, #116	; 0x74
 800e1b8:	9002      	str	r0, [sp, #8]
 800e1ba:	9006      	str	r0, [sp, #24]
 800e1bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e1c0:	4809      	ldr	r0, [pc, #36]	; (800e1e8 <siprintf+0x38>)
 800e1c2:	9107      	str	r1, [sp, #28]
 800e1c4:	9104      	str	r1, [sp, #16]
 800e1c6:	4909      	ldr	r1, [pc, #36]	; (800e1ec <siprintf+0x3c>)
 800e1c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1cc:	9105      	str	r1, [sp, #20]
 800e1ce:	6800      	ldr	r0, [r0, #0]
 800e1d0:	9301      	str	r3, [sp, #4]
 800e1d2:	a902      	add	r1, sp, #8
 800e1d4:	f001 fa6c 	bl	800f6b0 <_svfiprintf_r>
 800e1d8:	9b02      	ldr	r3, [sp, #8]
 800e1da:	2200      	movs	r2, #0
 800e1dc:	701a      	strb	r2, [r3, #0]
 800e1de:	b01c      	add	sp, #112	; 0x70
 800e1e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e1e4:	b003      	add	sp, #12
 800e1e6:	4770      	bx	lr
 800e1e8:	20000040 	.word	0x20000040
 800e1ec:	ffff0208 	.word	0xffff0208

0800e1f0 <strcat>:
 800e1f0:	b510      	push	{r4, lr}
 800e1f2:	4603      	mov	r3, r0
 800e1f4:	781a      	ldrb	r2, [r3, #0]
 800e1f6:	1c5c      	adds	r4, r3, #1
 800e1f8:	b93a      	cbnz	r2, 800e20a <strcat+0x1a>
 800e1fa:	3b01      	subs	r3, #1
 800e1fc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e200:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e204:	2a00      	cmp	r2, #0
 800e206:	d1f9      	bne.n	800e1fc <strcat+0xc>
 800e208:	bd10      	pop	{r4, pc}
 800e20a:	4623      	mov	r3, r4
 800e20c:	e7f2      	b.n	800e1f4 <strcat+0x4>

0800e20e <quorem>:
 800e20e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e212:	6903      	ldr	r3, [r0, #16]
 800e214:	690c      	ldr	r4, [r1, #16]
 800e216:	42a3      	cmp	r3, r4
 800e218:	4680      	mov	r8, r0
 800e21a:	f2c0 8082 	blt.w	800e322 <quorem+0x114>
 800e21e:	3c01      	subs	r4, #1
 800e220:	f101 0714 	add.w	r7, r1, #20
 800e224:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800e228:	f100 0614 	add.w	r6, r0, #20
 800e22c:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800e230:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800e234:	eb06 030c 	add.w	r3, r6, ip
 800e238:	3501      	adds	r5, #1
 800e23a:	eb07 090c 	add.w	r9, r7, ip
 800e23e:	9301      	str	r3, [sp, #4]
 800e240:	fbb0 f5f5 	udiv	r5, r0, r5
 800e244:	b395      	cbz	r5, 800e2ac <quorem+0x9e>
 800e246:	f04f 0a00 	mov.w	sl, #0
 800e24a:	4638      	mov	r0, r7
 800e24c:	46b6      	mov	lr, r6
 800e24e:	46d3      	mov	fp, sl
 800e250:	f850 2b04 	ldr.w	r2, [r0], #4
 800e254:	b293      	uxth	r3, r2
 800e256:	fb05 a303 	mla	r3, r5, r3, sl
 800e25a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e25e:	b29b      	uxth	r3, r3
 800e260:	ebab 0303 	sub.w	r3, fp, r3
 800e264:	0c12      	lsrs	r2, r2, #16
 800e266:	f8de b000 	ldr.w	fp, [lr]
 800e26a:	fb05 a202 	mla	r2, r5, r2, sl
 800e26e:	fa13 f38b 	uxtah	r3, r3, fp
 800e272:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800e276:	fa1f fb82 	uxth.w	fp, r2
 800e27a:	f8de 2000 	ldr.w	r2, [lr]
 800e27e:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800e282:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e286:	b29b      	uxth	r3, r3
 800e288:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e28c:	4581      	cmp	r9, r0
 800e28e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800e292:	f84e 3b04 	str.w	r3, [lr], #4
 800e296:	d2db      	bcs.n	800e250 <quorem+0x42>
 800e298:	f856 300c 	ldr.w	r3, [r6, ip]
 800e29c:	b933      	cbnz	r3, 800e2ac <quorem+0x9e>
 800e29e:	9b01      	ldr	r3, [sp, #4]
 800e2a0:	3b04      	subs	r3, #4
 800e2a2:	429e      	cmp	r6, r3
 800e2a4:	461a      	mov	r2, r3
 800e2a6:	d330      	bcc.n	800e30a <quorem+0xfc>
 800e2a8:	f8c8 4010 	str.w	r4, [r8, #16]
 800e2ac:	4640      	mov	r0, r8
 800e2ae:	f001 f829 	bl	800f304 <__mcmp>
 800e2b2:	2800      	cmp	r0, #0
 800e2b4:	db25      	blt.n	800e302 <quorem+0xf4>
 800e2b6:	3501      	adds	r5, #1
 800e2b8:	4630      	mov	r0, r6
 800e2ba:	f04f 0c00 	mov.w	ip, #0
 800e2be:	f857 2b04 	ldr.w	r2, [r7], #4
 800e2c2:	f8d0 e000 	ldr.w	lr, [r0]
 800e2c6:	b293      	uxth	r3, r2
 800e2c8:	ebac 0303 	sub.w	r3, ip, r3
 800e2cc:	0c12      	lsrs	r2, r2, #16
 800e2ce:	fa13 f38e 	uxtah	r3, r3, lr
 800e2d2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e2d6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e2da:	b29b      	uxth	r3, r3
 800e2dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e2e0:	45b9      	cmp	r9, r7
 800e2e2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e2e6:	f840 3b04 	str.w	r3, [r0], #4
 800e2ea:	d2e8      	bcs.n	800e2be <quorem+0xb0>
 800e2ec:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800e2f0:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800e2f4:	b92a      	cbnz	r2, 800e302 <quorem+0xf4>
 800e2f6:	3b04      	subs	r3, #4
 800e2f8:	429e      	cmp	r6, r3
 800e2fa:	461a      	mov	r2, r3
 800e2fc:	d30b      	bcc.n	800e316 <quorem+0x108>
 800e2fe:	f8c8 4010 	str.w	r4, [r8, #16]
 800e302:	4628      	mov	r0, r5
 800e304:	b003      	add	sp, #12
 800e306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e30a:	6812      	ldr	r2, [r2, #0]
 800e30c:	3b04      	subs	r3, #4
 800e30e:	2a00      	cmp	r2, #0
 800e310:	d1ca      	bne.n	800e2a8 <quorem+0x9a>
 800e312:	3c01      	subs	r4, #1
 800e314:	e7c5      	b.n	800e2a2 <quorem+0x94>
 800e316:	6812      	ldr	r2, [r2, #0]
 800e318:	3b04      	subs	r3, #4
 800e31a:	2a00      	cmp	r2, #0
 800e31c:	d1ef      	bne.n	800e2fe <quorem+0xf0>
 800e31e:	3c01      	subs	r4, #1
 800e320:	e7ea      	b.n	800e2f8 <quorem+0xea>
 800e322:	2000      	movs	r0, #0
 800e324:	e7ee      	b.n	800e304 <quorem+0xf6>
	...

0800e328 <_dtoa_r>:
 800e328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e32c:	ec57 6b10 	vmov	r6, r7, d0
 800e330:	b097      	sub	sp, #92	; 0x5c
 800e332:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e334:	9106      	str	r1, [sp, #24]
 800e336:	4604      	mov	r4, r0
 800e338:	920b      	str	r2, [sp, #44]	; 0x2c
 800e33a:	9312      	str	r3, [sp, #72]	; 0x48
 800e33c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e340:	e9cd 6700 	strd	r6, r7, [sp]
 800e344:	b93d      	cbnz	r5, 800e356 <_dtoa_r+0x2e>
 800e346:	2010      	movs	r0, #16
 800e348:	f000 fdb4 	bl	800eeb4 <malloc>
 800e34c:	6260      	str	r0, [r4, #36]	; 0x24
 800e34e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e352:	6005      	str	r5, [r0, #0]
 800e354:	60c5      	str	r5, [r0, #12]
 800e356:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e358:	6819      	ldr	r1, [r3, #0]
 800e35a:	b151      	cbz	r1, 800e372 <_dtoa_r+0x4a>
 800e35c:	685a      	ldr	r2, [r3, #4]
 800e35e:	604a      	str	r2, [r1, #4]
 800e360:	2301      	movs	r3, #1
 800e362:	4093      	lsls	r3, r2
 800e364:	608b      	str	r3, [r1, #8]
 800e366:	4620      	mov	r0, r4
 800e368:	f000 fdeb 	bl	800ef42 <_Bfree>
 800e36c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e36e:	2200      	movs	r2, #0
 800e370:	601a      	str	r2, [r3, #0]
 800e372:	1e3b      	subs	r3, r7, #0
 800e374:	bfbb      	ittet	lt
 800e376:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e37a:	9301      	strlt	r3, [sp, #4]
 800e37c:	2300      	movge	r3, #0
 800e37e:	2201      	movlt	r2, #1
 800e380:	bfac      	ite	ge
 800e382:	f8c8 3000 	strge.w	r3, [r8]
 800e386:	f8c8 2000 	strlt.w	r2, [r8]
 800e38a:	4baf      	ldr	r3, [pc, #700]	; (800e648 <_dtoa_r+0x320>)
 800e38c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e390:	ea33 0308 	bics.w	r3, r3, r8
 800e394:	d114      	bne.n	800e3c0 <_dtoa_r+0x98>
 800e396:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e398:	f242 730f 	movw	r3, #9999	; 0x270f
 800e39c:	6013      	str	r3, [r2, #0]
 800e39e:	9b00      	ldr	r3, [sp, #0]
 800e3a0:	b923      	cbnz	r3, 800e3ac <_dtoa_r+0x84>
 800e3a2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800e3a6:	2800      	cmp	r0, #0
 800e3a8:	f000 8542 	beq.w	800ee30 <_dtoa_r+0xb08>
 800e3ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e3ae:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800e65c <_dtoa_r+0x334>
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	f000 8544 	beq.w	800ee40 <_dtoa_r+0xb18>
 800e3b8:	f10b 0303 	add.w	r3, fp, #3
 800e3bc:	f000 bd3e 	b.w	800ee3c <_dtoa_r+0xb14>
 800e3c0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e3c4:	2200      	movs	r2, #0
 800e3c6:	2300      	movs	r3, #0
 800e3c8:	4630      	mov	r0, r6
 800e3ca:	4639      	mov	r1, r7
 800e3cc:	f7f2 fb7c 	bl	8000ac8 <__aeabi_dcmpeq>
 800e3d0:	4681      	mov	r9, r0
 800e3d2:	b168      	cbz	r0, 800e3f0 <_dtoa_r+0xc8>
 800e3d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e3d6:	2301      	movs	r3, #1
 800e3d8:	6013      	str	r3, [r2, #0]
 800e3da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	f000 8524 	beq.w	800ee2a <_dtoa_r+0xb02>
 800e3e2:	4b9a      	ldr	r3, [pc, #616]	; (800e64c <_dtoa_r+0x324>)
 800e3e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e3e6:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800e3ea:	6013      	str	r3, [r2, #0]
 800e3ec:	f000 bd28 	b.w	800ee40 <_dtoa_r+0xb18>
 800e3f0:	aa14      	add	r2, sp, #80	; 0x50
 800e3f2:	a915      	add	r1, sp, #84	; 0x54
 800e3f4:	ec47 6b10 	vmov	d0, r6, r7
 800e3f8:	4620      	mov	r0, r4
 800e3fa:	f000 fffa 	bl	800f3f2 <__d2b>
 800e3fe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800e402:	9004      	str	r0, [sp, #16]
 800e404:	2d00      	cmp	r5, #0
 800e406:	d07c      	beq.n	800e502 <_dtoa_r+0x1da>
 800e408:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e40c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800e410:	46b2      	mov	sl, r6
 800e412:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800e416:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e41a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800e41e:	2200      	movs	r2, #0
 800e420:	4b8b      	ldr	r3, [pc, #556]	; (800e650 <_dtoa_r+0x328>)
 800e422:	4650      	mov	r0, sl
 800e424:	4659      	mov	r1, fp
 800e426:	f7f1 ff2f 	bl	8000288 <__aeabi_dsub>
 800e42a:	a381      	add	r3, pc, #516	; (adr r3, 800e630 <_dtoa_r+0x308>)
 800e42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e430:	f7f2 f8e2 	bl	80005f8 <__aeabi_dmul>
 800e434:	a380      	add	r3, pc, #512	; (adr r3, 800e638 <_dtoa_r+0x310>)
 800e436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e43a:	f7f1 ff27 	bl	800028c <__adddf3>
 800e43e:	4606      	mov	r6, r0
 800e440:	4628      	mov	r0, r5
 800e442:	460f      	mov	r7, r1
 800e444:	f7f2 f86e 	bl	8000524 <__aeabi_i2d>
 800e448:	a37d      	add	r3, pc, #500	; (adr r3, 800e640 <_dtoa_r+0x318>)
 800e44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e44e:	f7f2 f8d3 	bl	80005f8 <__aeabi_dmul>
 800e452:	4602      	mov	r2, r0
 800e454:	460b      	mov	r3, r1
 800e456:	4630      	mov	r0, r6
 800e458:	4639      	mov	r1, r7
 800e45a:	f7f1 ff17 	bl	800028c <__adddf3>
 800e45e:	4606      	mov	r6, r0
 800e460:	460f      	mov	r7, r1
 800e462:	f7f2 fb79 	bl	8000b58 <__aeabi_d2iz>
 800e466:	2200      	movs	r2, #0
 800e468:	4682      	mov	sl, r0
 800e46a:	2300      	movs	r3, #0
 800e46c:	4630      	mov	r0, r6
 800e46e:	4639      	mov	r1, r7
 800e470:	f7f2 fb34 	bl	8000adc <__aeabi_dcmplt>
 800e474:	b148      	cbz	r0, 800e48a <_dtoa_r+0x162>
 800e476:	4650      	mov	r0, sl
 800e478:	f7f2 f854 	bl	8000524 <__aeabi_i2d>
 800e47c:	4632      	mov	r2, r6
 800e47e:	463b      	mov	r3, r7
 800e480:	f7f2 fb22 	bl	8000ac8 <__aeabi_dcmpeq>
 800e484:	b908      	cbnz	r0, 800e48a <_dtoa_r+0x162>
 800e486:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800e48a:	f1ba 0f16 	cmp.w	sl, #22
 800e48e:	d859      	bhi.n	800e544 <_dtoa_r+0x21c>
 800e490:	4970      	ldr	r1, [pc, #448]	; (800e654 <_dtoa_r+0x32c>)
 800e492:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800e496:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e49a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e49e:	f7f2 fb3b 	bl	8000b18 <__aeabi_dcmpgt>
 800e4a2:	2800      	cmp	r0, #0
 800e4a4:	d050      	beq.n	800e548 <_dtoa_r+0x220>
 800e4a6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800e4aa:	2300      	movs	r3, #0
 800e4ac:	930f      	str	r3, [sp, #60]	; 0x3c
 800e4ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e4b0:	1b5d      	subs	r5, r3, r5
 800e4b2:	f1b5 0801 	subs.w	r8, r5, #1
 800e4b6:	bf49      	itett	mi
 800e4b8:	f1c5 0301 	rsbmi	r3, r5, #1
 800e4bc:	2300      	movpl	r3, #0
 800e4be:	9305      	strmi	r3, [sp, #20]
 800e4c0:	f04f 0800 	movmi.w	r8, #0
 800e4c4:	bf58      	it	pl
 800e4c6:	9305      	strpl	r3, [sp, #20]
 800e4c8:	f1ba 0f00 	cmp.w	sl, #0
 800e4cc:	db3e      	blt.n	800e54c <_dtoa_r+0x224>
 800e4ce:	2300      	movs	r3, #0
 800e4d0:	44d0      	add	r8, sl
 800e4d2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800e4d6:	9307      	str	r3, [sp, #28]
 800e4d8:	9b06      	ldr	r3, [sp, #24]
 800e4da:	2b09      	cmp	r3, #9
 800e4dc:	f200 8090 	bhi.w	800e600 <_dtoa_r+0x2d8>
 800e4e0:	2b05      	cmp	r3, #5
 800e4e2:	bfc4      	itt	gt
 800e4e4:	3b04      	subgt	r3, #4
 800e4e6:	9306      	strgt	r3, [sp, #24]
 800e4e8:	9b06      	ldr	r3, [sp, #24]
 800e4ea:	f1a3 0302 	sub.w	r3, r3, #2
 800e4ee:	bfcc      	ite	gt
 800e4f0:	2500      	movgt	r5, #0
 800e4f2:	2501      	movle	r5, #1
 800e4f4:	2b03      	cmp	r3, #3
 800e4f6:	f200 808f 	bhi.w	800e618 <_dtoa_r+0x2f0>
 800e4fa:	e8df f003 	tbb	[pc, r3]
 800e4fe:	7f7d      	.short	0x7f7d
 800e500:	7131      	.short	0x7131
 800e502:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800e506:	441d      	add	r5, r3
 800e508:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800e50c:	2820      	cmp	r0, #32
 800e50e:	dd13      	ble.n	800e538 <_dtoa_r+0x210>
 800e510:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800e514:	9b00      	ldr	r3, [sp, #0]
 800e516:	fa08 f800 	lsl.w	r8, r8, r0
 800e51a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800e51e:	fa23 f000 	lsr.w	r0, r3, r0
 800e522:	ea48 0000 	orr.w	r0, r8, r0
 800e526:	f7f1 ffed 	bl	8000504 <__aeabi_ui2d>
 800e52a:	2301      	movs	r3, #1
 800e52c:	4682      	mov	sl, r0
 800e52e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800e532:	3d01      	subs	r5, #1
 800e534:	9313      	str	r3, [sp, #76]	; 0x4c
 800e536:	e772      	b.n	800e41e <_dtoa_r+0xf6>
 800e538:	9b00      	ldr	r3, [sp, #0]
 800e53a:	f1c0 0020 	rsb	r0, r0, #32
 800e53e:	fa03 f000 	lsl.w	r0, r3, r0
 800e542:	e7f0      	b.n	800e526 <_dtoa_r+0x1fe>
 800e544:	2301      	movs	r3, #1
 800e546:	e7b1      	b.n	800e4ac <_dtoa_r+0x184>
 800e548:	900f      	str	r0, [sp, #60]	; 0x3c
 800e54a:	e7b0      	b.n	800e4ae <_dtoa_r+0x186>
 800e54c:	9b05      	ldr	r3, [sp, #20]
 800e54e:	eba3 030a 	sub.w	r3, r3, sl
 800e552:	9305      	str	r3, [sp, #20]
 800e554:	f1ca 0300 	rsb	r3, sl, #0
 800e558:	9307      	str	r3, [sp, #28]
 800e55a:	2300      	movs	r3, #0
 800e55c:	930e      	str	r3, [sp, #56]	; 0x38
 800e55e:	e7bb      	b.n	800e4d8 <_dtoa_r+0x1b0>
 800e560:	2301      	movs	r3, #1
 800e562:	930a      	str	r3, [sp, #40]	; 0x28
 800e564:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e566:	2b00      	cmp	r3, #0
 800e568:	dd59      	ble.n	800e61e <_dtoa_r+0x2f6>
 800e56a:	9302      	str	r3, [sp, #8]
 800e56c:	4699      	mov	r9, r3
 800e56e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e570:	2200      	movs	r2, #0
 800e572:	6072      	str	r2, [r6, #4]
 800e574:	2204      	movs	r2, #4
 800e576:	f102 0014 	add.w	r0, r2, #20
 800e57a:	4298      	cmp	r0, r3
 800e57c:	6871      	ldr	r1, [r6, #4]
 800e57e:	d953      	bls.n	800e628 <_dtoa_r+0x300>
 800e580:	4620      	mov	r0, r4
 800e582:	f000 fcaa 	bl	800eeda <_Balloc>
 800e586:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e588:	6030      	str	r0, [r6, #0]
 800e58a:	f1b9 0f0e 	cmp.w	r9, #14
 800e58e:	f8d3 b000 	ldr.w	fp, [r3]
 800e592:	f200 80e6 	bhi.w	800e762 <_dtoa_r+0x43a>
 800e596:	2d00      	cmp	r5, #0
 800e598:	f000 80e3 	beq.w	800e762 <_dtoa_r+0x43a>
 800e59c:	ed9d 7b00 	vldr	d7, [sp]
 800e5a0:	f1ba 0f00 	cmp.w	sl, #0
 800e5a4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800e5a8:	dd74      	ble.n	800e694 <_dtoa_r+0x36c>
 800e5aa:	4a2a      	ldr	r2, [pc, #168]	; (800e654 <_dtoa_r+0x32c>)
 800e5ac:	f00a 030f 	and.w	r3, sl, #15
 800e5b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e5b4:	ed93 7b00 	vldr	d7, [r3]
 800e5b8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800e5bc:	06f0      	lsls	r0, r6, #27
 800e5be:	ed8d 7b08 	vstr	d7, [sp, #32]
 800e5c2:	d565      	bpl.n	800e690 <_dtoa_r+0x368>
 800e5c4:	4b24      	ldr	r3, [pc, #144]	; (800e658 <_dtoa_r+0x330>)
 800e5c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e5ca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e5ce:	f7f2 f93d 	bl	800084c <__aeabi_ddiv>
 800e5d2:	e9cd 0100 	strd	r0, r1, [sp]
 800e5d6:	f006 060f 	and.w	r6, r6, #15
 800e5da:	2503      	movs	r5, #3
 800e5dc:	4f1e      	ldr	r7, [pc, #120]	; (800e658 <_dtoa_r+0x330>)
 800e5de:	e04c      	b.n	800e67a <_dtoa_r+0x352>
 800e5e0:	2301      	movs	r3, #1
 800e5e2:	930a      	str	r3, [sp, #40]	; 0x28
 800e5e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e5e6:	4453      	add	r3, sl
 800e5e8:	f103 0901 	add.w	r9, r3, #1
 800e5ec:	9302      	str	r3, [sp, #8]
 800e5ee:	464b      	mov	r3, r9
 800e5f0:	2b01      	cmp	r3, #1
 800e5f2:	bfb8      	it	lt
 800e5f4:	2301      	movlt	r3, #1
 800e5f6:	e7ba      	b.n	800e56e <_dtoa_r+0x246>
 800e5f8:	2300      	movs	r3, #0
 800e5fa:	e7b2      	b.n	800e562 <_dtoa_r+0x23a>
 800e5fc:	2300      	movs	r3, #0
 800e5fe:	e7f0      	b.n	800e5e2 <_dtoa_r+0x2ba>
 800e600:	2501      	movs	r5, #1
 800e602:	2300      	movs	r3, #0
 800e604:	9306      	str	r3, [sp, #24]
 800e606:	950a      	str	r5, [sp, #40]	; 0x28
 800e608:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e60c:	9302      	str	r3, [sp, #8]
 800e60e:	4699      	mov	r9, r3
 800e610:	2200      	movs	r2, #0
 800e612:	2312      	movs	r3, #18
 800e614:	920b      	str	r2, [sp, #44]	; 0x2c
 800e616:	e7aa      	b.n	800e56e <_dtoa_r+0x246>
 800e618:	2301      	movs	r3, #1
 800e61a:	930a      	str	r3, [sp, #40]	; 0x28
 800e61c:	e7f4      	b.n	800e608 <_dtoa_r+0x2e0>
 800e61e:	2301      	movs	r3, #1
 800e620:	9302      	str	r3, [sp, #8]
 800e622:	4699      	mov	r9, r3
 800e624:	461a      	mov	r2, r3
 800e626:	e7f5      	b.n	800e614 <_dtoa_r+0x2ec>
 800e628:	3101      	adds	r1, #1
 800e62a:	6071      	str	r1, [r6, #4]
 800e62c:	0052      	lsls	r2, r2, #1
 800e62e:	e7a2      	b.n	800e576 <_dtoa_r+0x24e>
 800e630:	636f4361 	.word	0x636f4361
 800e634:	3fd287a7 	.word	0x3fd287a7
 800e638:	8b60c8b3 	.word	0x8b60c8b3
 800e63c:	3fc68a28 	.word	0x3fc68a28
 800e640:	509f79fb 	.word	0x509f79fb
 800e644:	3fd34413 	.word	0x3fd34413
 800e648:	7ff00000 	.word	0x7ff00000
 800e64c:	08010f71 	.word	0x08010f71
 800e650:	3ff80000 	.word	0x3ff80000
 800e654:	08010fd0 	.word	0x08010fd0
 800e658:	08010fa8 	.word	0x08010fa8
 800e65c:	08010f9d 	.word	0x08010f9d
 800e660:	07f1      	lsls	r1, r6, #31
 800e662:	d508      	bpl.n	800e676 <_dtoa_r+0x34e>
 800e664:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e668:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e66c:	f7f1 ffc4 	bl	80005f8 <__aeabi_dmul>
 800e670:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e674:	3501      	adds	r5, #1
 800e676:	1076      	asrs	r6, r6, #1
 800e678:	3708      	adds	r7, #8
 800e67a:	2e00      	cmp	r6, #0
 800e67c:	d1f0      	bne.n	800e660 <_dtoa_r+0x338>
 800e67e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e682:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e686:	f7f2 f8e1 	bl	800084c <__aeabi_ddiv>
 800e68a:	e9cd 0100 	strd	r0, r1, [sp]
 800e68e:	e01a      	b.n	800e6c6 <_dtoa_r+0x39e>
 800e690:	2502      	movs	r5, #2
 800e692:	e7a3      	b.n	800e5dc <_dtoa_r+0x2b4>
 800e694:	f000 80a0 	beq.w	800e7d8 <_dtoa_r+0x4b0>
 800e698:	f1ca 0600 	rsb	r6, sl, #0
 800e69c:	4b9f      	ldr	r3, [pc, #636]	; (800e91c <_dtoa_r+0x5f4>)
 800e69e:	4fa0      	ldr	r7, [pc, #640]	; (800e920 <_dtoa_r+0x5f8>)
 800e6a0:	f006 020f 	and.w	r2, r6, #15
 800e6a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e6a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e6b0:	f7f1 ffa2 	bl	80005f8 <__aeabi_dmul>
 800e6b4:	e9cd 0100 	strd	r0, r1, [sp]
 800e6b8:	1136      	asrs	r6, r6, #4
 800e6ba:	2300      	movs	r3, #0
 800e6bc:	2502      	movs	r5, #2
 800e6be:	2e00      	cmp	r6, #0
 800e6c0:	d17f      	bne.n	800e7c2 <_dtoa_r+0x49a>
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d1e1      	bne.n	800e68a <_dtoa_r+0x362>
 800e6c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	f000 8087 	beq.w	800e7dc <_dtoa_r+0x4b4>
 800e6ce:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e6d2:	2200      	movs	r2, #0
 800e6d4:	4b93      	ldr	r3, [pc, #588]	; (800e924 <_dtoa_r+0x5fc>)
 800e6d6:	4630      	mov	r0, r6
 800e6d8:	4639      	mov	r1, r7
 800e6da:	f7f2 f9ff 	bl	8000adc <__aeabi_dcmplt>
 800e6de:	2800      	cmp	r0, #0
 800e6e0:	d07c      	beq.n	800e7dc <_dtoa_r+0x4b4>
 800e6e2:	f1b9 0f00 	cmp.w	r9, #0
 800e6e6:	d079      	beq.n	800e7dc <_dtoa_r+0x4b4>
 800e6e8:	9b02      	ldr	r3, [sp, #8]
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	dd35      	ble.n	800e75a <_dtoa_r+0x432>
 800e6ee:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800e6f2:	9308      	str	r3, [sp, #32]
 800e6f4:	4639      	mov	r1, r7
 800e6f6:	2200      	movs	r2, #0
 800e6f8:	4b8b      	ldr	r3, [pc, #556]	; (800e928 <_dtoa_r+0x600>)
 800e6fa:	4630      	mov	r0, r6
 800e6fc:	f7f1 ff7c 	bl	80005f8 <__aeabi_dmul>
 800e700:	e9cd 0100 	strd	r0, r1, [sp]
 800e704:	9f02      	ldr	r7, [sp, #8]
 800e706:	3501      	adds	r5, #1
 800e708:	4628      	mov	r0, r5
 800e70a:	f7f1 ff0b 	bl	8000524 <__aeabi_i2d>
 800e70e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e712:	f7f1 ff71 	bl	80005f8 <__aeabi_dmul>
 800e716:	2200      	movs	r2, #0
 800e718:	4b84      	ldr	r3, [pc, #528]	; (800e92c <_dtoa_r+0x604>)
 800e71a:	f7f1 fdb7 	bl	800028c <__adddf3>
 800e71e:	4605      	mov	r5, r0
 800e720:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800e724:	2f00      	cmp	r7, #0
 800e726:	d15d      	bne.n	800e7e4 <_dtoa_r+0x4bc>
 800e728:	2200      	movs	r2, #0
 800e72a:	4b81      	ldr	r3, [pc, #516]	; (800e930 <_dtoa_r+0x608>)
 800e72c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e730:	f7f1 fdaa 	bl	8000288 <__aeabi_dsub>
 800e734:	462a      	mov	r2, r5
 800e736:	4633      	mov	r3, r6
 800e738:	e9cd 0100 	strd	r0, r1, [sp]
 800e73c:	f7f2 f9ec 	bl	8000b18 <__aeabi_dcmpgt>
 800e740:	2800      	cmp	r0, #0
 800e742:	f040 8288 	bne.w	800ec56 <_dtoa_r+0x92e>
 800e746:	462a      	mov	r2, r5
 800e748:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800e74c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e750:	f7f2 f9c4 	bl	8000adc <__aeabi_dcmplt>
 800e754:	2800      	cmp	r0, #0
 800e756:	f040 827c 	bne.w	800ec52 <_dtoa_r+0x92a>
 800e75a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e75e:	e9cd 2300 	strd	r2, r3, [sp]
 800e762:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e764:	2b00      	cmp	r3, #0
 800e766:	f2c0 8150 	blt.w	800ea0a <_dtoa_r+0x6e2>
 800e76a:	f1ba 0f0e 	cmp.w	sl, #14
 800e76e:	f300 814c 	bgt.w	800ea0a <_dtoa_r+0x6e2>
 800e772:	4b6a      	ldr	r3, [pc, #424]	; (800e91c <_dtoa_r+0x5f4>)
 800e774:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e778:	ed93 7b00 	vldr	d7, [r3]
 800e77c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e77e:	2b00      	cmp	r3, #0
 800e780:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e784:	f280 80d8 	bge.w	800e938 <_dtoa_r+0x610>
 800e788:	f1b9 0f00 	cmp.w	r9, #0
 800e78c:	f300 80d4 	bgt.w	800e938 <_dtoa_r+0x610>
 800e790:	f040 825e 	bne.w	800ec50 <_dtoa_r+0x928>
 800e794:	2200      	movs	r2, #0
 800e796:	4b66      	ldr	r3, [pc, #408]	; (800e930 <_dtoa_r+0x608>)
 800e798:	ec51 0b17 	vmov	r0, r1, d7
 800e79c:	f7f1 ff2c 	bl	80005f8 <__aeabi_dmul>
 800e7a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e7a4:	f7f2 f9ae 	bl	8000b04 <__aeabi_dcmpge>
 800e7a8:	464f      	mov	r7, r9
 800e7aa:	464e      	mov	r6, r9
 800e7ac:	2800      	cmp	r0, #0
 800e7ae:	f040 8234 	bne.w	800ec1a <_dtoa_r+0x8f2>
 800e7b2:	2331      	movs	r3, #49	; 0x31
 800e7b4:	f10b 0501 	add.w	r5, fp, #1
 800e7b8:	f88b 3000 	strb.w	r3, [fp]
 800e7bc:	f10a 0a01 	add.w	sl, sl, #1
 800e7c0:	e22f      	b.n	800ec22 <_dtoa_r+0x8fa>
 800e7c2:	07f2      	lsls	r2, r6, #31
 800e7c4:	d505      	bpl.n	800e7d2 <_dtoa_r+0x4aa>
 800e7c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e7ca:	f7f1 ff15 	bl	80005f8 <__aeabi_dmul>
 800e7ce:	3501      	adds	r5, #1
 800e7d0:	2301      	movs	r3, #1
 800e7d2:	1076      	asrs	r6, r6, #1
 800e7d4:	3708      	adds	r7, #8
 800e7d6:	e772      	b.n	800e6be <_dtoa_r+0x396>
 800e7d8:	2502      	movs	r5, #2
 800e7da:	e774      	b.n	800e6c6 <_dtoa_r+0x39e>
 800e7dc:	f8cd a020 	str.w	sl, [sp, #32]
 800e7e0:	464f      	mov	r7, r9
 800e7e2:	e791      	b.n	800e708 <_dtoa_r+0x3e0>
 800e7e4:	4b4d      	ldr	r3, [pc, #308]	; (800e91c <_dtoa_r+0x5f4>)
 800e7e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e7ea:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800e7ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d047      	beq.n	800e884 <_dtoa_r+0x55c>
 800e7f4:	4602      	mov	r2, r0
 800e7f6:	460b      	mov	r3, r1
 800e7f8:	2000      	movs	r0, #0
 800e7fa:	494e      	ldr	r1, [pc, #312]	; (800e934 <_dtoa_r+0x60c>)
 800e7fc:	f7f2 f826 	bl	800084c <__aeabi_ddiv>
 800e800:	462a      	mov	r2, r5
 800e802:	4633      	mov	r3, r6
 800e804:	f7f1 fd40 	bl	8000288 <__aeabi_dsub>
 800e808:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e80c:	465d      	mov	r5, fp
 800e80e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e812:	f7f2 f9a1 	bl	8000b58 <__aeabi_d2iz>
 800e816:	4606      	mov	r6, r0
 800e818:	f7f1 fe84 	bl	8000524 <__aeabi_i2d>
 800e81c:	4602      	mov	r2, r0
 800e81e:	460b      	mov	r3, r1
 800e820:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e824:	f7f1 fd30 	bl	8000288 <__aeabi_dsub>
 800e828:	3630      	adds	r6, #48	; 0x30
 800e82a:	f805 6b01 	strb.w	r6, [r5], #1
 800e82e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e832:	e9cd 0100 	strd	r0, r1, [sp]
 800e836:	f7f2 f951 	bl	8000adc <__aeabi_dcmplt>
 800e83a:	2800      	cmp	r0, #0
 800e83c:	d163      	bne.n	800e906 <_dtoa_r+0x5de>
 800e83e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e842:	2000      	movs	r0, #0
 800e844:	4937      	ldr	r1, [pc, #220]	; (800e924 <_dtoa_r+0x5fc>)
 800e846:	f7f1 fd1f 	bl	8000288 <__aeabi_dsub>
 800e84a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e84e:	f7f2 f945 	bl	8000adc <__aeabi_dcmplt>
 800e852:	2800      	cmp	r0, #0
 800e854:	f040 80b7 	bne.w	800e9c6 <_dtoa_r+0x69e>
 800e858:	eba5 030b 	sub.w	r3, r5, fp
 800e85c:	429f      	cmp	r7, r3
 800e85e:	f77f af7c 	ble.w	800e75a <_dtoa_r+0x432>
 800e862:	2200      	movs	r2, #0
 800e864:	4b30      	ldr	r3, [pc, #192]	; (800e928 <_dtoa_r+0x600>)
 800e866:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e86a:	f7f1 fec5 	bl	80005f8 <__aeabi_dmul>
 800e86e:	2200      	movs	r2, #0
 800e870:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e874:	4b2c      	ldr	r3, [pc, #176]	; (800e928 <_dtoa_r+0x600>)
 800e876:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e87a:	f7f1 febd 	bl	80005f8 <__aeabi_dmul>
 800e87e:	e9cd 0100 	strd	r0, r1, [sp]
 800e882:	e7c4      	b.n	800e80e <_dtoa_r+0x4e6>
 800e884:	462a      	mov	r2, r5
 800e886:	4633      	mov	r3, r6
 800e888:	f7f1 feb6 	bl	80005f8 <__aeabi_dmul>
 800e88c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e890:	eb0b 0507 	add.w	r5, fp, r7
 800e894:	465e      	mov	r6, fp
 800e896:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e89a:	f7f2 f95d 	bl	8000b58 <__aeabi_d2iz>
 800e89e:	4607      	mov	r7, r0
 800e8a0:	f7f1 fe40 	bl	8000524 <__aeabi_i2d>
 800e8a4:	3730      	adds	r7, #48	; 0x30
 800e8a6:	4602      	mov	r2, r0
 800e8a8:	460b      	mov	r3, r1
 800e8aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e8ae:	f7f1 fceb 	bl	8000288 <__aeabi_dsub>
 800e8b2:	f806 7b01 	strb.w	r7, [r6], #1
 800e8b6:	42ae      	cmp	r6, r5
 800e8b8:	e9cd 0100 	strd	r0, r1, [sp]
 800e8bc:	f04f 0200 	mov.w	r2, #0
 800e8c0:	d126      	bne.n	800e910 <_dtoa_r+0x5e8>
 800e8c2:	4b1c      	ldr	r3, [pc, #112]	; (800e934 <_dtoa_r+0x60c>)
 800e8c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e8c8:	f7f1 fce0 	bl	800028c <__adddf3>
 800e8cc:	4602      	mov	r2, r0
 800e8ce:	460b      	mov	r3, r1
 800e8d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e8d4:	f7f2 f920 	bl	8000b18 <__aeabi_dcmpgt>
 800e8d8:	2800      	cmp	r0, #0
 800e8da:	d174      	bne.n	800e9c6 <_dtoa_r+0x69e>
 800e8dc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e8e0:	2000      	movs	r0, #0
 800e8e2:	4914      	ldr	r1, [pc, #80]	; (800e934 <_dtoa_r+0x60c>)
 800e8e4:	f7f1 fcd0 	bl	8000288 <__aeabi_dsub>
 800e8e8:	4602      	mov	r2, r0
 800e8ea:	460b      	mov	r3, r1
 800e8ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e8f0:	f7f2 f8f4 	bl	8000adc <__aeabi_dcmplt>
 800e8f4:	2800      	cmp	r0, #0
 800e8f6:	f43f af30 	beq.w	800e75a <_dtoa_r+0x432>
 800e8fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e8fe:	2b30      	cmp	r3, #48	; 0x30
 800e900:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800e904:	d002      	beq.n	800e90c <_dtoa_r+0x5e4>
 800e906:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e90a:	e04a      	b.n	800e9a2 <_dtoa_r+0x67a>
 800e90c:	4615      	mov	r5, r2
 800e90e:	e7f4      	b.n	800e8fa <_dtoa_r+0x5d2>
 800e910:	4b05      	ldr	r3, [pc, #20]	; (800e928 <_dtoa_r+0x600>)
 800e912:	f7f1 fe71 	bl	80005f8 <__aeabi_dmul>
 800e916:	e9cd 0100 	strd	r0, r1, [sp]
 800e91a:	e7bc      	b.n	800e896 <_dtoa_r+0x56e>
 800e91c:	08010fd0 	.word	0x08010fd0
 800e920:	08010fa8 	.word	0x08010fa8
 800e924:	3ff00000 	.word	0x3ff00000
 800e928:	40240000 	.word	0x40240000
 800e92c:	401c0000 	.word	0x401c0000
 800e930:	40140000 	.word	0x40140000
 800e934:	3fe00000 	.word	0x3fe00000
 800e938:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e93c:	465d      	mov	r5, fp
 800e93e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e942:	4630      	mov	r0, r6
 800e944:	4639      	mov	r1, r7
 800e946:	f7f1 ff81 	bl	800084c <__aeabi_ddiv>
 800e94a:	f7f2 f905 	bl	8000b58 <__aeabi_d2iz>
 800e94e:	4680      	mov	r8, r0
 800e950:	f7f1 fde8 	bl	8000524 <__aeabi_i2d>
 800e954:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e958:	f7f1 fe4e 	bl	80005f8 <__aeabi_dmul>
 800e95c:	4602      	mov	r2, r0
 800e95e:	460b      	mov	r3, r1
 800e960:	4630      	mov	r0, r6
 800e962:	4639      	mov	r1, r7
 800e964:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800e968:	f7f1 fc8e 	bl	8000288 <__aeabi_dsub>
 800e96c:	f805 6b01 	strb.w	r6, [r5], #1
 800e970:	eba5 060b 	sub.w	r6, r5, fp
 800e974:	45b1      	cmp	r9, r6
 800e976:	4602      	mov	r2, r0
 800e978:	460b      	mov	r3, r1
 800e97a:	d139      	bne.n	800e9f0 <_dtoa_r+0x6c8>
 800e97c:	f7f1 fc86 	bl	800028c <__adddf3>
 800e980:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e984:	4606      	mov	r6, r0
 800e986:	460f      	mov	r7, r1
 800e988:	f7f2 f8c6 	bl	8000b18 <__aeabi_dcmpgt>
 800e98c:	b9c8      	cbnz	r0, 800e9c2 <_dtoa_r+0x69a>
 800e98e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e992:	4630      	mov	r0, r6
 800e994:	4639      	mov	r1, r7
 800e996:	f7f2 f897 	bl	8000ac8 <__aeabi_dcmpeq>
 800e99a:	b110      	cbz	r0, 800e9a2 <_dtoa_r+0x67a>
 800e99c:	f018 0f01 	tst.w	r8, #1
 800e9a0:	d10f      	bne.n	800e9c2 <_dtoa_r+0x69a>
 800e9a2:	9904      	ldr	r1, [sp, #16]
 800e9a4:	4620      	mov	r0, r4
 800e9a6:	f000 facc 	bl	800ef42 <_Bfree>
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e9ae:	702b      	strb	r3, [r5, #0]
 800e9b0:	f10a 0301 	add.w	r3, sl, #1
 800e9b4:	6013      	str	r3, [r2, #0]
 800e9b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	f000 8241 	beq.w	800ee40 <_dtoa_r+0xb18>
 800e9be:	601d      	str	r5, [r3, #0]
 800e9c0:	e23e      	b.n	800ee40 <_dtoa_r+0xb18>
 800e9c2:	f8cd a020 	str.w	sl, [sp, #32]
 800e9c6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e9ca:	2a39      	cmp	r2, #57	; 0x39
 800e9cc:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800e9d0:	d108      	bne.n	800e9e4 <_dtoa_r+0x6bc>
 800e9d2:	459b      	cmp	fp, r3
 800e9d4:	d10a      	bne.n	800e9ec <_dtoa_r+0x6c4>
 800e9d6:	9b08      	ldr	r3, [sp, #32]
 800e9d8:	3301      	adds	r3, #1
 800e9da:	9308      	str	r3, [sp, #32]
 800e9dc:	2330      	movs	r3, #48	; 0x30
 800e9de:	f88b 3000 	strb.w	r3, [fp]
 800e9e2:	465b      	mov	r3, fp
 800e9e4:	781a      	ldrb	r2, [r3, #0]
 800e9e6:	3201      	adds	r2, #1
 800e9e8:	701a      	strb	r2, [r3, #0]
 800e9ea:	e78c      	b.n	800e906 <_dtoa_r+0x5de>
 800e9ec:	461d      	mov	r5, r3
 800e9ee:	e7ea      	b.n	800e9c6 <_dtoa_r+0x69e>
 800e9f0:	2200      	movs	r2, #0
 800e9f2:	4b9b      	ldr	r3, [pc, #620]	; (800ec60 <_dtoa_r+0x938>)
 800e9f4:	f7f1 fe00 	bl	80005f8 <__aeabi_dmul>
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	4606      	mov	r6, r0
 800e9fe:	460f      	mov	r7, r1
 800ea00:	f7f2 f862 	bl	8000ac8 <__aeabi_dcmpeq>
 800ea04:	2800      	cmp	r0, #0
 800ea06:	d09a      	beq.n	800e93e <_dtoa_r+0x616>
 800ea08:	e7cb      	b.n	800e9a2 <_dtoa_r+0x67a>
 800ea0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ea0c:	2a00      	cmp	r2, #0
 800ea0e:	f000 808b 	beq.w	800eb28 <_dtoa_r+0x800>
 800ea12:	9a06      	ldr	r2, [sp, #24]
 800ea14:	2a01      	cmp	r2, #1
 800ea16:	dc6e      	bgt.n	800eaf6 <_dtoa_r+0x7ce>
 800ea18:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ea1a:	2a00      	cmp	r2, #0
 800ea1c:	d067      	beq.n	800eaee <_dtoa_r+0x7c6>
 800ea1e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ea22:	9f07      	ldr	r7, [sp, #28]
 800ea24:	9d05      	ldr	r5, [sp, #20]
 800ea26:	9a05      	ldr	r2, [sp, #20]
 800ea28:	2101      	movs	r1, #1
 800ea2a:	441a      	add	r2, r3
 800ea2c:	4620      	mov	r0, r4
 800ea2e:	9205      	str	r2, [sp, #20]
 800ea30:	4498      	add	r8, r3
 800ea32:	f000 fb26 	bl	800f082 <__i2b>
 800ea36:	4606      	mov	r6, r0
 800ea38:	2d00      	cmp	r5, #0
 800ea3a:	dd0c      	ble.n	800ea56 <_dtoa_r+0x72e>
 800ea3c:	f1b8 0f00 	cmp.w	r8, #0
 800ea40:	dd09      	ble.n	800ea56 <_dtoa_r+0x72e>
 800ea42:	4545      	cmp	r5, r8
 800ea44:	9a05      	ldr	r2, [sp, #20]
 800ea46:	462b      	mov	r3, r5
 800ea48:	bfa8      	it	ge
 800ea4a:	4643      	movge	r3, r8
 800ea4c:	1ad2      	subs	r2, r2, r3
 800ea4e:	9205      	str	r2, [sp, #20]
 800ea50:	1aed      	subs	r5, r5, r3
 800ea52:	eba8 0803 	sub.w	r8, r8, r3
 800ea56:	9b07      	ldr	r3, [sp, #28]
 800ea58:	b1eb      	cbz	r3, 800ea96 <_dtoa_r+0x76e>
 800ea5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d067      	beq.n	800eb30 <_dtoa_r+0x808>
 800ea60:	b18f      	cbz	r7, 800ea86 <_dtoa_r+0x75e>
 800ea62:	4631      	mov	r1, r6
 800ea64:	463a      	mov	r2, r7
 800ea66:	4620      	mov	r0, r4
 800ea68:	f000 fbaa 	bl	800f1c0 <__pow5mult>
 800ea6c:	9a04      	ldr	r2, [sp, #16]
 800ea6e:	4601      	mov	r1, r0
 800ea70:	4606      	mov	r6, r0
 800ea72:	4620      	mov	r0, r4
 800ea74:	f000 fb0e 	bl	800f094 <__multiply>
 800ea78:	9904      	ldr	r1, [sp, #16]
 800ea7a:	9008      	str	r0, [sp, #32]
 800ea7c:	4620      	mov	r0, r4
 800ea7e:	f000 fa60 	bl	800ef42 <_Bfree>
 800ea82:	9b08      	ldr	r3, [sp, #32]
 800ea84:	9304      	str	r3, [sp, #16]
 800ea86:	9b07      	ldr	r3, [sp, #28]
 800ea88:	1bda      	subs	r2, r3, r7
 800ea8a:	d004      	beq.n	800ea96 <_dtoa_r+0x76e>
 800ea8c:	9904      	ldr	r1, [sp, #16]
 800ea8e:	4620      	mov	r0, r4
 800ea90:	f000 fb96 	bl	800f1c0 <__pow5mult>
 800ea94:	9004      	str	r0, [sp, #16]
 800ea96:	2101      	movs	r1, #1
 800ea98:	4620      	mov	r0, r4
 800ea9a:	f000 faf2 	bl	800f082 <__i2b>
 800ea9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eaa0:	4607      	mov	r7, r0
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	f000 81d0 	beq.w	800ee48 <_dtoa_r+0xb20>
 800eaa8:	461a      	mov	r2, r3
 800eaaa:	4601      	mov	r1, r0
 800eaac:	4620      	mov	r0, r4
 800eaae:	f000 fb87 	bl	800f1c0 <__pow5mult>
 800eab2:	9b06      	ldr	r3, [sp, #24]
 800eab4:	2b01      	cmp	r3, #1
 800eab6:	4607      	mov	r7, r0
 800eab8:	dc40      	bgt.n	800eb3c <_dtoa_r+0x814>
 800eaba:	9b00      	ldr	r3, [sp, #0]
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d139      	bne.n	800eb34 <_dtoa_r+0x80c>
 800eac0:	9b01      	ldr	r3, [sp, #4]
 800eac2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d136      	bne.n	800eb38 <_dtoa_r+0x810>
 800eaca:	9b01      	ldr	r3, [sp, #4]
 800eacc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ead0:	0d1b      	lsrs	r3, r3, #20
 800ead2:	051b      	lsls	r3, r3, #20
 800ead4:	b12b      	cbz	r3, 800eae2 <_dtoa_r+0x7ba>
 800ead6:	9b05      	ldr	r3, [sp, #20]
 800ead8:	3301      	adds	r3, #1
 800eada:	9305      	str	r3, [sp, #20]
 800eadc:	f108 0801 	add.w	r8, r8, #1
 800eae0:	2301      	movs	r3, #1
 800eae2:	9307      	str	r3, [sp, #28]
 800eae4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d12a      	bne.n	800eb40 <_dtoa_r+0x818>
 800eaea:	2001      	movs	r0, #1
 800eaec:	e030      	b.n	800eb50 <_dtoa_r+0x828>
 800eaee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800eaf0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800eaf4:	e795      	b.n	800ea22 <_dtoa_r+0x6fa>
 800eaf6:	9b07      	ldr	r3, [sp, #28]
 800eaf8:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800eafc:	42bb      	cmp	r3, r7
 800eafe:	bfbf      	itttt	lt
 800eb00:	9b07      	ldrlt	r3, [sp, #28]
 800eb02:	9707      	strlt	r7, [sp, #28]
 800eb04:	1afa      	sublt	r2, r7, r3
 800eb06:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800eb08:	bfbb      	ittet	lt
 800eb0a:	189b      	addlt	r3, r3, r2
 800eb0c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800eb0e:	1bdf      	subge	r7, r3, r7
 800eb10:	2700      	movlt	r7, #0
 800eb12:	f1b9 0f00 	cmp.w	r9, #0
 800eb16:	bfb5      	itete	lt
 800eb18:	9b05      	ldrlt	r3, [sp, #20]
 800eb1a:	9d05      	ldrge	r5, [sp, #20]
 800eb1c:	eba3 0509 	sublt.w	r5, r3, r9
 800eb20:	464b      	movge	r3, r9
 800eb22:	bfb8      	it	lt
 800eb24:	2300      	movlt	r3, #0
 800eb26:	e77e      	b.n	800ea26 <_dtoa_r+0x6fe>
 800eb28:	9f07      	ldr	r7, [sp, #28]
 800eb2a:	9d05      	ldr	r5, [sp, #20]
 800eb2c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800eb2e:	e783      	b.n	800ea38 <_dtoa_r+0x710>
 800eb30:	9a07      	ldr	r2, [sp, #28]
 800eb32:	e7ab      	b.n	800ea8c <_dtoa_r+0x764>
 800eb34:	2300      	movs	r3, #0
 800eb36:	e7d4      	b.n	800eae2 <_dtoa_r+0x7ba>
 800eb38:	9b00      	ldr	r3, [sp, #0]
 800eb3a:	e7d2      	b.n	800eae2 <_dtoa_r+0x7ba>
 800eb3c:	2300      	movs	r3, #0
 800eb3e:	9307      	str	r3, [sp, #28]
 800eb40:	693b      	ldr	r3, [r7, #16]
 800eb42:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800eb46:	6918      	ldr	r0, [r3, #16]
 800eb48:	f000 fa4d 	bl	800efe6 <__hi0bits>
 800eb4c:	f1c0 0020 	rsb	r0, r0, #32
 800eb50:	4440      	add	r0, r8
 800eb52:	f010 001f 	ands.w	r0, r0, #31
 800eb56:	d047      	beq.n	800ebe8 <_dtoa_r+0x8c0>
 800eb58:	f1c0 0320 	rsb	r3, r0, #32
 800eb5c:	2b04      	cmp	r3, #4
 800eb5e:	dd3b      	ble.n	800ebd8 <_dtoa_r+0x8b0>
 800eb60:	9b05      	ldr	r3, [sp, #20]
 800eb62:	f1c0 001c 	rsb	r0, r0, #28
 800eb66:	4403      	add	r3, r0
 800eb68:	9305      	str	r3, [sp, #20]
 800eb6a:	4405      	add	r5, r0
 800eb6c:	4480      	add	r8, r0
 800eb6e:	9b05      	ldr	r3, [sp, #20]
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	dd05      	ble.n	800eb80 <_dtoa_r+0x858>
 800eb74:	461a      	mov	r2, r3
 800eb76:	9904      	ldr	r1, [sp, #16]
 800eb78:	4620      	mov	r0, r4
 800eb7a:	f000 fb6f 	bl	800f25c <__lshift>
 800eb7e:	9004      	str	r0, [sp, #16]
 800eb80:	f1b8 0f00 	cmp.w	r8, #0
 800eb84:	dd05      	ble.n	800eb92 <_dtoa_r+0x86a>
 800eb86:	4639      	mov	r1, r7
 800eb88:	4642      	mov	r2, r8
 800eb8a:	4620      	mov	r0, r4
 800eb8c:	f000 fb66 	bl	800f25c <__lshift>
 800eb90:	4607      	mov	r7, r0
 800eb92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800eb94:	b353      	cbz	r3, 800ebec <_dtoa_r+0x8c4>
 800eb96:	4639      	mov	r1, r7
 800eb98:	9804      	ldr	r0, [sp, #16]
 800eb9a:	f000 fbb3 	bl	800f304 <__mcmp>
 800eb9e:	2800      	cmp	r0, #0
 800eba0:	da24      	bge.n	800ebec <_dtoa_r+0x8c4>
 800eba2:	2300      	movs	r3, #0
 800eba4:	220a      	movs	r2, #10
 800eba6:	9904      	ldr	r1, [sp, #16]
 800eba8:	4620      	mov	r0, r4
 800ebaa:	f000 f9e1 	bl	800ef70 <__multadd>
 800ebae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ebb0:	9004      	str	r0, [sp, #16]
 800ebb2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	f000 814d 	beq.w	800ee56 <_dtoa_r+0xb2e>
 800ebbc:	2300      	movs	r3, #0
 800ebbe:	4631      	mov	r1, r6
 800ebc0:	220a      	movs	r2, #10
 800ebc2:	4620      	mov	r0, r4
 800ebc4:	f000 f9d4 	bl	800ef70 <__multadd>
 800ebc8:	9b02      	ldr	r3, [sp, #8]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	4606      	mov	r6, r0
 800ebce:	dc4f      	bgt.n	800ec70 <_dtoa_r+0x948>
 800ebd0:	9b06      	ldr	r3, [sp, #24]
 800ebd2:	2b02      	cmp	r3, #2
 800ebd4:	dd4c      	ble.n	800ec70 <_dtoa_r+0x948>
 800ebd6:	e011      	b.n	800ebfc <_dtoa_r+0x8d4>
 800ebd8:	d0c9      	beq.n	800eb6e <_dtoa_r+0x846>
 800ebda:	9a05      	ldr	r2, [sp, #20]
 800ebdc:	331c      	adds	r3, #28
 800ebde:	441a      	add	r2, r3
 800ebe0:	9205      	str	r2, [sp, #20]
 800ebe2:	441d      	add	r5, r3
 800ebe4:	4498      	add	r8, r3
 800ebe6:	e7c2      	b.n	800eb6e <_dtoa_r+0x846>
 800ebe8:	4603      	mov	r3, r0
 800ebea:	e7f6      	b.n	800ebda <_dtoa_r+0x8b2>
 800ebec:	f1b9 0f00 	cmp.w	r9, #0
 800ebf0:	dc38      	bgt.n	800ec64 <_dtoa_r+0x93c>
 800ebf2:	9b06      	ldr	r3, [sp, #24]
 800ebf4:	2b02      	cmp	r3, #2
 800ebf6:	dd35      	ble.n	800ec64 <_dtoa_r+0x93c>
 800ebf8:	f8cd 9008 	str.w	r9, [sp, #8]
 800ebfc:	9b02      	ldr	r3, [sp, #8]
 800ebfe:	b963      	cbnz	r3, 800ec1a <_dtoa_r+0x8f2>
 800ec00:	4639      	mov	r1, r7
 800ec02:	2205      	movs	r2, #5
 800ec04:	4620      	mov	r0, r4
 800ec06:	f000 f9b3 	bl	800ef70 <__multadd>
 800ec0a:	4601      	mov	r1, r0
 800ec0c:	4607      	mov	r7, r0
 800ec0e:	9804      	ldr	r0, [sp, #16]
 800ec10:	f000 fb78 	bl	800f304 <__mcmp>
 800ec14:	2800      	cmp	r0, #0
 800ec16:	f73f adcc 	bgt.w	800e7b2 <_dtoa_r+0x48a>
 800ec1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ec1c:	465d      	mov	r5, fp
 800ec1e:	ea6f 0a03 	mvn.w	sl, r3
 800ec22:	f04f 0900 	mov.w	r9, #0
 800ec26:	4639      	mov	r1, r7
 800ec28:	4620      	mov	r0, r4
 800ec2a:	f000 f98a 	bl	800ef42 <_Bfree>
 800ec2e:	2e00      	cmp	r6, #0
 800ec30:	f43f aeb7 	beq.w	800e9a2 <_dtoa_r+0x67a>
 800ec34:	f1b9 0f00 	cmp.w	r9, #0
 800ec38:	d005      	beq.n	800ec46 <_dtoa_r+0x91e>
 800ec3a:	45b1      	cmp	r9, r6
 800ec3c:	d003      	beq.n	800ec46 <_dtoa_r+0x91e>
 800ec3e:	4649      	mov	r1, r9
 800ec40:	4620      	mov	r0, r4
 800ec42:	f000 f97e 	bl	800ef42 <_Bfree>
 800ec46:	4631      	mov	r1, r6
 800ec48:	4620      	mov	r0, r4
 800ec4a:	f000 f97a 	bl	800ef42 <_Bfree>
 800ec4e:	e6a8      	b.n	800e9a2 <_dtoa_r+0x67a>
 800ec50:	2700      	movs	r7, #0
 800ec52:	463e      	mov	r6, r7
 800ec54:	e7e1      	b.n	800ec1a <_dtoa_r+0x8f2>
 800ec56:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ec5a:	463e      	mov	r6, r7
 800ec5c:	e5a9      	b.n	800e7b2 <_dtoa_r+0x48a>
 800ec5e:	bf00      	nop
 800ec60:	40240000 	.word	0x40240000
 800ec64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec66:	f8cd 9008 	str.w	r9, [sp, #8]
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	f000 80fa 	beq.w	800ee64 <_dtoa_r+0xb3c>
 800ec70:	2d00      	cmp	r5, #0
 800ec72:	dd05      	ble.n	800ec80 <_dtoa_r+0x958>
 800ec74:	4631      	mov	r1, r6
 800ec76:	462a      	mov	r2, r5
 800ec78:	4620      	mov	r0, r4
 800ec7a:	f000 faef 	bl	800f25c <__lshift>
 800ec7e:	4606      	mov	r6, r0
 800ec80:	9b07      	ldr	r3, [sp, #28]
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d04c      	beq.n	800ed20 <_dtoa_r+0x9f8>
 800ec86:	6871      	ldr	r1, [r6, #4]
 800ec88:	4620      	mov	r0, r4
 800ec8a:	f000 f926 	bl	800eeda <_Balloc>
 800ec8e:	6932      	ldr	r2, [r6, #16]
 800ec90:	3202      	adds	r2, #2
 800ec92:	4605      	mov	r5, r0
 800ec94:	0092      	lsls	r2, r2, #2
 800ec96:	f106 010c 	add.w	r1, r6, #12
 800ec9a:	300c      	adds	r0, #12
 800ec9c:	f000 f912 	bl	800eec4 <memcpy>
 800eca0:	2201      	movs	r2, #1
 800eca2:	4629      	mov	r1, r5
 800eca4:	4620      	mov	r0, r4
 800eca6:	f000 fad9 	bl	800f25c <__lshift>
 800ecaa:	9b00      	ldr	r3, [sp, #0]
 800ecac:	f8cd b014 	str.w	fp, [sp, #20]
 800ecb0:	f003 0301 	and.w	r3, r3, #1
 800ecb4:	46b1      	mov	r9, r6
 800ecb6:	9307      	str	r3, [sp, #28]
 800ecb8:	4606      	mov	r6, r0
 800ecba:	4639      	mov	r1, r7
 800ecbc:	9804      	ldr	r0, [sp, #16]
 800ecbe:	f7ff faa6 	bl	800e20e <quorem>
 800ecc2:	4649      	mov	r1, r9
 800ecc4:	4605      	mov	r5, r0
 800ecc6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ecca:	9804      	ldr	r0, [sp, #16]
 800eccc:	f000 fb1a 	bl	800f304 <__mcmp>
 800ecd0:	4632      	mov	r2, r6
 800ecd2:	9000      	str	r0, [sp, #0]
 800ecd4:	4639      	mov	r1, r7
 800ecd6:	4620      	mov	r0, r4
 800ecd8:	f000 fb2e 	bl	800f338 <__mdiff>
 800ecdc:	68c3      	ldr	r3, [r0, #12]
 800ecde:	4602      	mov	r2, r0
 800ece0:	bb03      	cbnz	r3, 800ed24 <_dtoa_r+0x9fc>
 800ece2:	4601      	mov	r1, r0
 800ece4:	9008      	str	r0, [sp, #32]
 800ece6:	9804      	ldr	r0, [sp, #16]
 800ece8:	f000 fb0c 	bl	800f304 <__mcmp>
 800ecec:	9a08      	ldr	r2, [sp, #32]
 800ecee:	4603      	mov	r3, r0
 800ecf0:	4611      	mov	r1, r2
 800ecf2:	4620      	mov	r0, r4
 800ecf4:	9308      	str	r3, [sp, #32]
 800ecf6:	f000 f924 	bl	800ef42 <_Bfree>
 800ecfa:	9b08      	ldr	r3, [sp, #32]
 800ecfc:	b9a3      	cbnz	r3, 800ed28 <_dtoa_r+0xa00>
 800ecfe:	9a06      	ldr	r2, [sp, #24]
 800ed00:	b992      	cbnz	r2, 800ed28 <_dtoa_r+0xa00>
 800ed02:	9a07      	ldr	r2, [sp, #28]
 800ed04:	b982      	cbnz	r2, 800ed28 <_dtoa_r+0xa00>
 800ed06:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ed0a:	d029      	beq.n	800ed60 <_dtoa_r+0xa38>
 800ed0c:	9b00      	ldr	r3, [sp, #0]
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	dd01      	ble.n	800ed16 <_dtoa_r+0x9ee>
 800ed12:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800ed16:	9b05      	ldr	r3, [sp, #20]
 800ed18:	1c5d      	adds	r5, r3, #1
 800ed1a:	f883 8000 	strb.w	r8, [r3]
 800ed1e:	e782      	b.n	800ec26 <_dtoa_r+0x8fe>
 800ed20:	4630      	mov	r0, r6
 800ed22:	e7c2      	b.n	800ecaa <_dtoa_r+0x982>
 800ed24:	2301      	movs	r3, #1
 800ed26:	e7e3      	b.n	800ecf0 <_dtoa_r+0x9c8>
 800ed28:	9a00      	ldr	r2, [sp, #0]
 800ed2a:	2a00      	cmp	r2, #0
 800ed2c:	db04      	blt.n	800ed38 <_dtoa_r+0xa10>
 800ed2e:	d125      	bne.n	800ed7c <_dtoa_r+0xa54>
 800ed30:	9a06      	ldr	r2, [sp, #24]
 800ed32:	bb1a      	cbnz	r2, 800ed7c <_dtoa_r+0xa54>
 800ed34:	9a07      	ldr	r2, [sp, #28]
 800ed36:	bb0a      	cbnz	r2, 800ed7c <_dtoa_r+0xa54>
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	ddec      	ble.n	800ed16 <_dtoa_r+0x9ee>
 800ed3c:	2201      	movs	r2, #1
 800ed3e:	9904      	ldr	r1, [sp, #16]
 800ed40:	4620      	mov	r0, r4
 800ed42:	f000 fa8b 	bl	800f25c <__lshift>
 800ed46:	4639      	mov	r1, r7
 800ed48:	9004      	str	r0, [sp, #16]
 800ed4a:	f000 fadb 	bl	800f304 <__mcmp>
 800ed4e:	2800      	cmp	r0, #0
 800ed50:	dc03      	bgt.n	800ed5a <_dtoa_r+0xa32>
 800ed52:	d1e0      	bne.n	800ed16 <_dtoa_r+0x9ee>
 800ed54:	f018 0f01 	tst.w	r8, #1
 800ed58:	d0dd      	beq.n	800ed16 <_dtoa_r+0x9ee>
 800ed5a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ed5e:	d1d8      	bne.n	800ed12 <_dtoa_r+0x9ea>
 800ed60:	9b05      	ldr	r3, [sp, #20]
 800ed62:	9a05      	ldr	r2, [sp, #20]
 800ed64:	1c5d      	adds	r5, r3, #1
 800ed66:	2339      	movs	r3, #57	; 0x39
 800ed68:	7013      	strb	r3, [r2, #0]
 800ed6a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ed6e:	2b39      	cmp	r3, #57	; 0x39
 800ed70:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800ed74:	d04f      	beq.n	800ee16 <_dtoa_r+0xaee>
 800ed76:	3301      	adds	r3, #1
 800ed78:	7013      	strb	r3, [r2, #0]
 800ed7a:	e754      	b.n	800ec26 <_dtoa_r+0x8fe>
 800ed7c:	9a05      	ldr	r2, [sp, #20]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	f102 0501 	add.w	r5, r2, #1
 800ed84:	dd06      	ble.n	800ed94 <_dtoa_r+0xa6c>
 800ed86:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ed8a:	d0e9      	beq.n	800ed60 <_dtoa_r+0xa38>
 800ed8c:	f108 0801 	add.w	r8, r8, #1
 800ed90:	9b05      	ldr	r3, [sp, #20]
 800ed92:	e7c2      	b.n	800ed1a <_dtoa_r+0x9f2>
 800ed94:	9a02      	ldr	r2, [sp, #8]
 800ed96:	f805 8c01 	strb.w	r8, [r5, #-1]
 800ed9a:	eba5 030b 	sub.w	r3, r5, fp
 800ed9e:	4293      	cmp	r3, r2
 800eda0:	d021      	beq.n	800ede6 <_dtoa_r+0xabe>
 800eda2:	2300      	movs	r3, #0
 800eda4:	220a      	movs	r2, #10
 800eda6:	9904      	ldr	r1, [sp, #16]
 800eda8:	4620      	mov	r0, r4
 800edaa:	f000 f8e1 	bl	800ef70 <__multadd>
 800edae:	45b1      	cmp	r9, r6
 800edb0:	9004      	str	r0, [sp, #16]
 800edb2:	f04f 0300 	mov.w	r3, #0
 800edb6:	f04f 020a 	mov.w	r2, #10
 800edba:	4649      	mov	r1, r9
 800edbc:	4620      	mov	r0, r4
 800edbe:	d105      	bne.n	800edcc <_dtoa_r+0xaa4>
 800edc0:	f000 f8d6 	bl	800ef70 <__multadd>
 800edc4:	4681      	mov	r9, r0
 800edc6:	4606      	mov	r6, r0
 800edc8:	9505      	str	r5, [sp, #20]
 800edca:	e776      	b.n	800ecba <_dtoa_r+0x992>
 800edcc:	f000 f8d0 	bl	800ef70 <__multadd>
 800edd0:	4631      	mov	r1, r6
 800edd2:	4681      	mov	r9, r0
 800edd4:	2300      	movs	r3, #0
 800edd6:	220a      	movs	r2, #10
 800edd8:	4620      	mov	r0, r4
 800edda:	f000 f8c9 	bl	800ef70 <__multadd>
 800edde:	4606      	mov	r6, r0
 800ede0:	e7f2      	b.n	800edc8 <_dtoa_r+0xaa0>
 800ede2:	f04f 0900 	mov.w	r9, #0
 800ede6:	2201      	movs	r2, #1
 800ede8:	9904      	ldr	r1, [sp, #16]
 800edea:	4620      	mov	r0, r4
 800edec:	f000 fa36 	bl	800f25c <__lshift>
 800edf0:	4639      	mov	r1, r7
 800edf2:	9004      	str	r0, [sp, #16]
 800edf4:	f000 fa86 	bl	800f304 <__mcmp>
 800edf8:	2800      	cmp	r0, #0
 800edfa:	dcb6      	bgt.n	800ed6a <_dtoa_r+0xa42>
 800edfc:	d102      	bne.n	800ee04 <_dtoa_r+0xadc>
 800edfe:	f018 0f01 	tst.w	r8, #1
 800ee02:	d1b2      	bne.n	800ed6a <_dtoa_r+0xa42>
 800ee04:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ee08:	2b30      	cmp	r3, #48	; 0x30
 800ee0a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800ee0e:	f47f af0a 	bne.w	800ec26 <_dtoa_r+0x8fe>
 800ee12:	4615      	mov	r5, r2
 800ee14:	e7f6      	b.n	800ee04 <_dtoa_r+0xadc>
 800ee16:	4593      	cmp	fp, r2
 800ee18:	d105      	bne.n	800ee26 <_dtoa_r+0xafe>
 800ee1a:	2331      	movs	r3, #49	; 0x31
 800ee1c:	f10a 0a01 	add.w	sl, sl, #1
 800ee20:	f88b 3000 	strb.w	r3, [fp]
 800ee24:	e6ff      	b.n	800ec26 <_dtoa_r+0x8fe>
 800ee26:	4615      	mov	r5, r2
 800ee28:	e79f      	b.n	800ed6a <_dtoa_r+0xa42>
 800ee2a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800ee90 <_dtoa_r+0xb68>
 800ee2e:	e007      	b.n	800ee40 <_dtoa_r+0xb18>
 800ee30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ee32:	f8df b060 	ldr.w	fp, [pc, #96]	; 800ee94 <_dtoa_r+0xb6c>
 800ee36:	b11b      	cbz	r3, 800ee40 <_dtoa_r+0xb18>
 800ee38:	f10b 0308 	add.w	r3, fp, #8
 800ee3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ee3e:	6013      	str	r3, [r2, #0]
 800ee40:	4658      	mov	r0, fp
 800ee42:	b017      	add	sp, #92	; 0x5c
 800ee44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee48:	9b06      	ldr	r3, [sp, #24]
 800ee4a:	2b01      	cmp	r3, #1
 800ee4c:	f77f ae35 	ble.w	800eaba <_dtoa_r+0x792>
 800ee50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ee52:	9307      	str	r3, [sp, #28]
 800ee54:	e649      	b.n	800eaea <_dtoa_r+0x7c2>
 800ee56:	9b02      	ldr	r3, [sp, #8]
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	dc03      	bgt.n	800ee64 <_dtoa_r+0xb3c>
 800ee5c:	9b06      	ldr	r3, [sp, #24]
 800ee5e:	2b02      	cmp	r3, #2
 800ee60:	f73f aecc 	bgt.w	800ebfc <_dtoa_r+0x8d4>
 800ee64:	465d      	mov	r5, fp
 800ee66:	4639      	mov	r1, r7
 800ee68:	9804      	ldr	r0, [sp, #16]
 800ee6a:	f7ff f9d0 	bl	800e20e <quorem>
 800ee6e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ee72:	f805 8b01 	strb.w	r8, [r5], #1
 800ee76:	9a02      	ldr	r2, [sp, #8]
 800ee78:	eba5 030b 	sub.w	r3, r5, fp
 800ee7c:	429a      	cmp	r2, r3
 800ee7e:	ddb0      	ble.n	800ede2 <_dtoa_r+0xaba>
 800ee80:	2300      	movs	r3, #0
 800ee82:	220a      	movs	r2, #10
 800ee84:	9904      	ldr	r1, [sp, #16]
 800ee86:	4620      	mov	r0, r4
 800ee88:	f000 f872 	bl	800ef70 <__multadd>
 800ee8c:	9004      	str	r0, [sp, #16]
 800ee8e:	e7ea      	b.n	800ee66 <_dtoa_r+0xb3e>
 800ee90:	08010f70 	.word	0x08010f70
 800ee94:	08010f94 	.word	0x08010f94

0800ee98 <_localeconv_r>:
 800ee98:	4b04      	ldr	r3, [pc, #16]	; (800eeac <_localeconv_r+0x14>)
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	6a18      	ldr	r0, [r3, #32]
 800ee9e:	4b04      	ldr	r3, [pc, #16]	; (800eeb0 <_localeconv_r+0x18>)
 800eea0:	2800      	cmp	r0, #0
 800eea2:	bf08      	it	eq
 800eea4:	4618      	moveq	r0, r3
 800eea6:	30f0      	adds	r0, #240	; 0xf0
 800eea8:	4770      	bx	lr
 800eeaa:	bf00      	nop
 800eeac:	20000040 	.word	0x20000040
 800eeb0:	200000a4 	.word	0x200000a4

0800eeb4 <malloc>:
 800eeb4:	4b02      	ldr	r3, [pc, #8]	; (800eec0 <malloc+0xc>)
 800eeb6:	4601      	mov	r1, r0
 800eeb8:	6818      	ldr	r0, [r3, #0]
 800eeba:	f000 bb45 	b.w	800f548 <_malloc_r>
 800eebe:	bf00      	nop
 800eec0:	20000040 	.word	0x20000040

0800eec4 <memcpy>:
 800eec4:	b510      	push	{r4, lr}
 800eec6:	1e43      	subs	r3, r0, #1
 800eec8:	440a      	add	r2, r1
 800eeca:	4291      	cmp	r1, r2
 800eecc:	d100      	bne.n	800eed0 <memcpy+0xc>
 800eece:	bd10      	pop	{r4, pc}
 800eed0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eed4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eed8:	e7f7      	b.n	800eeca <memcpy+0x6>

0800eeda <_Balloc>:
 800eeda:	b570      	push	{r4, r5, r6, lr}
 800eedc:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800eede:	4604      	mov	r4, r0
 800eee0:	460e      	mov	r6, r1
 800eee2:	b93d      	cbnz	r5, 800eef4 <_Balloc+0x1a>
 800eee4:	2010      	movs	r0, #16
 800eee6:	f7ff ffe5 	bl	800eeb4 <malloc>
 800eeea:	6260      	str	r0, [r4, #36]	; 0x24
 800eeec:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800eef0:	6005      	str	r5, [r0, #0]
 800eef2:	60c5      	str	r5, [r0, #12]
 800eef4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800eef6:	68eb      	ldr	r3, [r5, #12]
 800eef8:	b183      	cbz	r3, 800ef1c <_Balloc+0x42>
 800eefa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eefc:	68db      	ldr	r3, [r3, #12]
 800eefe:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ef02:	b9b8      	cbnz	r0, 800ef34 <_Balloc+0x5a>
 800ef04:	2101      	movs	r1, #1
 800ef06:	fa01 f506 	lsl.w	r5, r1, r6
 800ef0a:	1d6a      	adds	r2, r5, #5
 800ef0c:	0092      	lsls	r2, r2, #2
 800ef0e:	4620      	mov	r0, r4
 800ef10:	f000 fabe 	bl	800f490 <_calloc_r>
 800ef14:	b160      	cbz	r0, 800ef30 <_Balloc+0x56>
 800ef16:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800ef1a:	e00e      	b.n	800ef3a <_Balloc+0x60>
 800ef1c:	2221      	movs	r2, #33	; 0x21
 800ef1e:	2104      	movs	r1, #4
 800ef20:	4620      	mov	r0, r4
 800ef22:	f000 fab5 	bl	800f490 <_calloc_r>
 800ef26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ef28:	60e8      	str	r0, [r5, #12]
 800ef2a:	68db      	ldr	r3, [r3, #12]
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d1e4      	bne.n	800eefa <_Balloc+0x20>
 800ef30:	2000      	movs	r0, #0
 800ef32:	bd70      	pop	{r4, r5, r6, pc}
 800ef34:	6802      	ldr	r2, [r0, #0]
 800ef36:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800ef3a:	2300      	movs	r3, #0
 800ef3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ef40:	e7f7      	b.n	800ef32 <_Balloc+0x58>

0800ef42 <_Bfree>:
 800ef42:	b570      	push	{r4, r5, r6, lr}
 800ef44:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ef46:	4606      	mov	r6, r0
 800ef48:	460d      	mov	r5, r1
 800ef4a:	b93c      	cbnz	r4, 800ef5c <_Bfree+0x1a>
 800ef4c:	2010      	movs	r0, #16
 800ef4e:	f7ff ffb1 	bl	800eeb4 <malloc>
 800ef52:	6270      	str	r0, [r6, #36]	; 0x24
 800ef54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ef58:	6004      	str	r4, [r0, #0]
 800ef5a:	60c4      	str	r4, [r0, #12]
 800ef5c:	b13d      	cbz	r5, 800ef6e <_Bfree+0x2c>
 800ef5e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ef60:	686a      	ldr	r2, [r5, #4]
 800ef62:	68db      	ldr	r3, [r3, #12]
 800ef64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ef68:	6029      	str	r1, [r5, #0]
 800ef6a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800ef6e:	bd70      	pop	{r4, r5, r6, pc}

0800ef70 <__multadd>:
 800ef70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef74:	690d      	ldr	r5, [r1, #16]
 800ef76:	461f      	mov	r7, r3
 800ef78:	4606      	mov	r6, r0
 800ef7a:	460c      	mov	r4, r1
 800ef7c:	f101 0c14 	add.w	ip, r1, #20
 800ef80:	2300      	movs	r3, #0
 800ef82:	f8dc 0000 	ldr.w	r0, [ip]
 800ef86:	b281      	uxth	r1, r0
 800ef88:	fb02 7101 	mla	r1, r2, r1, r7
 800ef8c:	0c0f      	lsrs	r7, r1, #16
 800ef8e:	0c00      	lsrs	r0, r0, #16
 800ef90:	fb02 7000 	mla	r0, r2, r0, r7
 800ef94:	b289      	uxth	r1, r1
 800ef96:	3301      	adds	r3, #1
 800ef98:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800ef9c:	429d      	cmp	r5, r3
 800ef9e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800efa2:	f84c 1b04 	str.w	r1, [ip], #4
 800efa6:	dcec      	bgt.n	800ef82 <__multadd+0x12>
 800efa8:	b1d7      	cbz	r7, 800efe0 <__multadd+0x70>
 800efaa:	68a3      	ldr	r3, [r4, #8]
 800efac:	42ab      	cmp	r3, r5
 800efae:	dc12      	bgt.n	800efd6 <__multadd+0x66>
 800efb0:	6861      	ldr	r1, [r4, #4]
 800efb2:	4630      	mov	r0, r6
 800efb4:	3101      	adds	r1, #1
 800efb6:	f7ff ff90 	bl	800eeda <_Balloc>
 800efba:	6922      	ldr	r2, [r4, #16]
 800efbc:	3202      	adds	r2, #2
 800efbe:	f104 010c 	add.w	r1, r4, #12
 800efc2:	4680      	mov	r8, r0
 800efc4:	0092      	lsls	r2, r2, #2
 800efc6:	300c      	adds	r0, #12
 800efc8:	f7ff ff7c 	bl	800eec4 <memcpy>
 800efcc:	4621      	mov	r1, r4
 800efce:	4630      	mov	r0, r6
 800efd0:	f7ff ffb7 	bl	800ef42 <_Bfree>
 800efd4:	4644      	mov	r4, r8
 800efd6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800efda:	3501      	adds	r5, #1
 800efdc:	615f      	str	r7, [r3, #20]
 800efde:	6125      	str	r5, [r4, #16]
 800efe0:	4620      	mov	r0, r4
 800efe2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800efe6 <__hi0bits>:
 800efe6:	0c02      	lsrs	r2, r0, #16
 800efe8:	0412      	lsls	r2, r2, #16
 800efea:	4603      	mov	r3, r0
 800efec:	b9b2      	cbnz	r2, 800f01c <__hi0bits+0x36>
 800efee:	0403      	lsls	r3, r0, #16
 800eff0:	2010      	movs	r0, #16
 800eff2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800eff6:	bf04      	itt	eq
 800eff8:	021b      	lsleq	r3, r3, #8
 800effa:	3008      	addeq	r0, #8
 800effc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800f000:	bf04      	itt	eq
 800f002:	011b      	lsleq	r3, r3, #4
 800f004:	3004      	addeq	r0, #4
 800f006:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800f00a:	bf04      	itt	eq
 800f00c:	009b      	lsleq	r3, r3, #2
 800f00e:	3002      	addeq	r0, #2
 800f010:	2b00      	cmp	r3, #0
 800f012:	db06      	blt.n	800f022 <__hi0bits+0x3c>
 800f014:	005b      	lsls	r3, r3, #1
 800f016:	d503      	bpl.n	800f020 <__hi0bits+0x3a>
 800f018:	3001      	adds	r0, #1
 800f01a:	4770      	bx	lr
 800f01c:	2000      	movs	r0, #0
 800f01e:	e7e8      	b.n	800eff2 <__hi0bits+0xc>
 800f020:	2020      	movs	r0, #32
 800f022:	4770      	bx	lr

0800f024 <__lo0bits>:
 800f024:	6803      	ldr	r3, [r0, #0]
 800f026:	f013 0207 	ands.w	r2, r3, #7
 800f02a:	4601      	mov	r1, r0
 800f02c:	d00b      	beq.n	800f046 <__lo0bits+0x22>
 800f02e:	07da      	lsls	r2, r3, #31
 800f030:	d423      	bmi.n	800f07a <__lo0bits+0x56>
 800f032:	0798      	lsls	r0, r3, #30
 800f034:	bf49      	itett	mi
 800f036:	085b      	lsrmi	r3, r3, #1
 800f038:	089b      	lsrpl	r3, r3, #2
 800f03a:	2001      	movmi	r0, #1
 800f03c:	600b      	strmi	r3, [r1, #0]
 800f03e:	bf5c      	itt	pl
 800f040:	600b      	strpl	r3, [r1, #0]
 800f042:	2002      	movpl	r0, #2
 800f044:	4770      	bx	lr
 800f046:	b298      	uxth	r0, r3
 800f048:	b9a8      	cbnz	r0, 800f076 <__lo0bits+0x52>
 800f04a:	0c1b      	lsrs	r3, r3, #16
 800f04c:	2010      	movs	r0, #16
 800f04e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f052:	bf04      	itt	eq
 800f054:	0a1b      	lsreq	r3, r3, #8
 800f056:	3008      	addeq	r0, #8
 800f058:	071a      	lsls	r2, r3, #28
 800f05a:	bf04      	itt	eq
 800f05c:	091b      	lsreq	r3, r3, #4
 800f05e:	3004      	addeq	r0, #4
 800f060:	079a      	lsls	r2, r3, #30
 800f062:	bf04      	itt	eq
 800f064:	089b      	lsreq	r3, r3, #2
 800f066:	3002      	addeq	r0, #2
 800f068:	07da      	lsls	r2, r3, #31
 800f06a:	d402      	bmi.n	800f072 <__lo0bits+0x4e>
 800f06c:	085b      	lsrs	r3, r3, #1
 800f06e:	d006      	beq.n	800f07e <__lo0bits+0x5a>
 800f070:	3001      	adds	r0, #1
 800f072:	600b      	str	r3, [r1, #0]
 800f074:	4770      	bx	lr
 800f076:	4610      	mov	r0, r2
 800f078:	e7e9      	b.n	800f04e <__lo0bits+0x2a>
 800f07a:	2000      	movs	r0, #0
 800f07c:	4770      	bx	lr
 800f07e:	2020      	movs	r0, #32
 800f080:	4770      	bx	lr

0800f082 <__i2b>:
 800f082:	b510      	push	{r4, lr}
 800f084:	460c      	mov	r4, r1
 800f086:	2101      	movs	r1, #1
 800f088:	f7ff ff27 	bl	800eeda <_Balloc>
 800f08c:	2201      	movs	r2, #1
 800f08e:	6144      	str	r4, [r0, #20]
 800f090:	6102      	str	r2, [r0, #16]
 800f092:	bd10      	pop	{r4, pc}

0800f094 <__multiply>:
 800f094:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f098:	4614      	mov	r4, r2
 800f09a:	690a      	ldr	r2, [r1, #16]
 800f09c:	6923      	ldr	r3, [r4, #16]
 800f09e:	429a      	cmp	r2, r3
 800f0a0:	bfb8      	it	lt
 800f0a2:	460b      	movlt	r3, r1
 800f0a4:	4688      	mov	r8, r1
 800f0a6:	bfbc      	itt	lt
 800f0a8:	46a0      	movlt	r8, r4
 800f0aa:	461c      	movlt	r4, r3
 800f0ac:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f0b0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f0b4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f0b8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f0bc:	eb07 0609 	add.w	r6, r7, r9
 800f0c0:	42b3      	cmp	r3, r6
 800f0c2:	bfb8      	it	lt
 800f0c4:	3101      	addlt	r1, #1
 800f0c6:	f7ff ff08 	bl	800eeda <_Balloc>
 800f0ca:	f100 0514 	add.w	r5, r0, #20
 800f0ce:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800f0d2:	462b      	mov	r3, r5
 800f0d4:	2200      	movs	r2, #0
 800f0d6:	4573      	cmp	r3, lr
 800f0d8:	d316      	bcc.n	800f108 <__multiply+0x74>
 800f0da:	f104 0214 	add.w	r2, r4, #20
 800f0de:	f108 0114 	add.w	r1, r8, #20
 800f0e2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800f0e6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800f0ea:	9300      	str	r3, [sp, #0]
 800f0ec:	9b00      	ldr	r3, [sp, #0]
 800f0ee:	9201      	str	r2, [sp, #4]
 800f0f0:	4293      	cmp	r3, r2
 800f0f2:	d80c      	bhi.n	800f10e <__multiply+0x7a>
 800f0f4:	2e00      	cmp	r6, #0
 800f0f6:	dd03      	ble.n	800f100 <__multiply+0x6c>
 800f0f8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d05d      	beq.n	800f1bc <__multiply+0x128>
 800f100:	6106      	str	r6, [r0, #16]
 800f102:	b003      	add	sp, #12
 800f104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f108:	f843 2b04 	str.w	r2, [r3], #4
 800f10c:	e7e3      	b.n	800f0d6 <__multiply+0x42>
 800f10e:	f8b2 b000 	ldrh.w	fp, [r2]
 800f112:	f1bb 0f00 	cmp.w	fp, #0
 800f116:	d023      	beq.n	800f160 <__multiply+0xcc>
 800f118:	4689      	mov	r9, r1
 800f11a:	46ac      	mov	ip, r5
 800f11c:	f04f 0800 	mov.w	r8, #0
 800f120:	f859 4b04 	ldr.w	r4, [r9], #4
 800f124:	f8dc a000 	ldr.w	sl, [ip]
 800f128:	b2a3      	uxth	r3, r4
 800f12a:	fa1f fa8a 	uxth.w	sl, sl
 800f12e:	fb0b a303 	mla	r3, fp, r3, sl
 800f132:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f136:	f8dc 4000 	ldr.w	r4, [ip]
 800f13a:	4443      	add	r3, r8
 800f13c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f140:	fb0b 840a 	mla	r4, fp, sl, r8
 800f144:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800f148:	46e2      	mov	sl, ip
 800f14a:	b29b      	uxth	r3, r3
 800f14c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f150:	454f      	cmp	r7, r9
 800f152:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f156:	f84a 3b04 	str.w	r3, [sl], #4
 800f15a:	d82b      	bhi.n	800f1b4 <__multiply+0x120>
 800f15c:	f8cc 8004 	str.w	r8, [ip, #4]
 800f160:	9b01      	ldr	r3, [sp, #4]
 800f162:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800f166:	3204      	adds	r2, #4
 800f168:	f1ba 0f00 	cmp.w	sl, #0
 800f16c:	d020      	beq.n	800f1b0 <__multiply+0x11c>
 800f16e:	682b      	ldr	r3, [r5, #0]
 800f170:	4689      	mov	r9, r1
 800f172:	46a8      	mov	r8, r5
 800f174:	f04f 0b00 	mov.w	fp, #0
 800f178:	f8b9 c000 	ldrh.w	ip, [r9]
 800f17c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800f180:	fb0a 440c 	mla	r4, sl, ip, r4
 800f184:	445c      	add	r4, fp
 800f186:	46c4      	mov	ip, r8
 800f188:	b29b      	uxth	r3, r3
 800f18a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f18e:	f84c 3b04 	str.w	r3, [ip], #4
 800f192:	f859 3b04 	ldr.w	r3, [r9], #4
 800f196:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800f19a:	0c1b      	lsrs	r3, r3, #16
 800f19c:	fb0a b303 	mla	r3, sl, r3, fp
 800f1a0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800f1a4:	454f      	cmp	r7, r9
 800f1a6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800f1aa:	d805      	bhi.n	800f1b8 <__multiply+0x124>
 800f1ac:	f8c8 3004 	str.w	r3, [r8, #4]
 800f1b0:	3504      	adds	r5, #4
 800f1b2:	e79b      	b.n	800f0ec <__multiply+0x58>
 800f1b4:	46d4      	mov	ip, sl
 800f1b6:	e7b3      	b.n	800f120 <__multiply+0x8c>
 800f1b8:	46e0      	mov	r8, ip
 800f1ba:	e7dd      	b.n	800f178 <__multiply+0xe4>
 800f1bc:	3e01      	subs	r6, #1
 800f1be:	e799      	b.n	800f0f4 <__multiply+0x60>

0800f1c0 <__pow5mult>:
 800f1c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f1c4:	4615      	mov	r5, r2
 800f1c6:	f012 0203 	ands.w	r2, r2, #3
 800f1ca:	4606      	mov	r6, r0
 800f1cc:	460f      	mov	r7, r1
 800f1ce:	d007      	beq.n	800f1e0 <__pow5mult+0x20>
 800f1d0:	3a01      	subs	r2, #1
 800f1d2:	4c21      	ldr	r4, [pc, #132]	; (800f258 <__pow5mult+0x98>)
 800f1d4:	2300      	movs	r3, #0
 800f1d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f1da:	f7ff fec9 	bl	800ef70 <__multadd>
 800f1de:	4607      	mov	r7, r0
 800f1e0:	10ad      	asrs	r5, r5, #2
 800f1e2:	d035      	beq.n	800f250 <__pow5mult+0x90>
 800f1e4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f1e6:	b93c      	cbnz	r4, 800f1f8 <__pow5mult+0x38>
 800f1e8:	2010      	movs	r0, #16
 800f1ea:	f7ff fe63 	bl	800eeb4 <malloc>
 800f1ee:	6270      	str	r0, [r6, #36]	; 0x24
 800f1f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f1f4:	6004      	str	r4, [r0, #0]
 800f1f6:	60c4      	str	r4, [r0, #12]
 800f1f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f1fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f200:	b94c      	cbnz	r4, 800f216 <__pow5mult+0x56>
 800f202:	f240 2171 	movw	r1, #625	; 0x271
 800f206:	4630      	mov	r0, r6
 800f208:	f7ff ff3b 	bl	800f082 <__i2b>
 800f20c:	2300      	movs	r3, #0
 800f20e:	f8c8 0008 	str.w	r0, [r8, #8]
 800f212:	4604      	mov	r4, r0
 800f214:	6003      	str	r3, [r0, #0]
 800f216:	f04f 0800 	mov.w	r8, #0
 800f21a:	07eb      	lsls	r3, r5, #31
 800f21c:	d50a      	bpl.n	800f234 <__pow5mult+0x74>
 800f21e:	4639      	mov	r1, r7
 800f220:	4622      	mov	r2, r4
 800f222:	4630      	mov	r0, r6
 800f224:	f7ff ff36 	bl	800f094 <__multiply>
 800f228:	4639      	mov	r1, r7
 800f22a:	4681      	mov	r9, r0
 800f22c:	4630      	mov	r0, r6
 800f22e:	f7ff fe88 	bl	800ef42 <_Bfree>
 800f232:	464f      	mov	r7, r9
 800f234:	106d      	asrs	r5, r5, #1
 800f236:	d00b      	beq.n	800f250 <__pow5mult+0x90>
 800f238:	6820      	ldr	r0, [r4, #0]
 800f23a:	b938      	cbnz	r0, 800f24c <__pow5mult+0x8c>
 800f23c:	4622      	mov	r2, r4
 800f23e:	4621      	mov	r1, r4
 800f240:	4630      	mov	r0, r6
 800f242:	f7ff ff27 	bl	800f094 <__multiply>
 800f246:	6020      	str	r0, [r4, #0]
 800f248:	f8c0 8000 	str.w	r8, [r0]
 800f24c:	4604      	mov	r4, r0
 800f24e:	e7e4      	b.n	800f21a <__pow5mult+0x5a>
 800f250:	4638      	mov	r0, r7
 800f252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f256:	bf00      	nop
 800f258:	08011098 	.word	0x08011098

0800f25c <__lshift>:
 800f25c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f260:	460c      	mov	r4, r1
 800f262:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f266:	6923      	ldr	r3, [r4, #16]
 800f268:	6849      	ldr	r1, [r1, #4]
 800f26a:	eb0a 0903 	add.w	r9, sl, r3
 800f26e:	68a3      	ldr	r3, [r4, #8]
 800f270:	4607      	mov	r7, r0
 800f272:	4616      	mov	r6, r2
 800f274:	f109 0501 	add.w	r5, r9, #1
 800f278:	42ab      	cmp	r3, r5
 800f27a:	db32      	blt.n	800f2e2 <__lshift+0x86>
 800f27c:	4638      	mov	r0, r7
 800f27e:	f7ff fe2c 	bl	800eeda <_Balloc>
 800f282:	2300      	movs	r3, #0
 800f284:	4680      	mov	r8, r0
 800f286:	f100 0114 	add.w	r1, r0, #20
 800f28a:	461a      	mov	r2, r3
 800f28c:	4553      	cmp	r3, sl
 800f28e:	db2b      	blt.n	800f2e8 <__lshift+0x8c>
 800f290:	6920      	ldr	r0, [r4, #16]
 800f292:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f296:	f104 0314 	add.w	r3, r4, #20
 800f29a:	f016 021f 	ands.w	r2, r6, #31
 800f29e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f2a2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f2a6:	d025      	beq.n	800f2f4 <__lshift+0x98>
 800f2a8:	f1c2 0e20 	rsb	lr, r2, #32
 800f2ac:	2000      	movs	r0, #0
 800f2ae:	681e      	ldr	r6, [r3, #0]
 800f2b0:	468a      	mov	sl, r1
 800f2b2:	4096      	lsls	r6, r2
 800f2b4:	4330      	orrs	r0, r6
 800f2b6:	f84a 0b04 	str.w	r0, [sl], #4
 800f2ba:	f853 0b04 	ldr.w	r0, [r3], #4
 800f2be:	459c      	cmp	ip, r3
 800f2c0:	fa20 f00e 	lsr.w	r0, r0, lr
 800f2c4:	d814      	bhi.n	800f2f0 <__lshift+0x94>
 800f2c6:	6048      	str	r0, [r1, #4]
 800f2c8:	b108      	cbz	r0, 800f2ce <__lshift+0x72>
 800f2ca:	f109 0502 	add.w	r5, r9, #2
 800f2ce:	3d01      	subs	r5, #1
 800f2d0:	4638      	mov	r0, r7
 800f2d2:	f8c8 5010 	str.w	r5, [r8, #16]
 800f2d6:	4621      	mov	r1, r4
 800f2d8:	f7ff fe33 	bl	800ef42 <_Bfree>
 800f2dc:	4640      	mov	r0, r8
 800f2de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2e2:	3101      	adds	r1, #1
 800f2e4:	005b      	lsls	r3, r3, #1
 800f2e6:	e7c7      	b.n	800f278 <__lshift+0x1c>
 800f2e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800f2ec:	3301      	adds	r3, #1
 800f2ee:	e7cd      	b.n	800f28c <__lshift+0x30>
 800f2f0:	4651      	mov	r1, sl
 800f2f2:	e7dc      	b.n	800f2ae <__lshift+0x52>
 800f2f4:	3904      	subs	r1, #4
 800f2f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f2fa:	f841 2f04 	str.w	r2, [r1, #4]!
 800f2fe:	459c      	cmp	ip, r3
 800f300:	d8f9      	bhi.n	800f2f6 <__lshift+0x9a>
 800f302:	e7e4      	b.n	800f2ce <__lshift+0x72>

0800f304 <__mcmp>:
 800f304:	6903      	ldr	r3, [r0, #16]
 800f306:	690a      	ldr	r2, [r1, #16]
 800f308:	1a9b      	subs	r3, r3, r2
 800f30a:	b530      	push	{r4, r5, lr}
 800f30c:	d10c      	bne.n	800f328 <__mcmp+0x24>
 800f30e:	0092      	lsls	r2, r2, #2
 800f310:	3014      	adds	r0, #20
 800f312:	3114      	adds	r1, #20
 800f314:	1884      	adds	r4, r0, r2
 800f316:	4411      	add	r1, r2
 800f318:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f31c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f320:	4295      	cmp	r5, r2
 800f322:	d003      	beq.n	800f32c <__mcmp+0x28>
 800f324:	d305      	bcc.n	800f332 <__mcmp+0x2e>
 800f326:	2301      	movs	r3, #1
 800f328:	4618      	mov	r0, r3
 800f32a:	bd30      	pop	{r4, r5, pc}
 800f32c:	42a0      	cmp	r0, r4
 800f32e:	d3f3      	bcc.n	800f318 <__mcmp+0x14>
 800f330:	e7fa      	b.n	800f328 <__mcmp+0x24>
 800f332:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f336:	e7f7      	b.n	800f328 <__mcmp+0x24>

0800f338 <__mdiff>:
 800f338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f33c:	460d      	mov	r5, r1
 800f33e:	4607      	mov	r7, r0
 800f340:	4611      	mov	r1, r2
 800f342:	4628      	mov	r0, r5
 800f344:	4614      	mov	r4, r2
 800f346:	f7ff ffdd 	bl	800f304 <__mcmp>
 800f34a:	1e06      	subs	r6, r0, #0
 800f34c:	d108      	bne.n	800f360 <__mdiff+0x28>
 800f34e:	4631      	mov	r1, r6
 800f350:	4638      	mov	r0, r7
 800f352:	f7ff fdc2 	bl	800eeda <_Balloc>
 800f356:	2301      	movs	r3, #1
 800f358:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800f35c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f360:	bfa4      	itt	ge
 800f362:	4623      	movge	r3, r4
 800f364:	462c      	movge	r4, r5
 800f366:	4638      	mov	r0, r7
 800f368:	6861      	ldr	r1, [r4, #4]
 800f36a:	bfa6      	itte	ge
 800f36c:	461d      	movge	r5, r3
 800f36e:	2600      	movge	r6, #0
 800f370:	2601      	movlt	r6, #1
 800f372:	f7ff fdb2 	bl	800eeda <_Balloc>
 800f376:	692b      	ldr	r3, [r5, #16]
 800f378:	60c6      	str	r6, [r0, #12]
 800f37a:	6926      	ldr	r6, [r4, #16]
 800f37c:	f105 0914 	add.w	r9, r5, #20
 800f380:	f104 0214 	add.w	r2, r4, #20
 800f384:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800f388:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800f38c:	f100 0514 	add.w	r5, r0, #20
 800f390:	f04f 0e00 	mov.w	lr, #0
 800f394:	f852 ab04 	ldr.w	sl, [r2], #4
 800f398:	f859 4b04 	ldr.w	r4, [r9], #4
 800f39c:	fa1e f18a 	uxtah	r1, lr, sl
 800f3a0:	b2a3      	uxth	r3, r4
 800f3a2:	1ac9      	subs	r1, r1, r3
 800f3a4:	0c23      	lsrs	r3, r4, #16
 800f3a6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800f3aa:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800f3ae:	b289      	uxth	r1, r1
 800f3b0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800f3b4:	45c8      	cmp	r8, r9
 800f3b6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800f3ba:	4694      	mov	ip, r2
 800f3bc:	f845 3b04 	str.w	r3, [r5], #4
 800f3c0:	d8e8      	bhi.n	800f394 <__mdiff+0x5c>
 800f3c2:	45bc      	cmp	ip, r7
 800f3c4:	d304      	bcc.n	800f3d0 <__mdiff+0x98>
 800f3c6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800f3ca:	b183      	cbz	r3, 800f3ee <__mdiff+0xb6>
 800f3cc:	6106      	str	r6, [r0, #16]
 800f3ce:	e7c5      	b.n	800f35c <__mdiff+0x24>
 800f3d0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800f3d4:	fa1e f381 	uxtah	r3, lr, r1
 800f3d8:	141a      	asrs	r2, r3, #16
 800f3da:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f3de:	b29b      	uxth	r3, r3
 800f3e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f3e4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800f3e8:	f845 3b04 	str.w	r3, [r5], #4
 800f3ec:	e7e9      	b.n	800f3c2 <__mdiff+0x8a>
 800f3ee:	3e01      	subs	r6, #1
 800f3f0:	e7e9      	b.n	800f3c6 <__mdiff+0x8e>

0800f3f2 <__d2b>:
 800f3f2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f3f6:	460e      	mov	r6, r1
 800f3f8:	2101      	movs	r1, #1
 800f3fa:	ec59 8b10 	vmov	r8, r9, d0
 800f3fe:	4615      	mov	r5, r2
 800f400:	f7ff fd6b 	bl	800eeda <_Balloc>
 800f404:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800f408:	4607      	mov	r7, r0
 800f40a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f40e:	bb34      	cbnz	r4, 800f45e <__d2b+0x6c>
 800f410:	9301      	str	r3, [sp, #4]
 800f412:	f1b8 0300 	subs.w	r3, r8, #0
 800f416:	d027      	beq.n	800f468 <__d2b+0x76>
 800f418:	a802      	add	r0, sp, #8
 800f41a:	f840 3d08 	str.w	r3, [r0, #-8]!
 800f41e:	f7ff fe01 	bl	800f024 <__lo0bits>
 800f422:	9900      	ldr	r1, [sp, #0]
 800f424:	b1f0      	cbz	r0, 800f464 <__d2b+0x72>
 800f426:	9a01      	ldr	r2, [sp, #4]
 800f428:	f1c0 0320 	rsb	r3, r0, #32
 800f42c:	fa02 f303 	lsl.w	r3, r2, r3
 800f430:	430b      	orrs	r3, r1
 800f432:	40c2      	lsrs	r2, r0
 800f434:	617b      	str	r3, [r7, #20]
 800f436:	9201      	str	r2, [sp, #4]
 800f438:	9b01      	ldr	r3, [sp, #4]
 800f43a:	61bb      	str	r3, [r7, #24]
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	bf14      	ite	ne
 800f440:	2102      	movne	r1, #2
 800f442:	2101      	moveq	r1, #1
 800f444:	6139      	str	r1, [r7, #16]
 800f446:	b1c4      	cbz	r4, 800f47a <__d2b+0x88>
 800f448:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800f44c:	4404      	add	r4, r0
 800f44e:	6034      	str	r4, [r6, #0]
 800f450:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f454:	6028      	str	r0, [r5, #0]
 800f456:	4638      	mov	r0, r7
 800f458:	b003      	add	sp, #12
 800f45a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f45e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f462:	e7d5      	b.n	800f410 <__d2b+0x1e>
 800f464:	6179      	str	r1, [r7, #20]
 800f466:	e7e7      	b.n	800f438 <__d2b+0x46>
 800f468:	a801      	add	r0, sp, #4
 800f46a:	f7ff fddb 	bl	800f024 <__lo0bits>
 800f46e:	9b01      	ldr	r3, [sp, #4]
 800f470:	617b      	str	r3, [r7, #20]
 800f472:	2101      	movs	r1, #1
 800f474:	6139      	str	r1, [r7, #16]
 800f476:	3020      	adds	r0, #32
 800f478:	e7e5      	b.n	800f446 <__d2b+0x54>
 800f47a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800f47e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f482:	6030      	str	r0, [r6, #0]
 800f484:	6918      	ldr	r0, [r3, #16]
 800f486:	f7ff fdae 	bl	800efe6 <__hi0bits>
 800f48a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800f48e:	e7e1      	b.n	800f454 <__d2b+0x62>

0800f490 <_calloc_r>:
 800f490:	b538      	push	{r3, r4, r5, lr}
 800f492:	fb02 f401 	mul.w	r4, r2, r1
 800f496:	4621      	mov	r1, r4
 800f498:	f000 f856 	bl	800f548 <_malloc_r>
 800f49c:	4605      	mov	r5, r0
 800f49e:	b118      	cbz	r0, 800f4a8 <_calloc_r+0x18>
 800f4a0:	4622      	mov	r2, r4
 800f4a2:	2100      	movs	r1, #0
 800f4a4:	f7fe fa20 	bl	800d8e8 <memset>
 800f4a8:	4628      	mov	r0, r5
 800f4aa:	bd38      	pop	{r3, r4, r5, pc}

0800f4ac <_free_r>:
 800f4ac:	b538      	push	{r3, r4, r5, lr}
 800f4ae:	4605      	mov	r5, r0
 800f4b0:	2900      	cmp	r1, #0
 800f4b2:	d045      	beq.n	800f540 <_free_r+0x94>
 800f4b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f4b8:	1f0c      	subs	r4, r1, #4
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	bfb8      	it	lt
 800f4be:	18e4      	addlt	r4, r4, r3
 800f4c0:	f000 fa29 	bl	800f916 <__malloc_lock>
 800f4c4:	4a1f      	ldr	r2, [pc, #124]	; (800f544 <_free_r+0x98>)
 800f4c6:	6813      	ldr	r3, [r2, #0]
 800f4c8:	4610      	mov	r0, r2
 800f4ca:	b933      	cbnz	r3, 800f4da <_free_r+0x2e>
 800f4cc:	6063      	str	r3, [r4, #4]
 800f4ce:	6014      	str	r4, [r2, #0]
 800f4d0:	4628      	mov	r0, r5
 800f4d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f4d6:	f000 ba1f 	b.w	800f918 <__malloc_unlock>
 800f4da:	42a3      	cmp	r3, r4
 800f4dc:	d90c      	bls.n	800f4f8 <_free_r+0x4c>
 800f4de:	6821      	ldr	r1, [r4, #0]
 800f4e0:	1862      	adds	r2, r4, r1
 800f4e2:	4293      	cmp	r3, r2
 800f4e4:	bf04      	itt	eq
 800f4e6:	681a      	ldreq	r2, [r3, #0]
 800f4e8:	685b      	ldreq	r3, [r3, #4]
 800f4ea:	6063      	str	r3, [r4, #4]
 800f4ec:	bf04      	itt	eq
 800f4ee:	1852      	addeq	r2, r2, r1
 800f4f0:	6022      	streq	r2, [r4, #0]
 800f4f2:	6004      	str	r4, [r0, #0]
 800f4f4:	e7ec      	b.n	800f4d0 <_free_r+0x24>
 800f4f6:	4613      	mov	r3, r2
 800f4f8:	685a      	ldr	r2, [r3, #4]
 800f4fa:	b10a      	cbz	r2, 800f500 <_free_r+0x54>
 800f4fc:	42a2      	cmp	r2, r4
 800f4fe:	d9fa      	bls.n	800f4f6 <_free_r+0x4a>
 800f500:	6819      	ldr	r1, [r3, #0]
 800f502:	1858      	adds	r0, r3, r1
 800f504:	42a0      	cmp	r0, r4
 800f506:	d10b      	bne.n	800f520 <_free_r+0x74>
 800f508:	6820      	ldr	r0, [r4, #0]
 800f50a:	4401      	add	r1, r0
 800f50c:	1858      	adds	r0, r3, r1
 800f50e:	4282      	cmp	r2, r0
 800f510:	6019      	str	r1, [r3, #0]
 800f512:	d1dd      	bne.n	800f4d0 <_free_r+0x24>
 800f514:	6810      	ldr	r0, [r2, #0]
 800f516:	6852      	ldr	r2, [r2, #4]
 800f518:	605a      	str	r2, [r3, #4]
 800f51a:	4401      	add	r1, r0
 800f51c:	6019      	str	r1, [r3, #0]
 800f51e:	e7d7      	b.n	800f4d0 <_free_r+0x24>
 800f520:	d902      	bls.n	800f528 <_free_r+0x7c>
 800f522:	230c      	movs	r3, #12
 800f524:	602b      	str	r3, [r5, #0]
 800f526:	e7d3      	b.n	800f4d0 <_free_r+0x24>
 800f528:	6820      	ldr	r0, [r4, #0]
 800f52a:	1821      	adds	r1, r4, r0
 800f52c:	428a      	cmp	r2, r1
 800f52e:	bf04      	itt	eq
 800f530:	6811      	ldreq	r1, [r2, #0]
 800f532:	6852      	ldreq	r2, [r2, #4]
 800f534:	6062      	str	r2, [r4, #4]
 800f536:	bf04      	itt	eq
 800f538:	1809      	addeq	r1, r1, r0
 800f53a:	6021      	streq	r1, [r4, #0]
 800f53c:	605c      	str	r4, [r3, #4]
 800f53e:	e7c7      	b.n	800f4d0 <_free_r+0x24>
 800f540:	bd38      	pop	{r3, r4, r5, pc}
 800f542:	bf00      	nop
 800f544:	20000290 	.word	0x20000290

0800f548 <_malloc_r>:
 800f548:	b570      	push	{r4, r5, r6, lr}
 800f54a:	1ccd      	adds	r5, r1, #3
 800f54c:	f025 0503 	bic.w	r5, r5, #3
 800f550:	3508      	adds	r5, #8
 800f552:	2d0c      	cmp	r5, #12
 800f554:	bf38      	it	cc
 800f556:	250c      	movcc	r5, #12
 800f558:	2d00      	cmp	r5, #0
 800f55a:	4606      	mov	r6, r0
 800f55c:	db01      	blt.n	800f562 <_malloc_r+0x1a>
 800f55e:	42a9      	cmp	r1, r5
 800f560:	d903      	bls.n	800f56a <_malloc_r+0x22>
 800f562:	230c      	movs	r3, #12
 800f564:	6033      	str	r3, [r6, #0]
 800f566:	2000      	movs	r0, #0
 800f568:	bd70      	pop	{r4, r5, r6, pc}
 800f56a:	f000 f9d4 	bl	800f916 <__malloc_lock>
 800f56e:	4a21      	ldr	r2, [pc, #132]	; (800f5f4 <_malloc_r+0xac>)
 800f570:	6814      	ldr	r4, [r2, #0]
 800f572:	4621      	mov	r1, r4
 800f574:	b991      	cbnz	r1, 800f59c <_malloc_r+0x54>
 800f576:	4c20      	ldr	r4, [pc, #128]	; (800f5f8 <_malloc_r+0xb0>)
 800f578:	6823      	ldr	r3, [r4, #0]
 800f57a:	b91b      	cbnz	r3, 800f584 <_malloc_r+0x3c>
 800f57c:	4630      	mov	r0, r6
 800f57e:	f000 f98f 	bl	800f8a0 <_sbrk_r>
 800f582:	6020      	str	r0, [r4, #0]
 800f584:	4629      	mov	r1, r5
 800f586:	4630      	mov	r0, r6
 800f588:	f000 f98a 	bl	800f8a0 <_sbrk_r>
 800f58c:	1c43      	adds	r3, r0, #1
 800f58e:	d124      	bne.n	800f5da <_malloc_r+0x92>
 800f590:	230c      	movs	r3, #12
 800f592:	6033      	str	r3, [r6, #0]
 800f594:	4630      	mov	r0, r6
 800f596:	f000 f9bf 	bl	800f918 <__malloc_unlock>
 800f59a:	e7e4      	b.n	800f566 <_malloc_r+0x1e>
 800f59c:	680b      	ldr	r3, [r1, #0]
 800f59e:	1b5b      	subs	r3, r3, r5
 800f5a0:	d418      	bmi.n	800f5d4 <_malloc_r+0x8c>
 800f5a2:	2b0b      	cmp	r3, #11
 800f5a4:	d90f      	bls.n	800f5c6 <_malloc_r+0x7e>
 800f5a6:	600b      	str	r3, [r1, #0]
 800f5a8:	50cd      	str	r5, [r1, r3]
 800f5aa:	18cc      	adds	r4, r1, r3
 800f5ac:	4630      	mov	r0, r6
 800f5ae:	f000 f9b3 	bl	800f918 <__malloc_unlock>
 800f5b2:	f104 000b 	add.w	r0, r4, #11
 800f5b6:	1d23      	adds	r3, r4, #4
 800f5b8:	f020 0007 	bic.w	r0, r0, #7
 800f5bc:	1ac3      	subs	r3, r0, r3
 800f5be:	d0d3      	beq.n	800f568 <_malloc_r+0x20>
 800f5c0:	425a      	negs	r2, r3
 800f5c2:	50e2      	str	r2, [r4, r3]
 800f5c4:	e7d0      	b.n	800f568 <_malloc_r+0x20>
 800f5c6:	428c      	cmp	r4, r1
 800f5c8:	684b      	ldr	r3, [r1, #4]
 800f5ca:	bf16      	itet	ne
 800f5cc:	6063      	strne	r3, [r4, #4]
 800f5ce:	6013      	streq	r3, [r2, #0]
 800f5d0:	460c      	movne	r4, r1
 800f5d2:	e7eb      	b.n	800f5ac <_malloc_r+0x64>
 800f5d4:	460c      	mov	r4, r1
 800f5d6:	6849      	ldr	r1, [r1, #4]
 800f5d8:	e7cc      	b.n	800f574 <_malloc_r+0x2c>
 800f5da:	1cc4      	adds	r4, r0, #3
 800f5dc:	f024 0403 	bic.w	r4, r4, #3
 800f5e0:	42a0      	cmp	r0, r4
 800f5e2:	d005      	beq.n	800f5f0 <_malloc_r+0xa8>
 800f5e4:	1a21      	subs	r1, r4, r0
 800f5e6:	4630      	mov	r0, r6
 800f5e8:	f000 f95a 	bl	800f8a0 <_sbrk_r>
 800f5ec:	3001      	adds	r0, #1
 800f5ee:	d0cf      	beq.n	800f590 <_malloc_r+0x48>
 800f5f0:	6025      	str	r5, [r4, #0]
 800f5f2:	e7db      	b.n	800f5ac <_malloc_r+0x64>
 800f5f4:	20000290 	.word	0x20000290
 800f5f8:	20000294 	.word	0x20000294

0800f5fc <__ssputs_r>:
 800f5fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f600:	688e      	ldr	r6, [r1, #8]
 800f602:	429e      	cmp	r6, r3
 800f604:	4682      	mov	sl, r0
 800f606:	460c      	mov	r4, r1
 800f608:	4690      	mov	r8, r2
 800f60a:	4699      	mov	r9, r3
 800f60c:	d837      	bhi.n	800f67e <__ssputs_r+0x82>
 800f60e:	898a      	ldrh	r2, [r1, #12]
 800f610:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f614:	d031      	beq.n	800f67a <__ssputs_r+0x7e>
 800f616:	6825      	ldr	r5, [r4, #0]
 800f618:	6909      	ldr	r1, [r1, #16]
 800f61a:	1a6f      	subs	r7, r5, r1
 800f61c:	6965      	ldr	r5, [r4, #20]
 800f61e:	2302      	movs	r3, #2
 800f620:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f624:	fb95 f5f3 	sdiv	r5, r5, r3
 800f628:	f109 0301 	add.w	r3, r9, #1
 800f62c:	443b      	add	r3, r7
 800f62e:	429d      	cmp	r5, r3
 800f630:	bf38      	it	cc
 800f632:	461d      	movcc	r5, r3
 800f634:	0553      	lsls	r3, r2, #21
 800f636:	d530      	bpl.n	800f69a <__ssputs_r+0x9e>
 800f638:	4629      	mov	r1, r5
 800f63a:	f7ff ff85 	bl	800f548 <_malloc_r>
 800f63e:	4606      	mov	r6, r0
 800f640:	b950      	cbnz	r0, 800f658 <__ssputs_r+0x5c>
 800f642:	230c      	movs	r3, #12
 800f644:	f8ca 3000 	str.w	r3, [sl]
 800f648:	89a3      	ldrh	r3, [r4, #12]
 800f64a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f64e:	81a3      	strh	r3, [r4, #12]
 800f650:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f654:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f658:	463a      	mov	r2, r7
 800f65a:	6921      	ldr	r1, [r4, #16]
 800f65c:	f7ff fc32 	bl	800eec4 <memcpy>
 800f660:	89a3      	ldrh	r3, [r4, #12]
 800f662:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f666:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f66a:	81a3      	strh	r3, [r4, #12]
 800f66c:	6126      	str	r6, [r4, #16]
 800f66e:	6165      	str	r5, [r4, #20]
 800f670:	443e      	add	r6, r7
 800f672:	1bed      	subs	r5, r5, r7
 800f674:	6026      	str	r6, [r4, #0]
 800f676:	60a5      	str	r5, [r4, #8]
 800f678:	464e      	mov	r6, r9
 800f67a:	454e      	cmp	r6, r9
 800f67c:	d900      	bls.n	800f680 <__ssputs_r+0x84>
 800f67e:	464e      	mov	r6, r9
 800f680:	4632      	mov	r2, r6
 800f682:	4641      	mov	r1, r8
 800f684:	6820      	ldr	r0, [r4, #0]
 800f686:	f000 f92d 	bl	800f8e4 <memmove>
 800f68a:	68a3      	ldr	r3, [r4, #8]
 800f68c:	1b9b      	subs	r3, r3, r6
 800f68e:	60a3      	str	r3, [r4, #8]
 800f690:	6823      	ldr	r3, [r4, #0]
 800f692:	441e      	add	r6, r3
 800f694:	6026      	str	r6, [r4, #0]
 800f696:	2000      	movs	r0, #0
 800f698:	e7dc      	b.n	800f654 <__ssputs_r+0x58>
 800f69a:	462a      	mov	r2, r5
 800f69c:	f000 f93d 	bl	800f91a <_realloc_r>
 800f6a0:	4606      	mov	r6, r0
 800f6a2:	2800      	cmp	r0, #0
 800f6a4:	d1e2      	bne.n	800f66c <__ssputs_r+0x70>
 800f6a6:	6921      	ldr	r1, [r4, #16]
 800f6a8:	4650      	mov	r0, sl
 800f6aa:	f7ff feff 	bl	800f4ac <_free_r>
 800f6ae:	e7c8      	b.n	800f642 <__ssputs_r+0x46>

0800f6b0 <_svfiprintf_r>:
 800f6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6b4:	461d      	mov	r5, r3
 800f6b6:	898b      	ldrh	r3, [r1, #12]
 800f6b8:	061f      	lsls	r7, r3, #24
 800f6ba:	b09d      	sub	sp, #116	; 0x74
 800f6bc:	4680      	mov	r8, r0
 800f6be:	460c      	mov	r4, r1
 800f6c0:	4616      	mov	r6, r2
 800f6c2:	d50f      	bpl.n	800f6e4 <_svfiprintf_r+0x34>
 800f6c4:	690b      	ldr	r3, [r1, #16]
 800f6c6:	b96b      	cbnz	r3, 800f6e4 <_svfiprintf_r+0x34>
 800f6c8:	2140      	movs	r1, #64	; 0x40
 800f6ca:	f7ff ff3d 	bl	800f548 <_malloc_r>
 800f6ce:	6020      	str	r0, [r4, #0]
 800f6d0:	6120      	str	r0, [r4, #16]
 800f6d2:	b928      	cbnz	r0, 800f6e0 <_svfiprintf_r+0x30>
 800f6d4:	230c      	movs	r3, #12
 800f6d6:	f8c8 3000 	str.w	r3, [r8]
 800f6da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f6de:	e0c8      	b.n	800f872 <_svfiprintf_r+0x1c2>
 800f6e0:	2340      	movs	r3, #64	; 0x40
 800f6e2:	6163      	str	r3, [r4, #20]
 800f6e4:	2300      	movs	r3, #0
 800f6e6:	9309      	str	r3, [sp, #36]	; 0x24
 800f6e8:	2320      	movs	r3, #32
 800f6ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f6ee:	2330      	movs	r3, #48	; 0x30
 800f6f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f6f4:	9503      	str	r5, [sp, #12]
 800f6f6:	f04f 0b01 	mov.w	fp, #1
 800f6fa:	4637      	mov	r7, r6
 800f6fc:	463d      	mov	r5, r7
 800f6fe:	f815 3b01 	ldrb.w	r3, [r5], #1
 800f702:	b10b      	cbz	r3, 800f708 <_svfiprintf_r+0x58>
 800f704:	2b25      	cmp	r3, #37	; 0x25
 800f706:	d13e      	bne.n	800f786 <_svfiprintf_r+0xd6>
 800f708:	ebb7 0a06 	subs.w	sl, r7, r6
 800f70c:	d00b      	beq.n	800f726 <_svfiprintf_r+0x76>
 800f70e:	4653      	mov	r3, sl
 800f710:	4632      	mov	r2, r6
 800f712:	4621      	mov	r1, r4
 800f714:	4640      	mov	r0, r8
 800f716:	f7ff ff71 	bl	800f5fc <__ssputs_r>
 800f71a:	3001      	adds	r0, #1
 800f71c:	f000 80a4 	beq.w	800f868 <_svfiprintf_r+0x1b8>
 800f720:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f722:	4453      	add	r3, sl
 800f724:	9309      	str	r3, [sp, #36]	; 0x24
 800f726:	783b      	ldrb	r3, [r7, #0]
 800f728:	2b00      	cmp	r3, #0
 800f72a:	f000 809d 	beq.w	800f868 <_svfiprintf_r+0x1b8>
 800f72e:	2300      	movs	r3, #0
 800f730:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f734:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f738:	9304      	str	r3, [sp, #16]
 800f73a:	9307      	str	r3, [sp, #28]
 800f73c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f740:	931a      	str	r3, [sp, #104]	; 0x68
 800f742:	462f      	mov	r7, r5
 800f744:	2205      	movs	r2, #5
 800f746:	f817 1b01 	ldrb.w	r1, [r7], #1
 800f74a:	4850      	ldr	r0, [pc, #320]	; (800f88c <_svfiprintf_r+0x1dc>)
 800f74c:	f7f0 fd48 	bl	80001e0 <memchr>
 800f750:	9b04      	ldr	r3, [sp, #16]
 800f752:	b9d0      	cbnz	r0, 800f78a <_svfiprintf_r+0xda>
 800f754:	06d9      	lsls	r1, r3, #27
 800f756:	bf44      	itt	mi
 800f758:	2220      	movmi	r2, #32
 800f75a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f75e:	071a      	lsls	r2, r3, #28
 800f760:	bf44      	itt	mi
 800f762:	222b      	movmi	r2, #43	; 0x2b
 800f764:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f768:	782a      	ldrb	r2, [r5, #0]
 800f76a:	2a2a      	cmp	r2, #42	; 0x2a
 800f76c:	d015      	beq.n	800f79a <_svfiprintf_r+0xea>
 800f76e:	9a07      	ldr	r2, [sp, #28]
 800f770:	462f      	mov	r7, r5
 800f772:	2000      	movs	r0, #0
 800f774:	250a      	movs	r5, #10
 800f776:	4639      	mov	r1, r7
 800f778:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f77c:	3b30      	subs	r3, #48	; 0x30
 800f77e:	2b09      	cmp	r3, #9
 800f780:	d94d      	bls.n	800f81e <_svfiprintf_r+0x16e>
 800f782:	b1b8      	cbz	r0, 800f7b4 <_svfiprintf_r+0x104>
 800f784:	e00f      	b.n	800f7a6 <_svfiprintf_r+0xf6>
 800f786:	462f      	mov	r7, r5
 800f788:	e7b8      	b.n	800f6fc <_svfiprintf_r+0x4c>
 800f78a:	4a40      	ldr	r2, [pc, #256]	; (800f88c <_svfiprintf_r+0x1dc>)
 800f78c:	1a80      	subs	r0, r0, r2
 800f78e:	fa0b f000 	lsl.w	r0, fp, r0
 800f792:	4318      	orrs	r0, r3
 800f794:	9004      	str	r0, [sp, #16]
 800f796:	463d      	mov	r5, r7
 800f798:	e7d3      	b.n	800f742 <_svfiprintf_r+0x92>
 800f79a:	9a03      	ldr	r2, [sp, #12]
 800f79c:	1d11      	adds	r1, r2, #4
 800f79e:	6812      	ldr	r2, [r2, #0]
 800f7a0:	9103      	str	r1, [sp, #12]
 800f7a2:	2a00      	cmp	r2, #0
 800f7a4:	db01      	blt.n	800f7aa <_svfiprintf_r+0xfa>
 800f7a6:	9207      	str	r2, [sp, #28]
 800f7a8:	e004      	b.n	800f7b4 <_svfiprintf_r+0x104>
 800f7aa:	4252      	negs	r2, r2
 800f7ac:	f043 0302 	orr.w	r3, r3, #2
 800f7b0:	9207      	str	r2, [sp, #28]
 800f7b2:	9304      	str	r3, [sp, #16]
 800f7b4:	783b      	ldrb	r3, [r7, #0]
 800f7b6:	2b2e      	cmp	r3, #46	; 0x2e
 800f7b8:	d10c      	bne.n	800f7d4 <_svfiprintf_r+0x124>
 800f7ba:	787b      	ldrb	r3, [r7, #1]
 800f7bc:	2b2a      	cmp	r3, #42	; 0x2a
 800f7be:	d133      	bne.n	800f828 <_svfiprintf_r+0x178>
 800f7c0:	9b03      	ldr	r3, [sp, #12]
 800f7c2:	1d1a      	adds	r2, r3, #4
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	9203      	str	r2, [sp, #12]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	bfb8      	it	lt
 800f7cc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800f7d0:	3702      	adds	r7, #2
 800f7d2:	9305      	str	r3, [sp, #20]
 800f7d4:	4d2e      	ldr	r5, [pc, #184]	; (800f890 <_svfiprintf_r+0x1e0>)
 800f7d6:	7839      	ldrb	r1, [r7, #0]
 800f7d8:	2203      	movs	r2, #3
 800f7da:	4628      	mov	r0, r5
 800f7dc:	f7f0 fd00 	bl	80001e0 <memchr>
 800f7e0:	b138      	cbz	r0, 800f7f2 <_svfiprintf_r+0x142>
 800f7e2:	2340      	movs	r3, #64	; 0x40
 800f7e4:	1b40      	subs	r0, r0, r5
 800f7e6:	fa03 f000 	lsl.w	r0, r3, r0
 800f7ea:	9b04      	ldr	r3, [sp, #16]
 800f7ec:	4303      	orrs	r3, r0
 800f7ee:	3701      	adds	r7, #1
 800f7f0:	9304      	str	r3, [sp, #16]
 800f7f2:	7839      	ldrb	r1, [r7, #0]
 800f7f4:	4827      	ldr	r0, [pc, #156]	; (800f894 <_svfiprintf_r+0x1e4>)
 800f7f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f7fa:	2206      	movs	r2, #6
 800f7fc:	1c7e      	adds	r6, r7, #1
 800f7fe:	f7f0 fcef 	bl	80001e0 <memchr>
 800f802:	2800      	cmp	r0, #0
 800f804:	d038      	beq.n	800f878 <_svfiprintf_r+0x1c8>
 800f806:	4b24      	ldr	r3, [pc, #144]	; (800f898 <_svfiprintf_r+0x1e8>)
 800f808:	bb13      	cbnz	r3, 800f850 <_svfiprintf_r+0x1a0>
 800f80a:	9b03      	ldr	r3, [sp, #12]
 800f80c:	3307      	adds	r3, #7
 800f80e:	f023 0307 	bic.w	r3, r3, #7
 800f812:	3308      	adds	r3, #8
 800f814:	9303      	str	r3, [sp, #12]
 800f816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f818:	444b      	add	r3, r9
 800f81a:	9309      	str	r3, [sp, #36]	; 0x24
 800f81c:	e76d      	b.n	800f6fa <_svfiprintf_r+0x4a>
 800f81e:	fb05 3202 	mla	r2, r5, r2, r3
 800f822:	2001      	movs	r0, #1
 800f824:	460f      	mov	r7, r1
 800f826:	e7a6      	b.n	800f776 <_svfiprintf_r+0xc6>
 800f828:	2300      	movs	r3, #0
 800f82a:	3701      	adds	r7, #1
 800f82c:	9305      	str	r3, [sp, #20]
 800f82e:	4619      	mov	r1, r3
 800f830:	250a      	movs	r5, #10
 800f832:	4638      	mov	r0, r7
 800f834:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f838:	3a30      	subs	r2, #48	; 0x30
 800f83a:	2a09      	cmp	r2, #9
 800f83c:	d903      	bls.n	800f846 <_svfiprintf_r+0x196>
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d0c8      	beq.n	800f7d4 <_svfiprintf_r+0x124>
 800f842:	9105      	str	r1, [sp, #20]
 800f844:	e7c6      	b.n	800f7d4 <_svfiprintf_r+0x124>
 800f846:	fb05 2101 	mla	r1, r5, r1, r2
 800f84a:	2301      	movs	r3, #1
 800f84c:	4607      	mov	r7, r0
 800f84e:	e7f0      	b.n	800f832 <_svfiprintf_r+0x182>
 800f850:	ab03      	add	r3, sp, #12
 800f852:	9300      	str	r3, [sp, #0]
 800f854:	4622      	mov	r2, r4
 800f856:	4b11      	ldr	r3, [pc, #68]	; (800f89c <_svfiprintf_r+0x1ec>)
 800f858:	a904      	add	r1, sp, #16
 800f85a:	4640      	mov	r0, r8
 800f85c:	f7fe f8e0 	bl	800da20 <_printf_float>
 800f860:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800f864:	4681      	mov	r9, r0
 800f866:	d1d6      	bne.n	800f816 <_svfiprintf_r+0x166>
 800f868:	89a3      	ldrh	r3, [r4, #12]
 800f86a:	065b      	lsls	r3, r3, #25
 800f86c:	f53f af35 	bmi.w	800f6da <_svfiprintf_r+0x2a>
 800f870:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f872:	b01d      	add	sp, #116	; 0x74
 800f874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f878:	ab03      	add	r3, sp, #12
 800f87a:	9300      	str	r3, [sp, #0]
 800f87c:	4622      	mov	r2, r4
 800f87e:	4b07      	ldr	r3, [pc, #28]	; (800f89c <_svfiprintf_r+0x1ec>)
 800f880:	a904      	add	r1, sp, #16
 800f882:	4640      	mov	r0, r8
 800f884:	f7fe fb82 	bl	800df8c <_printf_i>
 800f888:	e7ea      	b.n	800f860 <_svfiprintf_r+0x1b0>
 800f88a:	bf00      	nop
 800f88c:	080110a4 	.word	0x080110a4
 800f890:	080110aa 	.word	0x080110aa
 800f894:	080110ae 	.word	0x080110ae
 800f898:	0800da21 	.word	0x0800da21
 800f89c:	0800f5fd 	.word	0x0800f5fd

0800f8a0 <_sbrk_r>:
 800f8a0:	b538      	push	{r3, r4, r5, lr}
 800f8a2:	4c06      	ldr	r4, [pc, #24]	; (800f8bc <_sbrk_r+0x1c>)
 800f8a4:	2300      	movs	r3, #0
 800f8a6:	4605      	mov	r5, r0
 800f8a8:	4608      	mov	r0, r1
 800f8aa:	6023      	str	r3, [r4, #0]
 800f8ac:	f7fd ff86 	bl	800d7bc <_sbrk>
 800f8b0:	1c43      	adds	r3, r0, #1
 800f8b2:	d102      	bne.n	800f8ba <_sbrk_r+0x1a>
 800f8b4:	6823      	ldr	r3, [r4, #0]
 800f8b6:	b103      	cbz	r3, 800f8ba <_sbrk_r+0x1a>
 800f8b8:	602b      	str	r3, [r5, #0]
 800f8ba:	bd38      	pop	{r3, r4, r5, pc}
 800f8bc:	20001548 	.word	0x20001548

0800f8c0 <__ascii_mbtowc>:
 800f8c0:	b082      	sub	sp, #8
 800f8c2:	b901      	cbnz	r1, 800f8c6 <__ascii_mbtowc+0x6>
 800f8c4:	a901      	add	r1, sp, #4
 800f8c6:	b142      	cbz	r2, 800f8da <__ascii_mbtowc+0x1a>
 800f8c8:	b14b      	cbz	r3, 800f8de <__ascii_mbtowc+0x1e>
 800f8ca:	7813      	ldrb	r3, [r2, #0]
 800f8cc:	600b      	str	r3, [r1, #0]
 800f8ce:	7812      	ldrb	r2, [r2, #0]
 800f8d0:	1c10      	adds	r0, r2, #0
 800f8d2:	bf18      	it	ne
 800f8d4:	2001      	movne	r0, #1
 800f8d6:	b002      	add	sp, #8
 800f8d8:	4770      	bx	lr
 800f8da:	4610      	mov	r0, r2
 800f8dc:	e7fb      	b.n	800f8d6 <__ascii_mbtowc+0x16>
 800f8de:	f06f 0001 	mvn.w	r0, #1
 800f8e2:	e7f8      	b.n	800f8d6 <__ascii_mbtowc+0x16>

0800f8e4 <memmove>:
 800f8e4:	4288      	cmp	r0, r1
 800f8e6:	b510      	push	{r4, lr}
 800f8e8:	eb01 0302 	add.w	r3, r1, r2
 800f8ec:	d807      	bhi.n	800f8fe <memmove+0x1a>
 800f8ee:	1e42      	subs	r2, r0, #1
 800f8f0:	4299      	cmp	r1, r3
 800f8f2:	d00a      	beq.n	800f90a <memmove+0x26>
 800f8f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f8f8:	f802 4f01 	strb.w	r4, [r2, #1]!
 800f8fc:	e7f8      	b.n	800f8f0 <memmove+0xc>
 800f8fe:	4283      	cmp	r3, r0
 800f900:	d9f5      	bls.n	800f8ee <memmove+0xa>
 800f902:	1881      	adds	r1, r0, r2
 800f904:	1ad2      	subs	r2, r2, r3
 800f906:	42d3      	cmn	r3, r2
 800f908:	d100      	bne.n	800f90c <memmove+0x28>
 800f90a:	bd10      	pop	{r4, pc}
 800f90c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f910:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800f914:	e7f7      	b.n	800f906 <memmove+0x22>

0800f916 <__malloc_lock>:
 800f916:	4770      	bx	lr

0800f918 <__malloc_unlock>:
 800f918:	4770      	bx	lr

0800f91a <_realloc_r>:
 800f91a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f91c:	4607      	mov	r7, r0
 800f91e:	4614      	mov	r4, r2
 800f920:	460e      	mov	r6, r1
 800f922:	b921      	cbnz	r1, 800f92e <_realloc_r+0x14>
 800f924:	4611      	mov	r1, r2
 800f926:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f92a:	f7ff be0d 	b.w	800f548 <_malloc_r>
 800f92e:	b922      	cbnz	r2, 800f93a <_realloc_r+0x20>
 800f930:	f7ff fdbc 	bl	800f4ac <_free_r>
 800f934:	4625      	mov	r5, r4
 800f936:	4628      	mov	r0, r5
 800f938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f93a:	f000 f821 	bl	800f980 <_malloc_usable_size_r>
 800f93e:	42a0      	cmp	r0, r4
 800f940:	d20f      	bcs.n	800f962 <_realloc_r+0x48>
 800f942:	4621      	mov	r1, r4
 800f944:	4638      	mov	r0, r7
 800f946:	f7ff fdff 	bl	800f548 <_malloc_r>
 800f94a:	4605      	mov	r5, r0
 800f94c:	2800      	cmp	r0, #0
 800f94e:	d0f2      	beq.n	800f936 <_realloc_r+0x1c>
 800f950:	4631      	mov	r1, r6
 800f952:	4622      	mov	r2, r4
 800f954:	f7ff fab6 	bl	800eec4 <memcpy>
 800f958:	4631      	mov	r1, r6
 800f95a:	4638      	mov	r0, r7
 800f95c:	f7ff fda6 	bl	800f4ac <_free_r>
 800f960:	e7e9      	b.n	800f936 <_realloc_r+0x1c>
 800f962:	4635      	mov	r5, r6
 800f964:	e7e7      	b.n	800f936 <_realloc_r+0x1c>

0800f966 <__ascii_wctomb>:
 800f966:	b149      	cbz	r1, 800f97c <__ascii_wctomb+0x16>
 800f968:	2aff      	cmp	r2, #255	; 0xff
 800f96a:	bf85      	ittet	hi
 800f96c:	238a      	movhi	r3, #138	; 0x8a
 800f96e:	6003      	strhi	r3, [r0, #0]
 800f970:	700a      	strbls	r2, [r1, #0]
 800f972:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800f976:	bf98      	it	ls
 800f978:	2001      	movls	r0, #1
 800f97a:	4770      	bx	lr
 800f97c:	4608      	mov	r0, r1
 800f97e:	4770      	bx	lr

0800f980 <_malloc_usable_size_r>:
 800f980:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f984:	1f18      	subs	r0, r3, #4
 800f986:	2b00      	cmp	r3, #0
 800f988:	bfbc      	itt	lt
 800f98a:	580b      	ldrlt	r3, [r1, r0]
 800f98c:	18c0      	addlt	r0, r0, r3
 800f98e:	4770      	bx	lr

0800f990 <cos>:
 800f990:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f992:	ec51 0b10 	vmov	r0, r1, d0
 800f996:	4a1e      	ldr	r2, [pc, #120]	; (800fa10 <cos+0x80>)
 800f998:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f99c:	4293      	cmp	r3, r2
 800f99e:	dc06      	bgt.n	800f9ae <cos+0x1e>
 800f9a0:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800fa08 <cos+0x78>
 800f9a4:	f000 fb80 	bl	80100a8 <__kernel_cos>
 800f9a8:	ec51 0b10 	vmov	r0, r1, d0
 800f9ac:	e007      	b.n	800f9be <cos+0x2e>
 800f9ae:	4a19      	ldr	r2, [pc, #100]	; (800fa14 <cos+0x84>)
 800f9b0:	4293      	cmp	r3, r2
 800f9b2:	dd09      	ble.n	800f9c8 <cos+0x38>
 800f9b4:	ee10 2a10 	vmov	r2, s0
 800f9b8:	460b      	mov	r3, r1
 800f9ba:	f7f0 fc65 	bl	8000288 <__aeabi_dsub>
 800f9be:	ec41 0b10 	vmov	d0, r0, r1
 800f9c2:	b005      	add	sp, #20
 800f9c4:	f85d fb04 	ldr.w	pc, [sp], #4
 800f9c8:	4668      	mov	r0, sp
 800f9ca:	f000 f8c9 	bl	800fb60 <__ieee754_rem_pio2>
 800f9ce:	f000 0003 	and.w	r0, r0, #3
 800f9d2:	2801      	cmp	r0, #1
 800f9d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f9d8:	ed9d 0b00 	vldr	d0, [sp]
 800f9dc:	d007      	beq.n	800f9ee <cos+0x5e>
 800f9de:	2802      	cmp	r0, #2
 800f9e0:	d00e      	beq.n	800fa00 <cos+0x70>
 800f9e2:	2800      	cmp	r0, #0
 800f9e4:	d0de      	beq.n	800f9a4 <cos+0x14>
 800f9e6:	2001      	movs	r0, #1
 800f9e8:	f000 ff66 	bl	80108b8 <__kernel_sin>
 800f9ec:	e7dc      	b.n	800f9a8 <cos+0x18>
 800f9ee:	f000 ff63 	bl	80108b8 <__kernel_sin>
 800f9f2:	ec53 2b10 	vmov	r2, r3, d0
 800f9f6:	ee10 0a10 	vmov	r0, s0
 800f9fa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f9fe:	e7de      	b.n	800f9be <cos+0x2e>
 800fa00:	f000 fb52 	bl	80100a8 <__kernel_cos>
 800fa04:	e7f5      	b.n	800f9f2 <cos+0x62>
 800fa06:	bf00      	nop
	...
 800fa10:	3fe921fb 	.word	0x3fe921fb
 800fa14:	7fefffff 	.word	0x7fefffff

0800fa18 <sin>:
 800fa18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fa1a:	ec51 0b10 	vmov	r0, r1, d0
 800fa1e:	4a20      	ldr	r2, [pc, #128]	; (800faa0 <sin+0x88>)
 800fa20:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fa24:	4293      	cmp	r3, r2
 800fa26:	dc07      	bgt.n	800fa38 <sin+0x20>
 800fa28:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800fa98 <sin+0x80>
 800fa2c:	2000      	movs	r0, #0
 800fa2e:	f000 ff43 	bl	80108b8 <__kernel_sin>
 800fa32:	ec51 0b10 	vmov	r0, r1, d0
 800fa36:	e007      	b.n	800fa48 <sin+0x30>
 800fa38:	4a1a      	ldr	r2, [pc, #104]	; (800faa4 <sin+0x8c>)
 800fa3a:	4293      	cmp	r3, r2
 800fa3c:	dd09      	ble.n	800fa52 <sin+0x3a>
 800fa3e:	ee10 2a10 	vmov	r2, s0
 800fa42:	460b      	mov	r3, r1
 800fa44:	f7f0 fc20 	bl	8000288 <__aeabi_dsub>
 800fa48:	ec41 0b10 	vmov	d0, r0, r1
 800fa4c:	b005      	add	sp, #20
 800fa4e:	f85d fb04 	ldr.w	pc, [sp], #4
 800fa52:	4668      	mov	r0, sp
 800fa54:	f000 f884 	bl	800fb60 <__ieee754_rem_pio2>
 800fa58:	f000 0003 	and.w	r0, r0, #3
 800fa5c:	2801      	cmp	r0, #1
 800fa5e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fa62:	ed9d 0b00 	vldr	d0, [sp]
 800fa66:	d004      	beq.n	800fa72 <sin+0x5a>
 800fa68:	2802      	cmp	r0, #2
 800fa6a:	d005      	beq.n	800fa78 <sin+0x60>
 800fa6c:	b970      	cbnz	r0, 800fa8c <sin+0x74>
 800fa6e:	2001      	movs	r0, #1
 800fa70:	e7dd      	b.n	800fa2e <sin+0x16>
 800fa72:	f000 fb19 	bl	80100a8 <__kernel_cos>
 800fa76:	e7dc      	b.n	800fa32 <sin+0x1a>
 800fa78:	2001      	movs	r0, #1
 800fa7a:	f000 ff1d 	bl	80108b8 <__kernel_sin>
 800fa7e:	ec53 2b10 	vmov	r2, r3, d0
 800fa82:	ee10 0a10 	vmov	r0, s0
 800fa86:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800fa8a:	e7dd      	b.n	800fa48 <sin+0x30>
 800fa8c:	f000 fb0c 	bl	80100a8 <__kernel_cos>
 800fa90:	e7f5      	b.n	800fa7e <sin+0x66>
 800fa92:	bf00      	nop
 800fa94:	f3af 8000 	nop.w
	...
 800faa0:	3fe921fb 	.word	0x3fe921fb
 800faa4:	7fefffff 	.word	0x7fefffff

0800faa8 <sqrt>:
 800faa8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800faac:	ed2d 8b02 	vpush	{d8}
 800fab0:	b08b      	sub	sp, #44	; 0x2c
 800fab2:	ec55 4b10 	vmov	r4, r5, d0
 800fab6:	f000 fa45 	bl	800ff44 <__ieee754_sqrt>
 800faba:	4b26      	ldr	r3, [pc, #152]	; (800fb54 <sqrt+0xac>)
 800fabc:	eeb0 8a40 	vmov.f32	s16, s0
 800fac0:	eef0 8a60 	vmov.f32	s17, s1
 800fac4:	f993 6000 	ldrsb.w	r6, [r3]
 800fac8:	1c73      	adds	r3, r6, #1
 800faca:	d02a      	beq.n	800fb22 <sqrt+0x7a>
 800facc:	4622      	mov	r2, r4
 800face:	462b      	mov	r3, r5
 800fad0:	4620      	mov	r0, r4
 800fad2:	4629      	mov	r1, r5
 800fad4:	f7f1 f82a 	bl	8000b2c <__aeabi_dcmpun>
 800fad8:	4607      	mov	r7, r0
 800fada:	bb10      	cbnz	r0, 800fb22 <sqrt+0x7a>
 800fadc:	f04f 0800 	mov.w	r8, #0
 800fae0:	f04f 0900 	mov.w	r9, #0
 800fae4:	4642      	mov	r2, r8
 800fae6:	464b      	mov	r3, r9
 800fae8:	4620      	mov	r0, r4
 800faea:	4629      	mov	r1, r5
 800faec:	f7f0 fff6 	bl	8000adc <__aeabi_dcmplt>
 800faf0:	b1b8      	cbz	r0, 800fb22 <sqrt+0x7a>
 800faf2:	2301      	movs	r3, #1
 800faf4:	9300      	str	r3, [sp, #0]
 800faf6:	4b18      	ldr	r3, [pc, #96]	; (800fb58 <sqrt+0xb0>)
 800faf8:	9301      	str	r3, [sp, #4]
 800fafa:	9708      	str	r7, [sp, #32]
 800fafc:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800fb00:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800fb04:	b9b6      	cbnz	r6, 800fb34 <sqrt+0x8c>
 800fb06:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800fb0a:	4668      	mov	r0, sp
 800fb0c:	f001 f81c 	bl	8010b48 <matherr>
 800fb10:	b1d0      	cbz	r0, 800fb48 <sqrt+0xa0>
 800fb12:	9b08      	ldr	r3, [sp, #32]
 800fb14:	b11b      	cbz	r3, 800fb1e <sqrt+0x76>
 800fb16:	f7fd febd 	bl	800d894 <__errno>
 800fb1a:	9b08      	ldr	r3, [sp, #32]
 800fb1c:	6003      	str	r3, [r0, #0]
 800fb1e:	ed9d 8b06 	vldr	d8, [sp, #24]
 800fb22:	eeb0 0a48 	vmov.f32	s0, s16
 800fb26:	eef0 0a68 	vmov.f32	s1, s17
 800fb2a:	b00b      	add	sp, #44	; 0x2c
 800fb2c:	ecbd 8b02 	vpop	{d8}
 800fb30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fb34:	4642      	mov	r2, r8
 800fb36:	464b      	mov	r3, r9
 800fb38:	4640      	mov	r0, r8
 800fb3a:	4649      	mov	r1, r9
 800fb3c:	f7f0 fe86 	bl	800084c <__aeabi_ddiv>
 800fb40:	2e02      	cmp	r6, #2
 800fb42:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fb46:	d1e0      	bne.n	800fb0a <sqrt+0x62>
 800fb48:	f7fd fea4 	bl	800d894 <__errno>
 800fb4c:	2321      	movs	r3, #33	; 0x21
 800fb4e:	6003      	str	r3, [r0, #0]
 800fb50:	e7df      	b.n	800fb12 <sqrt+0x6a>
 800fb52:	bf00      	nop
 800fb54:	20000210 	.word	0x20000210
 800fb58:	080111c0 	.word	0x080111c0
 800fb5c:	00000000 	.word	0x00000000

0800fb60 <__ieee754_rem_pio2>:
 800fb60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb64:	ec57 6b10 	vmov	r6, r7, d0
 800fb68:	4bc3      	ldr	r3, [pc, #780]	; (800fe78 <__ieee754_rem_pio2+0x318>)
 800fb6a:	b08d      	sub	sp, #52	; 0x34
 800fb6c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800fb70:	4598      	cmp	r8, r3
 800fb72:	4604      	mov	r4, r0
 800fb74:	9704      	str	r7, [sp, #16]
 800fb76:	dc07      	bgt.n	800fb88 <__ieee754_rem_pio2+0x28>
 800fb78:	2200      	movs	r2, #0
 800fb7a:	2300      	movs	r3, #0
 800fb7c:	ed84 0b00 	vstr	d0, [r4]
 800fb80:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800fb84:	2500      	movs	r5, #0
 800fb86:	e027      	b.n	800fbd8 <__ieee754_rem_pio2+0x78>
 800fb88:	4bbc      	ldr	r3, [pc, #752]	; (800fe7c <__ieee754_rem_pio2+0x31c>)
 800fb8a:	4598      	cmp	r8, r3
 800fb8c:	dc75      	bgt.n	800fc7a <__ieee754_rem_pio2+0x11a>
 800fb8e:	9b04      	ldr	r3, [sp, #16]
 800fb90:	4dbb      	ldr	r5, [pc, #748]	; (800fe80 <__ieee754_rem_pio2+0x320>)
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	ee10 0a10 	vmov	r0, s0
 800fb98:	a3a9      	add	r3, pc, #676	; (adr r3, 800fe40 <__ieee754_rem_pio2+0x2e0>)
 800fb9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb9e:	4639      	mov	r1, r7
 800fba0:	dd36      	ble.n	800fc10 <__ieee754_rem_pio2+0xb0>
 800fba2:	f7f0 fb71 	bl	8000288 <__aeabi_dsub>
 800fba6:	45a8      	cmp	r8, r5
 800fba8:	4606      	mov	r6, r0
 800fbaa:	460f      	mov	r7, r1
 800fbac:	d018      	beq.n	800fbe0 <__ieee754_rem_pio2+0x80>
 800fbae:	a3a6      	add	r3, pc, #664	; (adr r3, 800fe48 <__ieee754_rem_pio2+0x2e8>)
 800fbb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbb4:	f7f0 fb68 	bl	8000288 <__aeabi_dsub>
 800fbb8:	4602      	mov	r2, r0
 800fbba:	460b      	mov	r3, r1
 800fbbc:	e9c4 2300 	strd	r2, r3, [r4]
 800fbc0:	4630      	mov	r0, r6
 800fbc2:	4639      	mov	r1, r7
 800fbc4:	f7f0 fb60 	bl	8000288 <__aeabi_dsub>
 800fbc8:	a39f      	add	r3, pc, #636	; (adr r3, 800fe48 <__ieee754_rem_pio2+0x2e8>)
 800fbca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbce:	f7f0 fb5b 	bl	8000288 <__aeabi_dsub>
 800fbd2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fbd6:	2501      	movs	r5, #1
 800fbd8:	4628      	mov	r0, r5
 800fbda:	b00d      	add	sp, #52	; 0x34
 800fbdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbe0:	a39b      	add	r3, pc, #620	; (adr r3, 800fe50 <__ieee754_rem_pio2+0x2f0>)
 800fbe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbe6:	f7f0 fb4f 	bl	8000288 <__aeabi_dsub>
 800fbea:	a39b      	add	r3, pc, #620	; (adr r3, 800fe58 <__ieee754_rem_pio2+0x2f8>)
 800fbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbf0:	4606      	mov	r6, r0
 800fbf2:	460f      	mov	r7, r1
 800fbf4:	f7f0 fb48 	bl	8000288 <__aeabi_dsub>
 800fbf8:	4602      	mov	r2, r0
 800fbfa:	460b      	mov	r3, r1
 800fbfc:	e9c4 2300 	strd	r2, r3, [r4]
 800fc00:	4630      	mov	r0, r6
 800fc02:	4639      	mov	r1, r7
 800fc04:	f7f0 fb40 	bl	8000288 <__aeabi_dsub>
 800fc08:	a393      	add	r3, pc, #588	; (adr r3, 800fe58 <__ieee754_rem_pio2+0x2f8>)
 800fc0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc0e:	e7de      	b.n	800fbce <__ieee754_rem_pio2+0x6e>
 800fc10:	f7f0 fb3c 	bl	800028c <__adddf3>
 800fc14:	45a8      	cmp	r8, r5
 800fc16:	4606      	mov	r6, r0
 800fc18:	460f      	mov	r7, r1
 800fc1a:	d016      	beq.n	800fc4a <__ieee754_rem_pio2+0xea>
 800fc1c:	a38a      	add	r3, pc, #552	; (adr r3, 800fe48 <__ieee754_rem_pio2+0x2e8>)
 800fc1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc22:	f7f0 fb33 	bl	800028c <__adddf3>
 800fc26:	4602      	mov	r2, r0
 800fc28:	460b      	mov	r3, r1
 800fc2a:	e9c4 2300 	strd	r2, r3, [r4]
 800fc2e:	4630      	mov	r0, r6
 800fc30:	4639      	mov	r1, r7
 800fc32:	f7f0 fb29 	bl	8000288 <__aeabi_dsub>
 800fc36:	a384      	add	r3, pc, #528	; (adr r3, 800fe48 <__ieee754_rem_pio2+0x2e8>)
 800fc38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc3c:	f7f0 fb26 	bl	800028c <__adddf3>
 800fc40:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800fc44:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fc48:	e7c6      	b.n	800fbd8 <__ieee754_rem_pio2+0x78>
 800fc4a:	a381      	add	r3, pc, #516	; (adr r3, 800fe50 <__ieee754_rem_pio2+0x2f0>)
 800fc4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc50:	f7f0 fb1c 	bl	800028c <__adddf3>
 800fc54:	a380      	add	r3, pc, #512	; (adr r3, 800fe58 <__ieee754_rem_pio2+0x2f8>)
 800fc56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc5a:	4606      	mov	r6, r0
 800fc5c:	460f      	mov	r7, r1
 800fc5e:	f7f0 fb15 	bl	800028c <__adddf3>
 800fc62:	4602      	mov	r2, r0
 800fc64:	460b      	mov	r3, r1
 800fc66:	e9c4 2300 	strd	r2, r3, [r4]
 800fc6a:	4630      	mov	r0, r6
 800fc6c:	4639      	mov	r1, r7
 800fc6e:	f7f0 fb0b 	bl	8000288 <__aeabi_dsub>
 800fc72:	a379      	add	r3, pc, #484	; (adr r3, 800fe58 <__ieee754_rem_pio2+0x2f8>)
 800fc74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc78:	e7e0      	b.n	800fc3c <__ieee754_rem_pio2+0xdc>
 800fc7a:	4b82      	ldr	r3, [pc, #520]	; (800fe84 <__ieee754_rem_pio2+0x324>)
 800fc7c:	4598      	cmp	r8, r3
 800fc7e:	f300 80d0 	bgt.w	800fe22 <__ieee754_rem_pio2+0x2c2>
 800fc82:	f000 fed3 	bl	8010a2c <fabs>
 800fc86:	ec57 6b10 	vmov	r6, r7, d0
 800fc8a:	ee10 0a10 	vmov	r0, s0
 800fc8e:	a374      	add	r3, pc, #464	; (adr r3, 800fe60 <__ieee754_rem_pio2+0x300>)
 800fc90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc94:	4639      	mov	r1, r7
 800fc96:	f7f0 fcaf 	bl	80005f8 <__aeabi_dmul>
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	4b7a      	ldr	r3, [pc, #488]	; (800fe88 <__ieee754_rem_pio2+0x328>)
 800fc9e:	f7f0 faf5 	bl	800028c <__adddf3>
 800fca2:	f7f0 ff59 	bl	8000b58 <__aeabi_d2iz>
 800fca6:	4605      	mov	r5, r0
 800fca8:	f7f0 fc3c 	bl	8000524 <__aeabi_i2d>
 800fcac:	a364      	add	r3, pc, #400	; (adr r3, 800fe40 <__ieee754_rem_pio2+0x2e0>)
 800fcae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fcb6:	f7f0 fc9f 	bl	80005f8 <__aeabi_dmul>
 800fcba:	4602      	mov	r2, r0
 800fcbc:	460b      	mov	r3, r1
 800fcbe:	4630      	mov	r0, r6
 800fcc0:	4639      	mov	r1, r7
 800fcc2:	f7f0 fae1 	bl	8000288 <__aeabi_dsub>
 800fcc6:	a360      	add	r3, pc, #384	; (adr r3, 800fe48 <__ieee754_rem_pio2+0x2e8>)
 800fcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fccc:	4682      	mov	sl, r0
 800fcce:	468b      	mov	fp, r1
 800fcd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fcd4:	f7f0 fc90 	bl	80005f8 <__aeabi_dmul>
 800fcd8:	2d1f      	cmp	r5, #31
 800fcda:	4606      	mov	r6, r0
 800fcdc:	460f      	mov	r7, r1
 800fcde:	dc0c      	bgt.n	800fcfa <__ieee754_rem_pio2+0x19a>
 800fce0:	1e6a      	subs	r2, r5, #1
 800fce2:	4b6a      	ldr	r3, [pc, #424]	; (800fe8c <__ieee754_rem_pio2+0x32c>)
 800fce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fce8:	4543      	cmp	r3, r8
 800fcea:	d006      	beq.n	800fcfa <__ieee754_rem_pio2+0x19a>
 800fcec:	4632      	mov	r2, r6
 800fcee:	463b      	mov	r3, r7
 800fcf0:	4650      	mov	r0, sl
 800fcf2:	4659      	mov	r1, fp
 800fcf4:	f7f0 fac8 	bl	8000288 <__aeabi_dsub>
 800fcf8:	e00e      	b.n	800fd18 <__ieee754_rem_pio2+0x1b8>
 800fcfa:	4632      	mov	r2, r6
 800fcfc:	463b      	mov	r3, r7
 800fcfe:	4650      	mov	r0, sl
 800fd00:	4659      	mov	r1, fp
 800fd02:	f7f0 fac1 	bl	8000288 <__aeabi_dsub>
 800fd06:	ea4f 5328 	mov.w	r3, r8, asr #20
 800fd0a:	9305      	str	r3, [sp, #20]
 800fd0c:	9a05      	ldr	r2, [sp, #20]
 800fd0e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fd12:	1ad3      	subs	r3, r2, r3
 800fd14:	2b10      	cmp	r3, #16
 800fd16:	dc02      	bgt.n	800fd1e <__ieee754_rem_pio2+0x1be>
 800fd18:	e9c4 0100 	strd	r0, r1, [r4]
 800fd1c:	e039      	b.n	800fd92 <__ieee754_rem_pio2+0x232>
 800fd1e:	a34c      	add	r3, pc, #304	; (adr r3, 800fe50 <__ieee754_rem_pio2+0x2f0>)
 800fd20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fd28:	f7f0 fc66 	bl	80005f8 <__aeabi_dmul>
 800fd2c:	4606      	mov	r6, r0
 800fd2e:	460f      	mov	r7, r1
 800fd30:	4602      	mov	r2, r0
 800fd32:	460b      	mov	r3, r1
 800fd34:	4650      	mov	r0, sl
 800fd36:	4659      	mov	r1, fp
 800fd38:	f7f0 faa6 	bl	8000288 <__aeabi_dsub>
 800fd3c:	4602      	mov	r2, r0
 800fd3e:	460b      	mov	r3, r1
 800fd40:	4680      	mov	r8, r0
 800fd42:	4689      	mov	r9, r1
 800fd44:	4650      	mov	r0, sl
 800fd46:	4659      	mov	r1, fp
 800fd48:	f7f0 fa9e 	bl	8000288 <__aeabi_dsub>
 800fd4c:	4632      	mov	r2, r6
 800fd4e:	463b      	mov	r3, r7
 800fd50:	f7f0 fa9a 	bl	8000288 <__aeabi_dsub>
 800fd54:	a340      	add	r3, pc, #256	; (adr r3, 800fe58 <__ieee754_rem_pio2+0x2f8>)
 800fd56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd5a:	4606      	mov	r6, r0
 800fd5c:	460f      	mov	r7, r1
 800fd5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fd62:	f7f0 fc49 	bl	80005f8 <__aeabi_dmul>
 800fd66:	4632      	mov	r2, r6
 800fd68:	463b      	mov	r3, r7
 800fd6a:	f7f0 fa8d 	bl	8000288 <__aeabi_dsub>
 800fd6e:	4602      	mov	r2, r0
 800fd70:	460b      	mov	r3, r1
 800fd72:	4606      	mov	r6, r0
 800fd74:	460f      	mov	r7, r1
 800fd76:	4640      	mov	r0, r8
 800fd78:	4649      	mov	r1, r9
 800fd7a:	f7f0 fa85 	bl	8000288 <__aeabi_dsub>
 800fd7e:	9a05      	ldr	r2, [sp, #20]
 800fd80:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fd84:	1ad3      	subs	r3, r2, r3
 800fd86:	2b31      	cmp	r3, #49	; 0x31
 800fd88:	dc20      	bgt.n	800fdcc <__ieee754_rem_pio2+0x26c>
 800fd8a:	e9c4 0100 	strd	r0, r1, [r4]
 800fd8e:	46c2      	mov	sl, r8
 800fd90:	46cb      	mov	fp, r9
 800fd92:	e9d4 8900 	ldrd	r8, r9, [r4]
 800fd96:	4650      	mov	r0, sl
 800fd98:	4642      	mov	r2, r8
 800fd9a:	464b      	mov	r3, r9
 800fd9c:	4659      	mov	r1, fp
 800fd9e:	f7f0 fa73 	bl	8000288 <__aeabi_dsub>
 800fda2:	463b      	mov	r3, r7
 800fda4:	4632      	mov	r2, r6
 800fda6:	f7f0 fa6f 	bl	8000288 <__aeabi_dsub>
 800fdaa:	9b04      	ldr	r3, [sp, #16]
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fdb2:	f6bf af11 	bge.w	800fbd8 <__ieee754_rem_pio2+0x78>
 800fdb6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800fdba:	6063      	str	r3, [r4, #4]
 800fdbc:	f8c4 8000 	str.w	r8, [r4]
 800fdc0:	60a0      	str	r0, [r4, #8]
 800fdc2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fdc6:	60e3      	str	r3, [r4, #12]
 800fdc8:	426d      	negs	r5, r5
 800fdca:	e705      	b.n	800fbd8 <__ieee754_rem_pio2+0x78>
 800fdcc:	a326      	add	r3, pc, #152	; (adr r3, 800fe68 <__ieee754_rem_pio2+0x308>)
 800fdce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fdd6:	f7f0 fc0f 	bl	80005f8 <__aeabi_dmul>
 800fdda:	4606      	mov	r6, r0
 800fddc:	460f      	mov	r7, r1
 800fdde:	4602      	mov	r2, r0
 800fde0:	460b      	mov	r3, r1
 800fde2:	4640      	mov	r0, r8
 800fde4:	4649      	mov	r1, r9
 800fde6:	f7f0 fa4f 	bl	8000288 <__aeabi_dsub>
 800fdea:	4602      	mov	r2, r0
 800fdec:	460b      	mov	r3, r1
 800fdee:	4682      	mov	sl, r0
 800fdf0:	468b      	mov	fp, r1
 800fdf2:	4640      	mov	r0, r8
 800fdf4:	4649      	mov	r1, r9
 800fdf6:	f7f0 fa47 	bl	8000288 <__aeabi_dsub>
 800fdfa:	4632      	mov	r2, r6
 800fdfc:	463b      	mov	r3, r7
 800fdfe:	f7f0 fa43 	bl	8000288 <__aeabi_dsub>
 800fe02:	a31b      	add	r3, pc, #108	; (adr r3, 800fe70 <__ieee754_rem_pio2+0x310>)
 800fe04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe08:	4606      	mov	r6, r0
 800fe0a:	460f      	mov	r7, r1
 800fe0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fe10:	f7f0 fbf2 	bl	80005f8 <__aeabi_dmul>
 800fe14:	4632      	mov	r2, r6
 800fe16:	463b      	mov	r3, r7
 800fe18:	f7f0 fa36 	bl	8000288 <__aeabi_dsub>
 800fe1c:	4606      	mov	r6, r0
 800fe1e:	460f      	mov	r7, r1
 800fe20:	e764      	b.n	800fcec <__ieee754_rem_pio2+0x18c>
 800fe22:	4b1b      	ldr	r3, [pc, #108]	; (800fe90 <__ieee754_rem_pio2+0x330>)
 800fe24:	4598      	cmp	r8, r3
 800fe26:	dd35      	ble.n	800fe94 <__ieee754_rem_pio2+0x334>
 800fe28:	ee10 2a10 	vmov	r2, s0
 800fe2c:	463b      	mov	r3, r7
 800fe2e:	4630      	mov	r0, r6
 800fe30:	4639      	mov	r1, r7
 800fe32:	f7f0 fa29 	bl	8000288 <__aeabi_dsub>
 800fe36:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fe3a:	e9c4 0100 	strd	r0, r1, [r4]
 800fe3e:	e6a1      	b.n	800fb84 <__ieee754_rem_pio2+0x24>
 800fe40:	54400000 	.word	0x54400000
 800fe44:	3ff921fb 	.word	0x3ff921fb
 800fe48:	1a626331 	.word	0x1a626331
 800fe4c:	3dd0b461 	.word	0x3dd0b461
 800fe50:	1a600000 	.word	0x1a600000
 800fe54:	3dd0b461 	.word	0x3dd0b461
 800fe58:	2e037073 	.word	0x2e037073
 800fe5c:	3ba3198a 	.word	0x3ba3198a
 800fe60:	6dc9c883 	.word	0x6dc9c883
 800fe64:	3fe45f30 	.word	0x3fe45f30
 800fe68:	2e000000 	.word	0x2e000000
 800fe6c:	3ba3198a 	.word	0x3ba3198a
 800fe70:	252049c1 	.word	0x252049c1
 800fe74:	397b839a 	.word	0x397b839a
 800fe78:	3fe921fb 	.word	0x3fe921fb
 800fe7c:	4002d97b 	.word	0x4002d97b
 800fe80:	3ff921fb 	.word	0x3ff921fb
 800fe84:	413921fb 	.word	0x413921fb
 800fe88:	3fe00000 	.word	0x3fe00000
 800fe8c:	080111c8 	.word	0x080111c8
 800fe90:	7fefffff 	.word	0x7fefffff
 800fe94:	ea4f 5528 	mov.w	r5, r8, asr #20
 800fe98:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800fe9c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800fea0:	4630      	mov	r0, r6
 800fea2:	460f      	mov	r7, r1
 800fea4:	f7f0 fe58 	bl	8000b58 <__aeabi_d2iz>
 800fea8:	f7f0 fb3c 	bl	8000524 <__aeabi_i2d>
 800feac:	4602      	mov	r2, r0
 800feae:	460b      	mov	r3, r1
 800feb0:	4630      	mov	r0, r6
 800feb2:	4639      	mov	r1, r7
 800feb4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800feb8:	f7f0 f9e6 	bl	8000288 <__aeabi_dsub>
 800febc:	2200      	movs	r2, #0
 800febe:	4b1f      	ldr	r3, [pc, #124]	; (800ff3c <__ieee754_rem_pio2+0x3dc>)
 800fec0:	f7f0 fb9a 	bl	80005f8 <__aeabi_dmul>
 800fec4:	460f      	mov	r7, r1
 800fec6:	4606      	mov	r6, r0
 800fec8:	f7f0 fe46 	bl	8000b58 <__aeabi_d2iz>
 800fecc:	f7f0 fb2a 	bl	8000524 <__aeabi_i2d>
 800fed0:	4602      	mov	r2, r0
 800fed2:	460b      	mov	r3, r1
 800fed4:	4630      	mov	r0, r6
 800fed6:	4639      	mov	r1, r7
 800fed8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800fedc:	f7f0 f9d4 	bl	8000288 <__aeabi_dsub>
 800fee0:	2200      	movs	r2, #0
 800fee2:	4b16      	ldr	r3, [pc, #88]	; (800ff3c <__ieee754_rem_pio2+0x3dc>)
 800fee4:	f7f0 fb88 	bl	80005f8 <__aeabi_dmul>
 800fee8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800feec:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800fef0:	f04f 0803 	mov.w	r8, #3
 800fef4:	2600      	movs	r6, #0
 800fef6:	2700      	movs	r7, #0
 800fef8:	4632      	mov	r2, r6
 800fefa:	463b      	mov	r3, r7
 800fefc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800ff00:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800ff04:	f7f0 fde0 	bl	8000ac8 <__aeabi_dcmpeq>
 800ff08:	b9b0      	cbnz	r0, 800ff38 <__ieee754_rem_pio2+0x3d8>
 800ff0a:	4b0d      	ldr	r3, [pc, #52]	; (800ff40 <__ieee754_rem_pio2+0x3e0>)
 800ff0c:	9301      	str	r3, [sp, #4]
 800ff0e:	2302      	movs	r3, #2
 800ff10:	9300      	str	r3, [sp, #0]
 800ff12:	462a      	mov	r2, r5
 800ff14:	4643      	mov	r3, r8
 800ff16:	4621      	mov	r1, r4
 800ff18:	a806      	add	r0, sp, #24
 800ff1a:	f000 f98d 	bl	8010238 <__kernel_rem_pio2>
 800ff1e:	9b04      	ldr	r3, [sp, #16]
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	4605      	mov	r5, r0
 800ff24:	f6bf ae58 	bge.w	800fbd8 <__ieee754_rem_pio2+0x78>
 800ff28:	6863      	ldr	r3, [r4, #4]
 800ff2a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ff2e:	6063      	str	r3, [r4, #4]
 800ff30:	68e3      	ldr	r3, [r4, #12]
 800ff32:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ff36:	e746      	b.n	800fdc6 <__ieee754_rem_pio2+0x266>
 800ff38:	46d0      	mov	r8, sl
 800ff3a:	e7dd      	b.n	800fef8 <__ieee754_rem_pio2+0x398>
 800ff3c:	41700000 	.word	0x41700000
 800ff40:	08011248 	.word	0x08011248

0800ff44 <__ieee754_sqrt>:
 800ff44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff48:	4955      	ldr	r1, [pc, #340]	; (80100a0 <__ieee754_sqrt+0x15c>)
 800ff4a:	ec55 4b10 	vmov	r4, r5, d0
 800ff4e:	43a9      	bics	r1, r5
 800ff50:	462b      	mov	r3, r5
 800ff52:	462a      	mov	r2, r5
 800ff54:	d112      	bne.n	800ff7c <__ieee754_sqrt+0x38>
 800ff56:	ee10 2a10 	vmov	r2, s0
 800ff5a:	ee10 0a10 	vmov	r0, s0
 800ff5e:	4629      	mov	r1, r5
 800ff60:	f7f0 fb4a 	bl	80005f8 <__aeabi_dmul>
 800ff64:	4602      	mov	r2, r0
 800ff66:	460b      	mov	r3, r1
 800ff68:	4620      	mov	r0, r4
 800ff6a:	4629      	mov	r1, r5
 800ff6c:	f7f0 f98e 	bl	800028c <__adddf3>
 800ff70:	4604      	mov	r4, r0
 800ff72:	460d      	mov	r5, r1
 800ff74:	ec45 4b10 	vmov	d0, r4, r5
 800ff78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff7c:	2d00      	cmp	r5, #0
 800ff7e:	ee10 0a10 	vmov	r0, s0
 800ff82:	4621      	mov	r1, r4
 800ff84:	dc0f      	bgt.n	800ffa6 <__ieee754_sqrt+0x62>
 800ff86:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ff8a:	4330      	orrs	r0, r6
 800ff8c:	d0f2      	beq.n	800ff74 <__ieee754_sqrt+0x30>
 800ff8e:	b155      	cbz	r5, 800ffa6 <__ieee754_sqrt+0x62>
 800ff90:	ee10 2a10 	vmov	r2, s0
 800ff94:	4620      	mov	r0, r4
 800ff96:	4629      	mov	r1, r5
 800ff98:	f7f0 f976 	bl	8000288 <__aeabi_dsub>
 800ff9c:	4602      	mov	r2, r0
 800ff9e:	460b      	mov	r3, r1
 800ffa0:	f7f0 fc54 	bl	800084c <__aeabi_ddiv>
 800ffa4:	e7e4      	b.n	800ff70 <__ieee754_sqrt+0x2c>
 800ffa6:	151b      	asrs	r3, r3, #20
 800ffa8:	d073      	beq.n	8010092 <__ieee754_sqrt+0x14e>
 800ffaa:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ffae:	07dd      	lsls	r5, r3, #31
 800ffb0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800ffb4:	bf48      	it	mi
 800ffb6:	0fc8      	lsrmi	r0, r1, #31
 800ffb8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800ffbc:	bf44      	itt	mi
 800ffbe:	0049      	lslmi	r1, r1, #1
 800ffc0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800ffc4:	2500      	movs	r5, #0
 800ffc6:	1058      	asrs	r0, r3, #1
 800ffc8:	0fcb      	lsrs	r3, r1, #31
 800ffca:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800ffce:	0049      	lsls	r1, r1, #1
 800ffd0:	2316      	movs	r3, #22
 800ffd2:	462c      	mov	r4, r5
 800ffd4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800ffd8:	19a7      	adds	r7, r4, r6
 800ffda:	4297      	cmp	r7, r2
 800ffdc:	bfde      	ittt	le
 800ffde:	19bc      	addle	r4, r7, r6
 800ffe0:	1bd2      	suble	r2, r2, r7
 800ffe2:	19ad      	addle	r5, r5, r6
 800ffe4:	0fcf      	lsrs	r7, r1, #31
 800ffe6:	3b01      	subs	r3, #1
 800ffe8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800ffec:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800fff0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800fff4:	d1f0      	bne.n	800ffd8 <__ieee754_sqrt+0x94>
 800fff6:	f04f 0c20 	mov.w	ip, #32
 800fffa:	469e      	mov	lr, r3
 800fffc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8010000:	42a2      	cmp	r2, r4
 8010002:	eb06 070e 	add.w	r7, r6, lr
 8010006:	dc02      	bgt.n	801000e <__ieee754_sqrt+0xca>
 8010008:	d112      	bne.n	8010030 <__ieee754_sqrt+0xec>
 801000a:	428f      	cmp	r7, r1
 801000c:	d810      	bhi.n	8010030 <__ieee754_sqrt+0xec>
 801000e:	2f00      	cmp	r7, #0
 8010010:	eb07 0e06 	add.w	lr, r7, r6
 8010014:	da42      	bge.n	801009c <__ieee754_sqrt+0x158>
 8010016:	f1be 0f00 	cmp.w	lr, #0
 801001a:	db3f      	blt.n	801009c <__ieee754_sqrt+0x158>
 801001c:	f104 0801 	add.w	r8, r4, #1
 8010020:	1b12      	subs	r2, r2, r4
 8010022:	428f      	cmp	r7, r1
 8010024:	bf88      	it	hi
 8010026:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 801002a:	1bc9      	subs	r1, r1, r7
 801002c:	4433      	add	r3, r6
 801002e:	4644      	mov	r4, r8
 8010030:	0052      	lsls	r2, r2, #1
 8010032:	f1bc 0c01 	subs.w	ip, ip, #1
 8010036:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 801003a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801003e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8010042:	d1dd      	bne.n	8010000 <__ieee754_sqrt+0xbc>
 8010044:	430a      	orrs	r2, r1
 8010046:	d006      	beq.n	8010056 <__ieee754_sqrt+0x112>
 8010048:	1c5c      	adds	r4, r3, #1
 801004a:	bf13      	iteet	ne
 801004c:	3301      	addne	r3, #1
 801004e:	3501      	addeq	r5, #1
 8010050:	4663      	moveq	r3, ip
 8010052:	f023 0301 	bicne.w	r3, r3, #1
 8010056:	106a      	asrs	r2, r5, #1
 8010058:	085b      	lsrs	r3, r3, #1
 801005a:	07e9      	lsls	r1, r5, #31
 801005c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8010060:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8010064:	bf48      	it	mi
 8010066:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 801006a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 801006e:	461c      	mov	r4, r3
 8010070:	e780      	b.n	800ff74 <__ieee754_sqrt+0x30>
 8010072:	0aca      	lsrs	r2, r1, #11
 8010074:	3815      	subs	r0, #21
 8010076:	0549      	lsls	r1, r1, #21
 8010078:	2a00      	cmp	r2, #0
 801007a:	d0fa      	beq.n	8010072 <__ieee754_sqrt+0x12e>
 801007c:	02d6      	lsls	r6, r2, #11
 801007e:	d50a      	bpl.n	8010096 <__ieee754_sqrt+0x152>
 8010080:	f1c3 0420 	rsb	r4, r3, #32
 8010084:	fa21 f404 	lsr.w	r4, r1, r4
 8010088:	1e5d      	subs	r5, r3, #1
 801008a:	4099      	lsls	r1, r3
 801008c:	4322      	orrs	r2, r4
 801008e:	1b43      	subs	r3, r0, r5
 8010090:	e78b      	b.n	800ffaa <__ieee754_sqrt+0x66>
 8010092:	4618      	mov	r0, r3
 8010094:	e7f0      	b.n	8010078 <__ieee754_sqrt+0x134>
 8010096:	0052      	lsls	r2, r2, #1
 8010098:	3301      	adds	r3, #1
 801009a:	e7ef      	b.n	801007c <__ieee754_sqrt+0x138>
 801009c:	46a0      	mov	r8, r4
 801009e:	e7bf      	b.n	8010020 <__ieee754_sqrt+0xdc>
 80100a0:	7ff00000 	.word	0x7ff00000
 80100a4:	00000000 	.word	0x00000000

080100a8 <__kernel_cos>:
 80100a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100ac:	ec59 8b10 	vmov	r8, r9, d0
 80100b0:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 80100b4:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 80100b8:	ed2d 8b02 	vpush	{d8}
 80100bc:	eeb0 8a41 	vmov.f32	s16, s2
 80100c0:	eef0 8a61 	vmov.f32	s17, s3
 80100c4:	da07      	bge.n	80100d6 <__kernel_cos+0x2e>
 80100c6:	ee10 0a10 	vmov	r0, s0
 80100ca:	4649      	mov	r1, r9
 80100cc:	f7f0 fd44 	bl	8000b58 <__aeabi_d2iz>
 80100d0:	2800      	cmp	r0, #0
 80100d2:	f000 8089 	beq.w	80101e8 <__kernel_cos+0x140>
 80100d6:	4642      	mov	r2, r8
 80100d8:	464b      	mov	r3, r9
 80100da:	4640      	mov	r0, r8
 80100dc:	4649      	mov	r1, r9
 80100de:	f7f0 fa8b 	bl	80005f8 <__aeabi_dmul>
 80100e2:	2200      	movs	r2, #0
 80100e4:	4b4e      	ldr	r3, [pc, #312]	; (8010220 <__kernel_cos+0x178>)
 80100e6:	4604      	mov	r4, r0
 80100e8:	460d      	mov	r5, r1
 80100ea:	f7f0 fa85 	bl	80005f8 <__aeabi_dmul>
 80100ee:	a340      	add	r3, pc, #256	; (adr r3, 80101f0 <__kernel_cos+0x148>)
 80100f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100f4:	4682      	mov	sl, r0
 80100f6:	468b      	mov	fp, r1
 80100f8:	4620      	mov	r0, r4
 80100fa:	4629      	mov	r1, r5
 80100fc:	f7f0 fa7c 	bl	80005f8 <__aeabi_dmul>
 8010100:	a33d      	add	r3, pc, #244	; (adr r3, 80101f8 <__kernel_cos+0x150>)
 8010102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010106:	f7f0 f8c1 	bl	800028c <__adddf3>
 801010a:	4622      	mov	r2, r4
 801010c:	462b      	mov	r3, r5
 801010e:	f7f0 fa73 	bl	80005f8 <__aeabi_dmul>
 8010112:	a33b      	add	r3, pc, #236	; (adr r3, 8010200 <__kernel_cos+0x158>)
 8010114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010118:	f7f0 f8b6 	bl	8000288 <__aeabi_dsub>
 801011c:	4622      	mov	r2, r4
 801011e:	462b      	mov	r3, r5
 8010120:	f7f0 fa6a 	bl	80005f8 <__aeabi_dmul>
 8010124:	a338      	add	r3, pc, #224	; (adr r3, 8010208 <__kernel_cos+0x160>)
 8010126:	e9d3 2300 	ldrd	r2, r3, [r3]
 801012a:	f7f0 f8af 	bl	800028c <__adddf3>
 801012e:	4622      	mov	r2, r4
 8010130:	462b      	mov	r3, r5
 8010132:	f7f0 fa61 	bl	80005f8 <__aeabi_dmul>
 8010136:	a336      	add	r3, pc, #216	; (adr r3, 8010210 <__kernel_cos+0x168>)
 8010138:	e9d3 2300 	ldrd	r2, r3, [r3]
 801013c:	f7f0 f8a4 	bl	8000288 <__aeabi_dsub>
 8010140:	4622      	mov	r2, r4
 8010142:	462b      	mov	r3, r5
 8010144:	f7f0 fa58 	bl	80005f8 <__aeabi_dmul>
 8010148:	a333      	add	r3, pc, #204	; (adr r3, 8010218 <__kernel_cos+0x170>)
 801014a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801014e:	f7f0 f89d 	bl	800028c <__adddf3>
 8010152:	4622      	mov	r2, r4
 8010154:	462b      	mov	r3, r5
 8010156:	f7f0 fa4f 	bl	80005f8 <__aeabi_dmul>
 801015a:	4622      	mov	r2, r4
 801015c:	462b      	mov	r3, r5
 801015e:	f7f0 fa4b 	bl	80005f8 <__aeabi_dmul>
 8010162:	ec53 2b18 	vmov	r2, r3, d8
 8010166:	4604      	mov	r4, r0
 8010168:	460d      	mov	r5, r1
 801016a:	4640      	mov	r0, r8
 801016c:	4649      	mov	r1, r9
 801016e:	f7f0 fa43 	bl	80005f8 <__aeabi_dmul>
 8010172:	460b      	mov	r3, r1
 8010174:	4602      	mov	r2, r0
 8010176:	4629      	mov	r1, r5
 8010178:	4620      	mov	r0, r4
 801017a:	f7f0 f885 	bl	8000288 <__aeabi_dsub>
 801017e:	4b29      	ldr	r3, [pc, #164]	; (8010224 <__kernel_cos+0x17c>)
 8010180:	429e      	cmp	r6, r3
 8010182:	4680      	mov	r8, r0
 8010184:	4689      	mov	r9, r1
 8010186:	dc11      	bgt.n	80101ac <__kernel_cos+0x104>
 8010188:	4602      	mov	r2, r0
 801018a:	460b      	mov	r3, r1
 801018c:	4650      	mov	r0, sl
 801018e:	4659      	mov	r1, fp
 8010190:	f7f0 f87a 	bl	8000288 <__aeabi_dsub>
 8010194:	460b      	mov	r3, r1
 8010196:	4924      	ldr	r1, [pc, #144]	; (8010228 <__kernel_cos+0x180>)
 8010198:	4602      	mov	r2, r0
 801019a:	2000      	movs	r0, #0
 801019c:	f7f0 f874 	bl	8000288 <__aeabi_dsub>
 80101a0:	ecbd 8b02 	vpop	{d8}
 80101a4:	ec41 0b10 	vmov	d0, r0, r1
 80101a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101ac:	4b1f      	ldr	r3, [pc, #124]	; (801022c <__kernel_cos+0x184>)
 80101ae:	491e      	ldr	r1, [pc, #120]	; (8010228 <__kernel_cos+0x180>)
 80101b0:	429e      	cmp	r6, r3
 80101b2:	bfcc      	ite	gt
 80101b4:	4d1e      	ldrgt	r5, [pc, #120]	; (8010230 <__kernel_cos+0x188>)
 80101b6:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 80101ba:	2400      	movs	r4, #0
 80101bc:	4622      	mov	r2, r4
 80101be:	462b      	mov	r3, r5
 80101c0:	2000      	movs	r0, #0
 80101c2:	f7f0 f861 	bl	8000288 <__aeabi_dsub>
 80101c6:	4622      	mov	r2, r4
 80101c8:	4606      	mov	r6, r0
 80101ca:	460f      	mov	r7, r1
 80101cc:	462b      	mov	r3, r5
 80101ce:	4650      	mov	r0, sl
 80101d0:	4659      	mov	r1, fp
 80101d2:	f7f0 f859 	bl	8000288 <__aeabi_dsub>
 80101d6:	4642      	mov	r2, r8
 80101d8:	464b      	mov	r3, r9
 80101da:	f7f0 f855 	bl	8000288 <__aeabi_dsub>
 80101de:	4602      	mov	r2, r0
 80101e0:	460b      	mov	r3, r1
 80101e2:	4630      	mov	r0, r6
 80101e4:	4639      	mov	r1, r7
 80101e6:	e7d9      	b.n	801019c <__kernel_cos+0xf4>
 80101e8:	2000      	movs	r0, #0
 80101ea:	490f      	ldr	r1, [pc, #60]	; (8010228 <__kernel_cos+0x180>)
 80101ec:	e7d8      	b.n	80101a0 <__kernel_cos+0xf8>
 80101ee:	bf00      	nop
 80101f0:	be8838d4 	.word	0xbe8838d4
 80101f4:	bda8fae9 	.word	0xbda8fae9
 80101f8:	bdb4b1c4 	.word	0xbdb4b1c4
 80101fc:	3e21ee9e 	.word	0x3e21ee9e
 8010200:	809c52ad 	.word	0x809c52ad
 8010204:	3e927e4f 	.word	0x3e927e4f
 8010208:	19cb1590 	.word	0x19cb1590
 801020c:	3efa01a0 	.word	0x3efa01a0
 8010210:	16c15177 	.word	0x16c15177
 8010214:	3f56c16c 	.word	0x3f56c16c
 8010218:	5555554c 	.word	0x5555554c
 801021c:	3fa55555 	.word	0x3fa55555
 8010220:	3fe00000 	.word	0x3fe00000
 8010224:	3fd33332 	.word	0x3fd33332
 8010228:	3ff00000 	.word	0x3ff00000
 801022c:	3fe90000 	.word	0x3fe90000
 8010230:	3fd20000 	.word	0x3fd20000
 8010234:	00000000 	.word	0x00000000

08010238 <__kernel_rem_pio2>:
 8010238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801023c:	ed2d 8b02 	vpush	{d8}
 8010240:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8010244:	1ed4      	subs	r4, r2, #3
 8010246:	9308      	str	r3, [sp, #32]
 8010248:	9101      	str	r1, [sp, #4]
 801024a:	4bc5      	ldr	r3, [pc, #788]	; (8010560 <__kernel_rem_pio2+0x328>)
 801024c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 801024e:	9009      	str	r0, [sp, #36]	; 0x24
 8010250:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010254:	9304      	str	r3, [sp, #16]
 8010256:	9b08      	ldr	r3, [sp, #32]
 8010258:	3b01      	subs	r3, #1
 801025a:	9307      	str	r3, [sp, #28]
 801025c:	2318      	movs	r3, #24
 801025e:	fb94 f4f3 	sdiv	r4, r4, r3
 8010262:	f06f 0317 	mvn.w	r3, #23
 8010266:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 801026a:	fb04 3303 	mla	r3, r4, r3, r3
 801026e:	eb03 0a02 	add.w	sl, r3, r2
 8010272:	9b04      	ldr	r3, [sp, #16]
 8010274:	9a07      	ldr	r2, [sp, #28]
 8010276:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8010550 <__kernel_rem_pio2+0x318>
 801027a:	eb03 0802 	add.w	r8, r3, r2
 801027e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8010280:	1aa7      	subs	r7, r4, r2
 8010282:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8010286:	ae22      	add	r6, sp, #136	; 0x88
 8010288:	2500      	movs	r5, #0
 801028a:	4545      	cmp	r5, r8
 801028c:	dd13      	ble.n	80102b6 <__kernel_rem_pio2+0x7e>
 801028e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8010550 <__kernel_rem_pio2+0x318>
 8010292:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8010296:	2600      	movs	r6, #0
 8010298:	9b04      	ldr	r3, [sp, #16]
 801029a:	429e      	cmp	r6, r3
 801029c:	dc32      	bgt.n	8010304 <__kernel_rem_pio2+0xcc>
 801029e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102a0:	9302      	str	r3, [sp, #8]
 80102a2:	9b08      	ldr	r3, [sp, #32]
 80102a4:	199d      	adds	r5, r3, r6
 80102a6:	ab22      	add	r3, sp, #136	; 0x88
 80102a8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80102ac:	9306      	str	r3, [sp, #24]
 80102ae:	ec59 8b18 	vmov	r8, r9, d8
 80102b2:	2700      	movs	r7, #0
 80102b4:	e01f      	b.n	80102f6 <__kernel_rem_pio2+0xbe>
 80102b6:	42ef      	cmn	r7, r5
 80102b8:	d407      	bmi.n	80102ca <__kernel_rem_pio2+0x92>
 80102ba:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80102be:	f7f0 f931 	bl	8000524 <__aeabi_i2d>
 80102c2:	e8e6 0102 	strd	r0, r1, [r6], #8
 80102c6:	3501      	adds	r5, #1
 80102c8:	e7df      	b.n	801028a <__kernel_rem_pio2+0x52>
 80102ca:	ec51 0b18 	vmov	r0, r1, d8
 80102ce:	e7f8      	b.n	80102c2 <__kernel_rem_pio2+0x8a>
 80102d0:	9906      	ldr	r1, [sp, #24]
 80102d2:	9d02      	ldr	r5, [sp, #8]
 80102d4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80102d8:	9106      	str	r1, [sp, #24]
 80102da:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80102de:	9502      	str	r5, [sp, #8]
 80102e0:	f7f0 f98a 	bl	80005f8 <__aeabi_dmul>
 80102e4:	4602      	mov	r2, r0
 80102e6:	460b      	mov	r3, r1
 80102e8:	4640      	mov	r0, r8
 80102ea:	4649      	mov	r1, r9
 80102ec:	f7ef ffce 	bl	800028c <__adddf3>
 80102f0:	3701      	adds	r7, #1
 80102f2:	4680      	mov	r8, r0
 80102f4:	4689      	mov	r9, r1
 80102f6:	9b07      	ldr	r3, [sp, #28]
 80102f8:	429f      	cmp	r7, r3
 80102fa:	dde9      	ble.n	80102d0 <__kernel_rem_pio2+0x98>
 80102fc:	e8eb 8902 	strd	r8, r9, [fp], #8
 8010300:	3601      	adds	r6, #1
 8010302:	e7c9      	b.n	8010298 <__kernel_rem_pio2+0x60>
 8010304:	9b04      	ldr	r3, [sp, #16]
 8010306:	aa0e      	add	r2, sp, #56	; 0x38
 8010308:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801030c:	930c      	str	r3, [sp, #48]	; 0x30
 801030e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8010310:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8010314:	9c04      	ldr	r4, [sp, #16]
 8010316:	930b      	str	r3, [sp, #44]	; 0x2c
 8010318:	ab9a      	add	r3, sp, #616	; 0x268
 801031a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 801031e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010322:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8010326:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 801032a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 801032e:	ab9a      	add	r3, sp, #616	; 0x268
 8010330:	445b      	add	r3, fp
 8010332:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8010336:	2500      	movs	r5, #0
 8010338:	1b63      	subs	r3, r4, r5
 801033a:	2b00      	cmp	r3, #0
 801033c:	dc78      	bgt.n	8010430 <__kernel_rem_pio2+0x1f8>
 801033e:	4650      	mov	r0, sl
 8010340:	ec49 8b10 	vmov	d0, r8, r9
 8010344:	f000 fc04 	bl	8010b50 <scalbn>
 8010348:	ec57 6b10 	vmov	r6, r7, d0
 801034c:	2200      	movs	r2, #0
 801034e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8010352:	ee10 0a10 	vmov	r0, s0
 8010356:	4639      	mov	r1, r7
 8010358:	f7f0 f94e 	bl	80005f8 <__aeabi_dmul>
 801035c:	ec41 0b10 	vmov	d0, r0, r1
 8010360:	f000 fb6e 	bl	8010a40 <floor>
 8010364:	2200      	movs	r2, #0
 8010366:	ec51 0b10 	vmov	r0, r1, d0
 801036a:	4b7e      	ldr	r3, [pc, #504]	; (8010564 <__kernel_rem_pio2+0x32c>)
 801036c:	f7f0 f944 	bl	80005f8 <__aeabi_dmul>
 8010370:	4602      	mov	r2, r0
 8010372:	460b      	mov	r3, r1
 8010374:	4630      	mov	r0, r6
 8010376:	4639      	mov	r1, r7
 8010378:	f7ef ff86 	bl	8000288 <__aeabi_dsub>
 801037c:	460f      	mov	r7, r1
 801037e:	4606      	mov	r6, r0
 8010380:	f7f0 fbea 	bl	8000b58 <__aeabi_d2iz>
 8010384:	9006      	str	r0, [sp, #24]
 8010386:	f7f0 f8cd 	bl	8000524 <__aeabi_i2d>
 801038a:	4602      	mov	r2, r0
 801038c:	460b      	mov	r3, r1
 801038e:	4630      	mov	r0, r6
 8010390:	4639      	mov	r1, r7
 8010392:	f7ef ff79 	bl	8000288 <__aeabi_dsub>
 8010396:	f1ba 0f00 	cmp.w	sl, #0
 801039a:	4606      	mov	r6, r0
 801039c:	460f      	mov	r7, r1
 801039e:	dd6c      	ble.n	801047a <__kernel_rem_pio2+0x242>
 80103a0:	1e62      	subs	r2, r4, #1
 80103a2:	ab0e      	add	r3, sp, #56	; 0x38
 80103a4:	f1ca 0118 	rsb	r1, sl, #24
 80103a8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80103ac:	9d06      	ldr	r5, [sp, #24]
 80103ae:	fa40 f301 	asr.w	r3, r0, r1
 80103b2:	441d      	add	r5, r3
 80103b4:	408b      	lsls	r3, r1
 80103b6:	1ac0      	subs	r0, r0, r3
 80103b8:	ab0e      	add	r3, sp, #56	; 0x38
 80103ba:	9506      	str	r5, [sp, #24]
 80103bc:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80103c0:	f1ca 0317 	rsb	r3, sl, #23
 80103c4:	fa40 f303 	asr.w	r3, r0, r3
 80103c8:	9302      	str	r3, [sp, #8]
 80103ca:	9b02      	ldr	r3, [sp, #8]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	dd62      	ble.n	8010496 <__kernel_rem_pio2+0x25e>
 80103d0:	9b06      	ldr	r3, [sp, #24]
 80103d2:	2200      	movs	r2, #0
 80103d4:	3301      	adds	r3, #1
 80103d6:	9306      	str	r3, [sp, #24]
 80103d8:	4615      	mov	r5, r2
 80103da:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80103de:	4294      	cmp	r4, r2
 80103e0:	f300 8095 	bgt.w	801050e <__kernel_rem_pio2+0x2d6>
 80103e4:	f1ba 0f00 	cmp.w	sl, #0
 80103e8:	dd07      	ble.n	80103fa <__kernel_rem_pio2+0x1c2>
 80103ea:	f1ba 0f01 	cmp.w	sl, #1
 80103ee:	f000 80a2 	beq.w	8010536 <__kernel_rem_pio2+0x2fe>
 80103f2:	f1ba 0f02 	cmp.w	sl, #2
 80103f6:	f000 80c1 	beq.w	801057c <__kernel_rem_pio2+0x344>
 80103fa:	9b02      	ldr	r3, [sp, #8]
 80103fc:	2b02      	cmp	r3, #2
 80103fe:	d14a      	bne.n	8010496 <__kernel_rem_pio2+0x25e>
 8010400:	4632      	mov	r2, r6
 8010402:	463b      	mov	r3, r7
 8010404:	2000      	movs	r0, #0
 8010406:	4958      	ldr	r1, [pc, #352]	; (8010568 <__kernel_rem_pio2+0x330>)
 8010408:	f7ef ff3e 	bl	8000288 <__aeabi_dsub>
 801040c:	4606      	mov	r6, r0
 801040e:	460f      	mov	r7, r1
 8010410:	2d00      	cmp	r5, #0
 8010412:	d040      	beq.n	8010496 <__kernel_rem_pio2+0x25e>
 8010414:	4650      	mov	r0, sl
 8010416:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8010558 <__kernel_rem_pio2+0x320>
 801041a:	f000 fb99 	bl	8010b50 <scalbn>
 801041e:	4630      	mov	r0, r6
 8010420:	4639      	mov	r1, r7
 8010422:	ec53 2b10 	vmov	r2, r3, d0
 8010426:	f7ef ff2f 	bl	8000288 <__aeabi_dsub>
 801042a:	4606      	mov	r6, r0
 801042c:	460f      	mov	r7, r1
 801042e:	e032      	b.n	8010496 <__kernel_rem_pio2+0x25e>
 8010430:	2200      	movs	r2, #0
 8010432:	4b4e      	ldr	r3, [pc, #312]	; (801056c <__kernel_rem_pio2+0x334>)
 8010434:	4640      	mov	r0, r8
 8010436:	4649      	mov	r1, r9
 8010438:	f7f0 f8de 	bl	80005f8 <__aeabi_dmul>
 801043c:	f7f0 fb8c 	bl	8000b58 <__aeabi_d2iz>
 8010440:	f7f0 f870 	bl	8000524 <__aeabi_i2d>
 8010444:	2200      	movs	r2, #0
 8010446:	4b4a      	ldr	r3, [pc, #296]	; (8010570 <__kernel_rem_pio2+0x338>)
 8010448:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801044c:	f7f0 f8d4 	bl	80005f8 <__aeabi_dmul>
 8010450:	4602      	mov	r2, r0
 8010452:	460b      	mov	r3, r1
 8010454:	4640      	mov	r0, r8
 8010456:	4649      	mov	r1, r9
 8010458:	f7ef ff16 	bl	8000288 <__aeabi_dsub>
 801045c:	f7f0 fb7c 	bl	8000b58 <__aeabi_d2iz>
 8010460:	ab0e      	add	r3, sp, #56	; 0x38
 8010462:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8010466:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 801046a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801046e:	f7ef ff0d 	bl	800028c <__adddf3>
 8010472:	3501      	adds	r5, #1
 8010474:	4680      	mov	r8, r0
 8010476:	4689      	mov	r9, r1
 8010478:	e75e      	b.n	8010338 <__kernel_rem_pio2+0x100>
 801047a:	d105      	bne.n	8010488 <__kernel_rem_pio2+0x250>
 801047c:	1e63      	subs	r3, r4, #1
 801047e:	aa0e      	add	r2, sp, #56	; 0x38
 8010480:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8010484:	15c3      	asrs	r3, r0, #23
 8010486:	e79f      	b.n	80103c8 <__kernel_rem_pio2+0x190>
 8010488:	2200      	movs	r2, #0
 801048a:	4b3a      	ldr	r3, [pc, #232]	; (8010574 <__kernel_rem_pio2+0x33c>)
 801048c:	f7f0 fb3a 	bl	8000b04 <__aeabi_dcmpge>
 8010490:	2800      	cmp	r0, #0
 8010492:	d139      	bne.n	8010508 <__kernel_rem_pio2+0x2d0>
 8010494:	9002      	str	r0, [sp, #8]
 8010496:	2200      	movs	r2, #0
 8010498:	2300      	movs	r3, #0
 801049a:	4630      	mov	r0, r6
 801049c:	4639      	mov	r1, r7
 801049e:	f7f0 fb13 	bl	8000ac8 <__aeabi_dcmpeq>
 80104a2:	2800      	cmp	r0, #0
 80104a4:	f000 80c7 	beq.w	8010636 <__kernel_rem_pio2+0x3fe>
 80104a8:	1e65      	subs	r5, r4, #1
 80104aa:	462b      	mov	r3, r5
 80104ac:	2200      	movs	r2, #0
 80104ae:	9904      	ldr	r1, [sp, #16]
 80104b0:	428b      	cmp	r3, r1
 80104b2:	da6a      	bge.n	801058a <__kernel_rem_pio2+0x352>
 80104b4:	2a00      	cmp	r2, #0
 80104b6:	f000 8088 	beq.w	80105ca <__kernel_rem_pio2+0x392>
 80104ba:	ab0e      	add	r3, sp, #56	; 0x38
 80104bc:	f1aa 0a18 	sub.w	sl, sl, #24
 80104c0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	f000 80b4 	beq.w	8010632 <__kernel_rem_pio2+0x3fa>
 80104ca:	4650      	mov	r0, sl
 80104cc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8010558 <__kernel_rem_pio2+0x320>
 80104d0:	f000 fb3e 	bl	8010b50 <scalbn>
 80104d4:	00ec      	lsls	r4, r5, #3
 80104d6:	ab72      	add	r3, sp, #456	; 0x1c8
 80104d8:	191e      	adds	r6, r3, r4
 80104da:	ec59 8b10 	vmov	r8, r9, d0
 80104de:	f106 0a08 	add.w	sl, r6, #8
 80104e2:	462f      	mov	r7, r5
 80104e4:	2f00      	cmp	r7, #0
 80104e6:	f280 80df 	bge.w	80106a8 <__kernel_rem_pio2+0x470>
 80104ea:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8010550 <__kernel_rem_pio2+0x318>
 80104ee:	f04f 0a00 	mov.w	sl, #0
 80104f2:	eba5 030a 	sub.w	r3, r5, sl
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	f2c0 810a 	blt.w	8010710 <__kernel_rem_pio2+0x4d8>
 80104fc:	f8df b078 	ldr.w	fp, [pc, #120]	; 8010578 <__kernel_rem_pio2+0x340>
 8010500:	ec59 8b18 	vmov	r8, r9, d8
 8010504:	2700      	movs	r7, #0
 8010506:	e0f5      	b.n	80106f4 <__kernel_rem_pio2+0x4bc>
 8010508:	2302      	movs	r3, #2
 801050a:	9302      	str	r3, [sp, #8]
 801050c:	e760      	b.n	80103d0 <__kernel_rem_pio2+0x198>
 801050e:	ab0e      	add	r3, sp, #56	; 0x38
 8010510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010514:	b94d      	cbnz	r5, 801052a <__kernel_rem_pio2+0x2f2>
 8010516:	b12b      	cbz	r3, 8010524 <__kernel_rem_pio2+0x2ec>
 8010518:	a80e      	add	r0, sp, #56	; 0x38
 801051a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801051e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8010522:	2301      	movs	r3, #1
 8010524:	3201      	adds	r2, #1
 8010526:	461d      	mov	r5, r3
 8010528:	e759      	b.n	80103de <__kernel_rem_pio2+0x1a6>
 801052a:	a80e      	add	r0, sp, #56	; 0x38
 801052c:	1acb      	subs	r3, r1, r3
 801052e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8010532:	462b      	mov	r3, r5
 8010534:	e7f6      	b.n	8010524 <__kernel_rem_pio2+0x2ec>
 8010536:	1e62      	subs	r2, r4, #1
 8010538:	ab0e      	add	r3, sp, #56	; 0x38
 801053a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801053e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8010542:	a90e      	add	r1, sp, #56	; 0x38
 8010544:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8010548:	e757      	b.n	80103fa <__kernel_rem_pio2+0x1c2>
 801054a:	bf00      	nop
 801054c:	f3af 8000 	nop.w
	...
 801055c:	3ff00000 	.word	0x3ff00000
 8010560:	08011390 	.word	0x08011390
 8010564:	40200000 	.word	0x40200000
 8010568:	3ff00000 	.word	0x3ff00000
 801056c:	3e700000 	.word	0x3e700000
 8010570:	41700000 	.word	0x41700000
 8010574:	3fe00000 	.word	0x3fe00000
 8010578:	08011350 	.word	0x08011350
 801057c:	1e62      	subs	r2, r4, #1
 801057e:	ab0e      	add	r3, sp, #56	; 0x38
 8010580:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010584:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8010588:	e7db      	b.n	8010542 <__kernel_rem_pio2+0x30a>
 801058a:	a90e      	add	r1, sp, #56	; 0x38
 801058c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8010590:	3b01      	subs	r3, #1
 8010592:	430a      	orrs	r2, r1
 8010594:	e78b      	b.n	80104ae <__kernel_rem_pio2+0x276>
 8010596:	3301      	adds	r3, #1
 8010598:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801059c:	2900      	cmp	r1, #0
 801059e:	d0fa      	beq.n	8010596 <__kernel_rem_pio2+0x35e>
 80105a0:	9a08      	ldr	r2, [sp, #32]
 80105a2:	4422      	add	r2, r4
 80105a4:	00d2      	lsls	r2, r2, #3
 80105a6:	a922      	add	r1, sp, #136	; 0x88
 80105a8:	18e3      	adds	r3, r4, r3
 80105aa:	9206      	str	r2, [sp, #24]
 80105ac:	440a      	add	r2, r1
 80105ae:	9302      	str	r3, [sp, #8]
 80105b0:	f10b 0108 	add.w	r1, fp, #8
 80105b4:	f102 0308 	add.w	r3, r2, #8
 80105b8:	1c66      	adds	r6, r4, #1
 80105ba:	910a      	str	r1, [sp, #40]	; 0x28
 80105bc:	2500      	movs	r5, #0
 80105be:	930d      	str	r3, [sp, #52]	; 0x34
 80105c0:	9b02      	ldr	r3, [sp, #8]
 80105c2:	42b3      	cmp	r3, r6
 80105c4:	da04      	bge.n	80105d0 <__kernel_rem_pio2+0x398>
 80105c6:	461c      	mov	r4, r3
 80105c8:	e6a6      	b.n	8010318 <__kernel_rem_pio2+0xe0>
 80105ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80105cc:	2301      	movs	r3, #1
 80105ce:	e7e3      	b.n	8010598 <__kernel_rem_pio2+0x360>
 80105d0:	9b06      	ldr	r3, [sp, #24]
 80105d2:	18ef      	adds	r7, r5, r3
 80105d4:	ab22      	add	r3, sp, #136	; 0x88
 80105d6:	441f      	add	r7, r3
 80105d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80105da:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80105de:	f7ef ffa1 	bl	8000524 <__aeabi_i2d>
 80105e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80105e4:	461c      	mov	r4, r3
 80105e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80105e8:	e9c7 0100 	strd	r0, r1, [r7]
 80105ec:	eb03 0b05 	add.w	fp, r3, r5
 80105f0:	2700      	movs	r7, #0
 80105f2:	f04f 0800 	mov.w	r8, #0
 80105f6:	f04f 0900 	mov.w	r9, #0
 80105fa:	9b07      	ldr	r3, [sp, #28]
 80105fc:	429f      	cmp	r7, r3
 80105fe:	dd08      	ble.n	8010612 <__kernel_rem_pio2+0x3da>
 8010600:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010602:	aa72      	add	r2, sp, #456	; 0x1c8
 8010604:	18eb      	adds	r3, r5, r3
 8010606:	4413      	add	r3, r2
 8010608:	e9c3 8902 	strd	r8, r9, [r3, #8]
 801060c:	3601      	adds	r6, #1
 801060e:	3508      	adds	r5, #8
 8010610:	e7d6      	b.n	80105c0 <__kernel_rem_pio2+0x388>
 8010612:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8010616:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801061a:	f7ef ffed 	bl	80005f8 <__aeabi_dmul>
 801061e:	4602      	mov	r2, r0
 8010620:	460b      	mov	r3, r1
 8010622:	4640      	mov	r0, r8
 8010624:	4649      	mov	r1, r9
 8010626:	f7ef fe31 	bl	800028c <__adddf3>
 801062a:	3701      	adds	r7, #1
 801062c:	4680      	mov	r8, r0
 801062e:	4689      	mov	r9, r1
 8010630:	e7e3      	b.n	80105fa <__kernel_rem_pio2+0x3c2>
 8010632:	3d01      	subs	r5, #1
 8010634:	e741      	b.n	80104ba <__kernel_rem_pio2+0x282>
 8010636:	f1ca 0000 	rsb	r0, sl, #0
 801063a:	ec47 6b10 	vmov	d0, r6, r7
 801063e:	f000 fa87 	bl	8010b50 <scalbn>
 8010642:	ec57 6b10 	vmov	r6, r7, d0
 8010646:	2200      	movs	r2, #0
 8010648:	4b99      	ldr	r3, [pc, #612]	; (80108b0 <__kernel_rem_pio2+0x678>)
 801064a:	ee10 0a10 	vmov	r0, s0
 801064e:	4639      	mov	r1, r7
 8010650:	f7f0 fa58 	bl	8000b04 <__aeabi_dcmpge>
 8010654:	b1f8      	cbz	r0, 8010696 <__kernel_rem_pio2+0x45e>
 8010656:	2200      	movs	r2, #0
 8010658:	4b96      	ldr	r3, [pc, #600]	; (80108b4 <__kernel_rem_pio2+0x67c>)
 801065a:	4630      	mov	r0, r6
 801065c:	4639      	mov	r1, r7
 801065e:	f7ef ffcb 	bl	80005f8 <__aeabi_dmul>
 8010662:	f7f0 fa79 	bl	8000b58 <__aeabi_d2iz>
 8010666:	4680      	mov	r8, r0
 8010668:	f7ef ff5c 	bl	8000524 <__aeabi_i2d>
 801066c:	2200      	movs	r2, #0
 801066e:	4b90      	ldr	r3, [pc, #576]	; (80108b0 <__kernel_rem_pio2+0x678>)
 8010670:	f7ef ffc2 	bl	80005f8 <__aeabi_dmul>
 8010674:	460b      	mov	r3, r1
 8010676:	4602      	mov	r2, r0
 8010678:	4639      	mov	r1, r7
 801067a:	4630      	mov	r0, r6
 801067c:	f7ef fe04 	bl	8000288 <__aeabi_dsub>
 8010680:	f7f0 fa6a 	bl	8000b58 <__aeabi_d2iz>
 8010684:	1c65      	adds	r5, r4, #1
 8010686:	ab0e      	add	r3, sp, #56	; 0x38
 8010688:	f10a 0a18 	add.w	sl, sl, #24
 801068c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8010690:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8010694:	e719      	b.n	80104ca <__kernel_rem_pio2+0x292>
 8010696:	4630      	mov	r0, r6
 8010698:	4639      	mov	r1, r7
 801069a:	f7f0 fa5d 	bl	8000b58 <__aeabi_d2iz>
 801069e:	ab0e      	add	r3, sp, #56	; 0x38
 80106a0:	4625      	mov	r5, r4
 80106a2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80106a6:	e710      	b.n	80104ca <__kernel_rem_pio2+0x292>
 80106a8:	ab0e      	add	r3, sp, #56	; 0x38
 80106aa:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80106ae:	f7ef ff39 	bl	8000524 <__aeabi_i2d>
 80106b2:	4642      	mov	r2, r8
 80106b4:	464b      	mov	r3, r9
 80106b6:	f7ef ff9f 	bl	80005f8 <__aeabi_dmul>
 80106ba:	2200      	movs	r2, #0
 80106bc:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 80106c0:	4b7c      	ldr	r3, [pc, #496]	; (80108b4 <__kernel_rem_pio2+0x67c>)
 80106c2:	4640      	mov	r0, r8
 80106c4:	4649      	mov	r1, r9
 80106c6:	f7ef ff97 	bl	80005f8 <__aeabi_dmul>
 80106ca:	3f01      	subs	r7, #1
 80106cc:	4680      	mov	r8, r0
 80106ce:	4689      	mov	r9, r1
 80106d0:	e708      	b.n	80104e4 <__kernel_rem_pio2+0x2ac>
 80106d2:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 80106d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106da:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 80106de:	f7ef ff8b 	bl	80005f8 <__aeabi_dmul>
 80106e2:	4602      	mov	r2, r0
 80106e4:	460b      	mov	r3, r1
 80106e6:	4640      	mov	r0, r8
 80106e8:	4649      	mov	r1, r9
 80106ea:	f7ef fdcf 	bl	800028c <__adddf3>
 80106ee:	3701      	adds	r7, #1
 80106f0:	4680      	mov	r8, r0
 80106f2:	4689      	mov	r9, r1
 80106f4:	9b04      	ldr	r3, [sp, #16]
 80106f6:	429f      	cmp	r7, r3
 80106f8:	dc01      	bgt.n	80106fe <__kernel_rem_pio2+0x4c6>
 80106fa:	45ba      	cmp	sl, r7
 80106fc:	dae9      	bge.n	80106d2 <__kernel_rem_pio2+0x49a>
 80106fe:	ab4a      	add	r3, sp, #296	; 0x128
 8010700:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010704:	e9c3 8900 	strd	r8, r9, [r3]
 8010708:	f10a 0a01 	add.w	sl, sl, #1
 801070c:	3e08      	subs	r6, #8
 801070e:	e6f0      	b.n	80104f2 <__kernel_rem_pio2+0x2ba>
 8010710:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8010712:	2b03      	cmp	r3, #3
 8010714:	d85b      	bhi.n	80107ce <__kernel_rem_pio2+0x596>
 8010716:	e8df f003 	tbb	[pc, r3]
 801071a:	264a      	.short	0x264a
 801071c:	0226      	.short	0x0226
 801071e:	ab9a      	add	r3, sp, #616	; 0x268
 8010720:	441c      	add	r4, r3
 8010722:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8010726:	46a2      	mov	sl, r4
 8010728:	46ab      	mov	fp, r5
 801072a:	f1bb 0f00 	cmp.w	fp, #0
 801072e:	dc6c      	bgt.n	801080a <__kernel_rem_pio2+0x5d2>
 8010730:	46a2      	mov	sl, r4
 8010732:	46ab      	mov	fp, r5
 8010734:	f1bb 0f01 	cmp.w	fp, #1
 8010738:	f300 8086 	bgt.w	8010848 <__kernel_rem_pio2+0x610>
 801073c:	2000      	movs	r0, #0
 801073e:	2100      	movs	r1, #0
 8010740:	2d01      	cmp	r5, #1
 8010742:	f300 80a0 	bgt.w	8010886 <__kernel_rem_pio2+0x64e>
 8010746:	9b02      	ldr	r3, [sp, #8]
 8010748:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 801074c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8010750:	2b00      	cmp	r3, #0
 8010752:	f040 809e 	bne.w	8010892 <__kernel_rem_pio2+0x65a>
 8010756:	9b01      	ldr	r3, [sp, #4]
 8010758:	e9c3 7800 	strd	r7, r8, [r3]
 801075c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8010760:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8010764:	e033      	b.n	80107ce <__kernel_rem_pio2+0x596>
 8010766:	3408      	adds	r4, #8
 8010768:	ab4a      	add	r3, sp, #296	; 0x128
 801076a:	441c      	add	r4, r3
 801076c:	462e      	mov	r6, r5
 801076e:	2000      	movs	r0, #0
 8010770:	2100      	movs	r1, #0
 8010772:	2e00      	cmp	r6, #0
 8010774:	da3a      	bge.n	80107ec <__kernel_rem_pio2+0x5b4>
 8010776:	9b02      	ldr	r3, [sp, #8]
 8010778:	2b00      	cmp	r3, #0
 801077a:	d03d      	beq.n	80107f8 <__kernel_rem_pio2+0x5c0>
 801077c:	4602      	mov	r2, r0
 801077e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010782:	9c01      	ldr	r4, [sp, #4]
 8010784:	e9c4 2300 	strd	r2, r3, [r4]
 8010788:	4602      	mov	r2, r0
 801078a:	460b      	mov	r3, r1
 801078c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8010790:	f7ef fd7a 	bl	8000288 <__aeabi_dsub>
 8010794:	ae4c      	add	r6, sp, #304	; 0x130
 8010796:	2401      	movs	r4, #1
 8010798:	42a5      	cmp	r5, r4
 801079a:	da30      	bge.n	80107fe <__kernel_rem_pio2+0x5c6>
 801079c:	9b02      	ldr	r3, [sp, #8]
 801079e:	b113      	cbz	r3, 80107a6 <__kernel_rem_pio2+0x56e>
 80107a0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80107a4:	4619      	mov	r1, r3
 80107a6:	9b01      	ldr	r3, [sp, #4]
 80107a8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80107ac:	e00f      	b.n	80107ce <__kernel_rem_pio2+0x596>
 80107ae:	ab9a      	add	r3, sp, #616	; 0x268
 80107b0:	441c      	add	r4, r3
 80107b2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80107b6:	2000      	movs	r0, #0
 80107b8:	2100      	movs	r1, #0
 80107ba:	2d00      	cmp	r5, #0
 80107bc:	da10      	bge.n	80107e0 <__kernel_rem_pio2+0x5a8>
 80107be:	9b02      	ldr	r3, [sp, #8]
 80107c0:	b113      	cbz	r3, 80107c8 <__kernel_rem_pio2+0x590>
 80107c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80107c6:	4619      	mov	r1, r3
 80107c8:	9b01      	ldr	r3, [sp, #4]
 80107ca:	e9c3 0100 	strd	r0, r1, [r3]
 80107ce:	9b06      	ldr	r3, [sp, #24]
 80107d0:	f003 0007 	and.w	r0, r3, #7
 80107d4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80107d8:	ecbd 8b02 	vpop	{d8}
 80107dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107e0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80107e4:	f7ef fd52 	bl	800028c <__adddf3>
 80107e8:	3d01      	subs	r5, #1
 80107ea:	e7e6      	b.n	80107ba <__kernel_rem_pio2+0x582>
 80107ec:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80107f0:	f7ef fd4c 	bl	800028c <__adddf3>
 80107f4:	3e01      	subs	r6, #1
 80107f6:	e7bc      	b.n	8010772 <__kernel_rem_pio2+0x53a>
 80107f8:	4602      	mov	r2, r0
 80107fa:	460b      	mov	r3, r1
 80107fc:	e7c1      	b.n	8010782 <__kernel_rem_pio2+0x54a>
 80107fe:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8010802:	f7ef fd43 	bl	800028c <__adddf3>
 8010806:	3401      	adds	r4, #1
 8010808:	e7c6      	b.n	8010798 <__kernel_rem_pio2+0x560>
 801080a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 801080e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8010812:	4640      	mov	r0, r8
 8010814:	ec53 2b17 	vmov	r2, r3, d7
 8010818:	4649      	mov	r1, r9
 801081a:	ed8d 7b04 	vstr	d7, [sp, #16]
 801081e:	f7ef fd35 	bl	800028c <__adddf3>
 8010822:	4602      	mov	r2, r0
 8010824:	460b      	mov	r3, r1
 8010826:	4606      	mov	r6, r0
 8010828:	460f      	mov	r7, r1
 801082a:	4640      	mov	r0, r8
 801082c:	4649      	mov	r1, r9
 801082e:	f7ef fd2b 	bl	8000288 <__aeabi_dsub>
 8010832:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010836:	f7ef fd29 	bl	800028c <__adddf3>
 801083a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801083e:	e9ca 0100 	strd	r0, r1, [sl]
 8010842:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8010846:	e770      	b.n	801072a <__kernel_rem_pio2+0x4f2>
 8010848:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 801084c:	ed3a 7b02 	vldmdb	sl!, {d7}
 8010850:	4630      	mov	r0, r6
 8010852:	ec53 2b17 	vmov	r2, r3, d7
 8010856:	4639      	mov	r1, r7
 8010858:	ed8d 7b04 	vstr	d7, [sp, #16]
 801085c:	f7ef fd16 	bl	800028c <__adddf3>
 8010860:	4602      	mov	r2, r0
 8010862:	460b      	mov	r3, r1
 8010864:	4680      	mov	r8, r0
 8010866:	4689      	mov	r9, r1
 8010868:	4630      	mov	r0, r6
 801086a:	4639      	mov	r1, r7
 801086c:	f7ef fd0c 	bl	8000288 <__aeabi_dsub>
 8010870:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010874:	f7ef fd0a 	bl	800028c <__adddf3>
 8010878:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801087c:	e9ca 0100 	strd	r0, r1, [sl]
 8010880:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8010884:	e756      	b.n	8010734 <__kernel_rem_pio2+0x4fc>
 8010886:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801088a:	f7ef fcff 	bl	800028c <__adddf3>
 801088e:	3d01      	subs	r5, #1
 8010890:	e756      	b.n	8010740 <__kernel_rem_pio2+0x508>
 8010892:	9b01      	ldr	r3, [sp, #4]
 8010894:	9a01      	ldr	r2, [sp, #4]
 8010896:	601f      	str	r7, [r3, #0]
 8010898:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 801089c:	605c      	str	r4, [r3, #4]
 801089e:	609d      	str	r5, [r3, #8]
 80108a0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80108a4:	60d3      	str	r3, [r2, #12]
 80108a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80108aa:	6110      	str	r0, [r2, #16]
 80108ac:	6153      	str	r3, [r2, #20]
 80108ae:	e78e      	b.n	80107ce <__kernel_rem_pio2+0x596>
 80108b0:	41700000 	.word	0x41700000
 80108b4:	3e700000 	.word	0x3e700000

080108b8 <__kernel_sin>:
 80108b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108bc:	ec55 4b10 	vmov	r4, r5, d0
 80108c0:	b085      	sub	sp, #20
 80108c2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80108c6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80108ca:	ed8d 1b00 	vstr	d1, [sp]
 80108ce:	9002      	str	r0, [sp, #8]
 80108d0:	da06      	bge.n	80108e0 <__kernel_sin+0x28>
 80108d2:	ee10 0a10 	vmov	r0, s0
 80108d6:	4629      	mov	r1, r5
 80108d8:	f7f0 f93e 	bl	8000b58 <__aeabi_d2iz>
 80108dc:	2800      	cmp	r0, #0
 80108de:	d051      	beq.n	8010984 <__kernel_sin+0xcc>
 80108e0:	4622      	mov	r2, r4
 80108e2:	462b      	mov	r3, r5
 80108e4:	4620      	mov	r0, r4
 80108e6:	4629      	mov	r1, r5
 80108e8:	f7ef fe86 	bl	80005f8 <__aeabi_dmul>
 80108ec:	4682      	mov	sl, r0
 80108ee:	468b      	mov	fp, r1
 80108f0:	4602      	mov	r2, r0
 80108f2:	460b      	mov	r3, r1
 80108f4:	4620      	mov	r0, r4
 80108f6:	4629      	mov	r1, r5
 80108f8:	f7ef fe7e 	bl	80005f8 <__aeabi_dmul>
 80108fc:	a341      	add	r3, pc, #260	; (adr r3, 8010a04 <__kernel_sin+0x14c>)
 80108fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010902:	4680      	mov	r8, r0
 8010904:	4689      	mov	r9, r1
 8010906:	4650      	mov	r0, sl
 8010908:	4659      	mov	r1, fp
 801090a:	f7ef fe75 	bl	80005f8 <__aeabi_dmul>
 801090e:	a33f      	add	r3, pc, #252	; (adr r3, 8010a0c <__kernel_sin+0x154>)
 8010910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010914:	f7ef fcb8 	bl	8000288 <__aeabi_dsub>
 8010918:	4652      	mov	r2, sl
 801091a:	465b      	mov	r3, fp
 801091c:	f7ef fe6c 	bl	80005f8 <__aeabi_dmul>
 8010920:	a33c      	add	r3, pc, #240	; (adr r3, 8010a14 <__kernel_sin+0x15c>)
 8010922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010926:	f7ef fcb1 	bl	800028c <__adddf3>
 801092a:	4652      	mov	r2, sl
 801092c:	465b      	mov	r3, fp
 801092e:	f7ef fe63 	bl	80005f8 <__aeabi_dmul>
 8010932:	a33a      	add	r3, pc, #232	; (adr r3, 8010a1c <__kernel_sin+0x164>)
 8010934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010938:	f7ef fca6 	bl	8000288 <__aeabi_dsub>
 801093c:	4652      	mov	r2, sl
 801093e:	465b      	mov	r3, fp
 8010940:	f7ef fe5a 	bl	80005f8 <__aeabi_dmul>
 8010944:	a337      	add	r3, pc, #220	; (adr r3, 8010a24 <__kernel_sin+0x16c>)
 8010946:	e9d3 2300 	ldrd	r2, r3, [r3]
 801094a:	f7ef fc9f 	bl	800028c <__adddf3>
 801094e:	9b02      	ldr	r3, [sp, #8]
 8010950:	4606      	mov	r6, r0
 8010952:	460f      	mov	r7, r1
 8010954:	b9db      	cbnz	r3, 801098e <__kernel_sin+0xd6>
 8010956:	4602      	mov	r2, r0
 8010958:	460b      	mov	r3, r1
 801095a:	4650      	mov	r0, sl
 801095c:	4659      	mov	r1, fp
 801095e:	f7ef fe4b 	bl	80005f8 <__aeabi_dmul>
 8010962:	a325      	add	r3, pc, #148	; (adr r3, 80109f8 <__kernel_sin+0x140>)
 8010964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010968:	f7ef fc8e 	bl	8000288 <__aeabi_dsub>
 801096c:	4642      	mov	r2, r8
 801096e:	464b      	mov	r3, r9
 8010970:	f7ef fe42 	bl	80005f8 <__aeabi_dmul>
 8010974:	4602      	mov	r2, r0
 8010976:	460b      	mov	r3, r1
 8010978:	4620      	mov	r0, r4
 801097a:	4629      	mov	r1, r5
 801097c:	f7ef fc86 	bl	800028c <__adddf3>
 8010980:	4604      	mov	r4, r0
 8010982:	460d      	mov	r5, r1
 8010984:	ec45 4b10 	vmov	d0, r4, r5
 8010988:	b005      	add	sp, #20
 801098a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801098e:	2200      	movs	r2, #0
 8010990:	4b1b      	ldr	r3, [pc, #108]	; (8010a00 <__kernel_sin+0x148>)
 8010992:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010996:	f7ef fe2f 	bl	80005f8 <__aeabi_dmul>
 801099a:	4632      	mov	r2, r6
 801099c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80109a0:	463b      	mov	r3, r7
 80109a2:	4640      	mov	r0, r8
 80109a4:	4649      	mov	r1, r9
 80109a6:	f7ef fe27 	bl	80005f8 <__aeabi_dmul>
 80109aa:	4602      	mov	r2, r0
 80109ac:	460b      	mov	r3, r1
 80109ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80109b2:	f7ef fc69 	bl	8000288 <__aeabi_dsub>
 80109b6:	4652      	mov	r2, sl
 80109b8:	465b      	mov	r3, fp
 80109ba:	f7ef fe1d 	bl	80005f8 <__aeabi_dmul>
 80109be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80109c2:	f7ef fc61 	bl	8000288 <__aeabi_dsub>
 80109c6:	a30c      	add	r3, pc, #48	; (adr r3, 80109f8 <__kernel_sin+0x140>)
 80109c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109cc:	4606      	mov	r6, r0
 80109ce:	460f      	mov	r7, r1
 80109d0:	4640      	mov	r0, r8
 80109d2:	4649      	mov	r1, r9
 80109d4:	f7ef fe10 	bl	80005f8 <__aeabi_dmul>
 80109d8:	4602      	mov	r2, r0
 80109da:	460b      	mov	r3, r1
 80109dc:	4630      	mov	r0, r6
 80109de:	4639      	mov	r1, r7
 80109e0:	f7ef fc54 	bl	800028c <__adddf3>
 80109e4:	4602      	mov	r2, r0
 80109e6:	460b      	mov	r3, r1
 80109e8:	4620      	mov	r0, r4
 80109ea:	4629      	mov	r1, r5
 80109ec:	f7ef fc4c 	bl	8000288 <__aeabi_dsub>
 80109f0:	e7c6      	b.n	8010980 <__kernel_sin+0xc8>
 80109f2:	bf00      	nop
 80109f4:	f3af 8000 	nop.w
 80109f8:	55555549 	.word	0x55555549
 80109fc:	3fc55555 	.word	0x3fc55555
 8010a00:	3fe00000 	.word	0x3fe00000
 8010a04:	5acfd57c 	.word	0x5acfd57c
 8010a08:	3de5d93a 	.word	0x3de5d93a
 8010a0c:	8a2b9ceb 	.word	0x8a2b9ceb
 8010a10:	3e5ae5e6 	.word	0x3e5ae5e6
 8010a14:	57b1fe7d 	.word	0x57b1fe7d
 8010a18:	3ec71de3 	.word	0x3ec71de3
 8010a1c:	19c161d5 	.word	0x19c161d5
 8010a20:	3f2a01a0 	.word	0x3f2a01a0
 8010a24:	1110f8a6 	.word	0x1110f8a6
 8010a28:	3f811111 	.word	0x3f811111

08010a2c <fabs>:
 8010a2c:	ec51 0b10 	vmov	r0, r1, d0
 8010a30:	ee10 2a10 	vmov	r2, s0
 8010a34:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010a38:	ec43 2b10 	vmov	d0, r2, r3
 8010a3c:	4770      	bx	lr
	...

08010a40 <floor>:
 8010a40:	ec51 0b10 	vmov	r0, r1, d0
 8010a44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a48:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8010a4c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8010a50:	2e13      	cmp	r6, #19
 8010a52:	460c      	mov	r4, r1
 8010a54:	ee10 5a10 	vmov	r5, s0
 8010a58:	4680      	mov	r8, r0
 8010a5a:	dc34      	bgt.n	8010ac6 <floor+0x86>
 8010a5c:	2e00      	cmp	r6, #0
 8010a5e:	da16      	bge.n	8010a8e <floor+0x4e>
 8010a60:	a335      	add	r3, pc, #212	; (adr r3, 8010b38 <floor+0xf8>)
 8010a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a66:	f7ef fc11 	bl	800028c <__adddf3>
 8010a6a:	2200      	movs	r2, #0
 8010a6c:	2300      	movs	r3, #0
 8010a6e:	f7f0 f853 	bl	8000b18 <__aeabi_dcmpgt>
 8010a72:	b148      	cbz	r0, 8010a88 <floor+0x48>
 8010a74:	2c00      	cmp	r4, #0
 8010a76:	da59      	bge.n	8010b2c <floor+0xec>
 8010a78:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8010a7c:	4a30      	ldr	r2, [pc, #192]	; (8010b40 <floor+0x100>)
 8010a7e:	432b      	orrs	r3, r5
 8010a80:	2500      	movs	r5, #0
 8010a82:	42ab      	cmp	r3, r5
 8010a84:	bf18      	it	ne
 8010a86:	4614      	movne	r4, r2
 8010a88:	4621      	mov	r1, r4
 8010a8a:	4628      	mov	r0, r5
 8010a8c:	e025      	b.n	8010ada <floor+0x9a>
 8010a8e:	4f2d      	ldr	r7, [pc, #180]	; (8010b44 <floor+0x104>)
 8010a90:	4137      	asrs	r7, r6
 8010a92:	ea01 0307 	and.w	r3, r1, r7
 8010a96:	4303      	orrs	r3, r0
 8010a98:	d01f      	beq.n	8010ada <floor+0x9a>
 8010a9a:	a327      	add	r3, pc, #156	; (adr r3, 8010b38 <floor+0xf8>)
 8010a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010aa0:	f7ef fbf4 	bl	800028c <__adddf3>
 8010aa4:	2200      	movs	r2, #0
 8010aa6:	2300      	movs	r3, #0
 8010aa8:	f7f0 f836 	bl	8000b18 <__aeabi_dcmpgt>
 8010aac:	2800      	cmp	r0, #0
 8010aae:	d0eb      	beq.n	8010a88 <floor+0x48>
 8010ab0:	2c00      	cmp	r4, #0
 8010ab2:	bfbe      	ittt	lt
 8010ab4:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8010ab8:	fa43 f606 	asrlt.w	r6, r3, r6
 8010abc:	19a4      	addlt	r4, r4, r6
 8010abe:	ea24 0407 	bic.w	r4, r4, r7
 8010ac2:	2500      	movs	r5, #0
 8010ac4:	e7e0      	b.n	8010a88 <floor+0x48>
 8010ac6:	2e33      	cmp	r6, #51	; 0x33
 8010ac8:	dd0b      	ble.n	8010ae2 <floor+0xa2>
 8010aca:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8010ace:	d104      	bne.n	8010ada <floor+0x9a>
 8010ad0:	ee10 2a10 	vmov	r2, s0
 8010ad4:	460b      	mov	r3, r1
 8010ad6:	f7ef fbd9 	bl	800028c <__adddf3>
 8010ada:	ec41 0b10 	vmov	d0, r0, r1
 8010ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ae2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8010ae6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010aea:	fa23 f707 	lsr.w	r7, r3, r7
 8010aee:	4207      	tst	r7, r0
 8010af0:	d0f3      	beq.n	8010ada <floor+0x9a>
 8010af2:	a311      	add	r3, pc, #68	; (adr r3, 8010b38 <floor+0xf8>)
 8010af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010af8:	f7ef fbc8 	bl	800028c <__adddf3>
 8010afc:	2200      	movs	r2, #0
 8010afe:	2300      	movs	r3, #0
 8010b00:	f7f0 f80a 	bl	8000b18 <__aeabi_dcmpgt>
 8010b04:	2800      	cmp	r0, #0
 8010b06:	d0bf      	beq.n	8010a88 <floor+0x48>
 8010b08:	2c00      	cmp	r4, #0
 8010b0a:	da02      	bge.n	8010b12 <floor+0xd2>
 8010b0c:	2e14      	cmp	r6, #20
 8010b0e:	d103      	bne.n	8010b18 <floor+0xd8>
 8010b10:	3401      	adds	r4, #1
 8010b12:	ea25 0507 	bic.w	r5, r5, r7
 8010b16:	e7b7      	b.n	8010a88 <floor+0x48>
 8010b18:	2301      	movs	r3, #1
 8010b1a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8010b1e:	fa03 f606 	lsl.w	r6, r3, r6
 8010b22:	4435      	add	r5, r6
 8010b24:	4545      	cmp	r5, r8
 8010b26:	bf38      	it	cc
 8010b28:	18e4      	addcc	r4, r4, r3
 8010b2a:	e7f2      	b.n	8010b12 <floor+0xd2>
 8010b2c:	2500      	movs	r5, #0
 8010b2e:	462c      	mov	r4, r5
 8010b30:	e7aa      	b.n	8010a88 <floor+0x48>
 8010b32:	bf00      	nop
 8010b34:	f3af 8000 	nop.w
 8010b38:	8800759c 	.word	0x8800759c
 8010b3c:	7e37e43c 	.word	0x7e37e43c
 8010b40:	bff00000 	.word	0xbff00000
 8010b44:	000fffff 	.word	0x000fffff

08010b48 <matherr>:
 8010b48:	2000      	movs	r0, #0
 8010b4a:	4770      	bx	lr
 8010b4c:	0000      	movs	r0, r0
	...

08010b50 <scalbn>:
 8010b50:	b570      	push	{r4, r5, r6, lr}
 8010b52:	ec55 4b10 	vmov	r4, r5, d0
 8010b56:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8010b5a:	4606      	mov	r6, r0
 8010b5c:	462b      	mov	r3, r5
 8010b5e:	b9aa      	cbnz	r2, 8010b8c <scalbn+0x3c>
 8010b60:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8010b64:	4323      	orrs	r3, r4
 8010b66:	d03b      	beq.n	8010be0 <scalbn+0x90>
 8010b68:	4b31      	ldr	r3, [pc, #196]	; (8010c30 <scalbn+0xe0>)
 8010b6a:	4629      	mov	r1, r5
 8010b6c:	2200      	movs	r2, #0
 8010b6e:	ee10 0a10 	vmov	r0, s0
 8010b72:	f7ef fd41 	bl	80005f8 <__aeabi_dmul>
 8010b76:	4b2f      	ldr	r3, [pc, #188]	; (8010c34 <scalbn+0xe4>)
 8010b78:	429e      	cmp	r6, r3
 8010b7a:	4604      	mov	r4, r0
 8010b7c:	460d      	mov	r5, r1
 8010b7e:	da12      	bge.n	8010ba6 <scalbn+0x56>
 8010b80:	a327      	add	r3, pc, #156	; (adr r3, 8010c20 <scalbn+0xd0>)
 8010b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b86:	f7ef fd37 	bl	80005f8 <__aeabi_dmul>
 8010b8a:	e009      	b.n	8010ba0 <scalbn+0x50>
 8010b8c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8010b90:	428a      	cmp	r2, r1
 8010b92:	d10c      	bne.n	8010bae <scalbn+0x5e>
 8010b94:	ee10 2a10 	vmov	r2, s0
 8010b98:	4620      	mov	r0, r4
 8010b9a:	4629      	mov	r1, r5
 8010b9c:	f7ef fb76 	bl	800028c <__adddf3>
 8010ba0:	4604      	mov	r4, r0
 8010ba2:	460d      	mov	r5, r1
 8010ba4:	e01c      	b.n	8010be0 <scalbn+0x90>
 8010ba6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8010baa:	460b      	mov	r3, r1
 8010bac:	3a36      	subs	r2, #54	; 0x36
 8010bae:	4432      	add	r2, r6
 8010bb0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010bb4:	428a      	cmp	r2, r1
 8010bb6:	dd0b      	ble.n	8010bd0 <scalbn+0x80>
 8010bb8:	ec45 4b11 	vmov	d1, r4, r5
 8010bbc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8010c28 <scalbn+0xd8>
 8010bc0:	f000 f83c 	bl	8010c3c <copysign>
 8010bc4:	a318      	add	r3, pc, #96	; (adr r3, 8010c28 <scalbn+0xd8>)
 8010bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bca:	ec51 0b10 	vmov	r0, r1, d0
 8010bce:	e7da      	b.n	8010b86 <scalbn+0x36>
 8010bd0:	2a00      	cmp	r2, #0
 8010bd2:	dd08      	ble.n	8010be6 <scalbn+0x96>
 8010bd4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010bd8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010bdc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010be0:	ec45 4b10 	vmov	d0, r4, r5
 8010be4:	bd70      	pop	{r4, r5, r6, pc}
 8010be6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010bea:	da0d      	bge.n	8010c08 <scalbn+0xb8>
 8010bec:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010bf0:	429e      	cmp	r6, r3
 8010bf2:	ec45 4b11 	vmov	d1, r4, r5
 8010bf6:	dce1      	bgt.n	8010bbc <scalbn+0x6c>
 8010bf8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8010c20 <scalbn+0xd0>
 8010bfc:	f000 f81e 	bl	8010c3c <copysign>
 8010c00:	a307      	add	r3, pc, #28	; (adr r3, 8010c20 <scalbn+0xd0>)
 8010c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c06:	e7e0      	b.n	8010bca <scalbn+0x7a>
 8010c08:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010c0c:	3236      	adds	r2, #54	; 0x36
 8010c0e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010c12:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010c16:	4620      	mov	r0, r4
 8010c18:	4629      	mov	r1, r5
 8010c1a:	2200      	movs	r2, #0
 8010c1c:	4b06      	ldr	r3, [pc, #24]	; (8010c38 <scalbn+0xe8>)
 8010c1e:	e7b2      	b.n	8010b86 <scalbn+0x36>
 8010c20:	c2f8f359 	.word	0xc2f8f359
 8010c24:	01a56e1f 	.word	0x01a56e1f
 8010c28:	8800759c 	.word	0x8800759c
 8010c2c:	7e37e43c 	.word	0x7e37e43c
 8010c30:	43500000 	.word	0x43500000
 8010c34:	ffff3cb0 	.word	0xffff3cb0
 8010c38:	3c900000 	.word	0x3c900000

08010c3c <copysign>:
 8010c3c:	ec51 0b10 	vmov	r0, r1, d0
 8010c40:	ee11 0a90 	vmov	r0, s3
 8010c44:	ee10 2a10 	vmov	r2, s0
 8010c48:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010c4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8010c50:	ea41 0300 	orr.w	r3, r1, r0
 8010c54:	ec43 2b10 	vmov	d0, r2, r3
 8010c58:	4770      	bx	lr
	...

08010c5c <_init>:
 8010c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c5e:	bf00      	nop
 8010c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c62:	bc08      	pop	{r3}
 8010c64:	469e      	mov	lr, r3
 8010c66:	4770      	bx	lr

08010c68 <_fini>:
 8010c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c6a:	bf00      	nop
 8010c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c6e:	bc08      	pop	{r3}
 8010c70:	469e      	mov	lr, r3
 8010c72:	4770      	bx	lr
