Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 09:40:01 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_59_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 Delay1No28_instance/Y_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.919ns (26.499%)  route 2.549ns (73.501%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 6.587 - 4.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.147ns (routing 0.955ns, distribution 1.192ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.868ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=15285, routed)       2.147     3.098    Delay1No28_instance/clk_IBUF_BUFG
    SLICE_X118Y364       FDCE                                         r  Delay1No28_instance/Y_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y364       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.176 r  Delay1No28_instance/Y_reg[17]/Q
                         net (fo=4, routed)           0.608     3.784    Delay1No28_instance/Q[17]
    SLICE_X127Y358       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     3.908 r  Delay1No28_instance/geqOp_carry__0_i_16/O
                         net (fo=1, routed)           0.009     3.917    Sum1_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[0]
    SLICE_X127Y358       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.107 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.133    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y359       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.185 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.483     4.668    Delay1No29_instance/CO[0]
    SLICE_X123Y358       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     4.809 r  Delay1No29_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.161     4.970    Delay1No28_instance/Y_reg[23]_0[0]
    SLICE_X123Y356       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     5.059 r  Delay1No28_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.097     5.156    Delay1No28_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X123Y356       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.191 r  Delay1No28_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.438     5.629    Delay1No29_instance/shiftVal__5[0]
    SLICE_X128Y353       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.717 r  Delay1No29_instance/shiftedFracY_d1[18]_i_2/O
                         net (fo=5, routed)           0.423     6.140    Delay1No29_instance/shiftedFracY_d1_reg[38][1]
    SLICE_X125Y351       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.122     6.262 r  Delay1No29_instance/shiftedFracY_d1[10]_i_2/O
                         net (fo=2, routed)           0.304     6.566    Sum1_0_impl_instance/FPAddSubOp_instance/level4__0[10]
    SLICE_X126Y353       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=15285, routed)       1.927     6.587    Sum1_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y353       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/C
                         clock pessimism              0.382     6.969    
                         clock uncertainty           -0.035     6.933    
    SLICE_X126Y353       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     6.958    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.958    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  0.393    




