<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\TangPrimer20K_LUT-Network\primer25k\LicheeTang25k_SDRAM\sdram\impl\gwsynthesis\sdram.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\TangPrimer20K_LUT-Network\primer25k\LicheeTang25k_SDRAM\sdram\src\sdram.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>H:\git\TangPrimer20K_LUT-Network\primer25k\LicheeTang25k_SDRAM\sdram\src\sdram.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jan  5 23:48:34 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2993</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1993</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>87</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_50M </td>
</tr>
<tr>
<td>clk133m</td>
<td>Generated</td>
<td>7.500</td>
<td>133.333
<td>0.000</td>
<td>3.750</td>
<td>clk_50M </td>
<td>clk50m</td>
<td>sdram_clk_p clk_133M aux_clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk133m</td>
<td>133.333(MHz)</td>
<td style="color: #FF0000;" class = "error">118.732(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk50m!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk133m</td>
<td>Setup</td>
<td>-32.941</td>
<td>87</td>
</tr>
<tr>
<td>clk133m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.922</td>
<td>SDRAM/adr_counter_24_s0/Q</td>
<td>SDRAM/wr_buf_wr_buf_0_3_s/CEB</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.002</td>
<td>8.337</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.813</td>
<td>print_seq_print_seq_0_0_s/DO[6]</td>
<td>tx/tx_p_s2/D</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.017</td>
<td>8.233</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.756</td>
<td>print_buffer_952_s0/Q</td>
<td>seq_tail_1_s0/CE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.011</td>
<td>7.955</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.756</td>
<td>print_buffer_952_s0/Q</td>
<td>seq_tail_2_s0/CE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.011</td>
<td>7.955</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.729</td>
<td>print_buffer_952_s0/Q</td>
<td>print_state_0_s1/RESET</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.012</td>
<td>7.869</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.693</td>
<td>SDRAM/adr_counter_24_s0/Q</td>
<td>SDRAM/major_tick_0_s1/CE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.024</td>
<td>7.906</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.693</td>
<td>SDRAM/adr_counter_24_s0/Q</td>
<td>SDRAM/major_tick_2_s1/CE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.024</td>
<td>7.906</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.687</td>
<td>SDRAM/adr_counter_24_s0/Q</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s/OCE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.007</td>
<td>8.092</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.677</td>
<td>print_buffer_952_s0/Q</td>
<td>print_state_1_s1/CE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.002</td>
<td>7.869</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.611</td>
<td>print_buffer_952_s0/Q</td>
<td>print_seq_print_seq_0_0_s/DI[2]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.027</td>
<td>8.104</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.594</td>
<td>print_buffer_952_s0/Q</td>
<td>print_seq_print_seq_0_0_s/CEA</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.027</td>
<td>8.034</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.580</td>
<td>print_buffer_952_s0/Q</td>
<td>seq_tail_3_s0/CE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.020</td>
<td>7.789</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.580</td>
<td>print_buffer_952_s0/Q</td>
<td>seq_tail_4_s0/CE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.020</td>
<td>7.789</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.580</td>
<td>print_buffer_952_s0/Q</td>
<td>seq_tail_5_s0/CE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.020</td>
<td>7.789</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.580</td>
<td>print_buffer_952_s0/Q</td>
<td>seq_tail_6_s0/CE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.020</td>
<td>7.789</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.580</td>
<td>print_buffer_952_s0/Q</td>
<td>seq_tail_7_s0/CE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.020</td>
<td>7.789</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.534</td>
<td>SDRAM/adr_counter_24_s0/Q</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s/OCE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.017</td>
<td>7.930</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.533</td>
<td>SDRAM/adr_counter_24_s0/Q</td>
<td>SDRAM/adr_counter_4_s0/CE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.016</td>
<td>7.706</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.533</td>
<td>SDRAM/adr_counter_24_s0/Q</td>
<td>SDRAM/adr_counter_5_s0/CE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.016</td>
<td>7.706</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.533</td>
<td>SDRAM/adr_counter_24_s0/Q</td>
<td>SDRAM/adr_counter_6_s0/CE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.016</td>
<td>7.706</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.533</td>
<td>SDRAM/adr_counter_24_s0/Q</td>
<td>SDRAM/adr_counter_7_s0/CE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.016</td>
<td>7.706</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.533</td>
<td>SDRAM/adr_counter_24_s0/Q</td>
<td>SDRAM/adr_counter_8_s0/CE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.016</td>
<td>7.706</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.505</td>
<td>SDRAM/adr_counter_24_s0/Q</td>
<td>SDRAM/adr_counter_24_s0/CE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.694</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.470</td>
<td>SDRAM/adr_counter_24_s0/Q</td>
<td>SDRAM/wr_buf_wr_buf_0_2_s/OCE</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.012</td>
<td>7.895</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.444</td>
<td>SDRAM/adr_counter_24_s0/Q</td>
<td>SDRAM/adr_counter_4_s0/D</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.016</td>
<td>7.864</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.204</td>
<td>wr_data_14_s0/Q</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s/DI[2]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.430</td>
</tr>
<tr>
<td>2</td>
<td>0.204</td>
<td>wr_data_14_s0/Q</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s/DI[0]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.430</td>
</tr>
<tr>
<td>3</td>
<td>0.219</td>
<td>wr_data_14_s0/Q</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s/DI[2]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.028</td>
<td>0.440</td>
</tr>
<tr>
<td>4</td>
<td>0.219</td>
<td>wr_data_14_s0/Q</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s/DI[0]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.028</td>
<td>0.440</td>
</tr>
<tr>
<td>5</td>
<td>0.298</td>
<td>SDRAM/rd_ptr_out_0_s0/Q</td>
<td>SDRAM/rd_buf_rd_buf_0_0_s/ADB[2]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.409</td>
</tr>
<tr>
<td>6</td>
<td>0.306</td>
<td>SDRAM/rd_ptr_out_3_s0/Q</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s/ADB[5]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.411</td>
</tr>
<tr>
<td>7</td>
<td>0.306</td>
<td>SDRAM/rd_ptr_out_2_s0/Q</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s/ADB[4]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.411</td>
</tr>
<tr>
<td>8</td>
<td>0.319</td>
<td>wr_data_15_s0/Q</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s/DI[3]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>0.550</td>
</tr>
<tr>
<td>9</td>
<td>0.319</td>
<td>wr_data_15_s0/Q</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s/DI[1]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>0.550</td>
</tr>
<tr>
<td>10</td>
<td>0.322</td>
<td>wr_data_15_s0/Q</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s/DI[3]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.547</td>
</tr>
<tr>
<td>11</td>
<td>0.322</td>
<td>wr_data_15_s0/Q</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s/DI[1]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.547</td>
</tr>
<tr>
<td>12</td>
<td>0.323</td>
<td>SDRAM/rd_ptr_out_11_s0/Q</td>
<td>SDRAM/rd_buf_rd_buf_0_3_s/ADB[13]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>0.424</td>
</tr>
<tr>
<td>13</td>
<td>0.325</td>
<td>SDRAM/rd_ptr_out_1_s0/Q</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s/ADB[3]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.430</td>
</tr>
<tr>
<td>14</td>
<td>0.331</td>
<td>SDRAM/rd_ptr_out_6_s0/Q</td>
<td>SDRAM/rd_buf_rd_buf_0_3_s/ADB[8]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.331</td>
<td>SDRAM/rd_ptr_out_5_s0/Q</td>
<td>SDRAM/rd_buf_rd_buf_0_3_s/ADB[7]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.332</td>
<td>SDRAM/rd_ptr_out_4_s0/Q</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s/ADB[6]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.335</td>
<td>SDRAM/rd_ptr_out_8_s0/Q</td>
<td>SDRAM/rd_buf_rd_buf_0_3_s/ADB[10]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.440</td>
</tr>
<tr>
<td>18</td>
<td>0.337</td>
<td>SDRAM/rd_ptr_out_10_s0/Q</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s/ADB[12]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>0.438</td>
</tr>
<tr>
<td>19</td>
<td>0.338</td>
<td>SDRAM/rd_ptr_in_4_s0/Q</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s/ADA[6]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.026</td>
<td>0.430</td>
</tr>
<tr>
<td>20</td>
<td>0.344</td>
<td>SDRAM/rd_ptr_in_5_s0/Q</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s/ADA[7]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.026</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.348</td>
<td>SDRAM/rd_ptr_in_4_s0/Q</td>
<td>SDRAM/rd_buf_rd_buf_0_1_s/ADA[6]</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.031</td>
<td>0.435</td>
</tr>
<tr>
<td>22</td>
<td>0.374</td>
<td>SDRAM/major_tick_3_s4/Q</td>
<td>SDRAM/major_tick_3_s4/D</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>23</td>
<td>0.374</td>
<td>SDRAM/cur_cnt_4_s0/Q</td>
<td>SDRAM/cur_cnt_4_s0/D</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>24</td>
<td>0.374</td>
<td>SDRAM/cur_cnt_7_s0/Q</td>
<td>SDRAM/cur_cnt_7_s0/D</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>25</td>
<td>0.374</td>
<td>SDRAM/rd_ptr_in_0_s0/Q</td>
<td>SDRAM/rd_ptr_in_0_s0/D</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.015</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>cmd_adr_24_s1/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.014</td>
<td>2.123</td>
</tr>
<tr>
<td>2</td>
<td>5.015</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>cmd_len_1_s1/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.014</td>
<td>2.123</td>
</tr>
<tr>
<td>3</td>
<td>5.015</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>cmd_wr_rd_s1/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.014</td>
<td>2.123</td>
</tr>
<tr>
<td>4</td>
<td>5.015</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>cmd_en_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.014</td>
<td>2.123</td>
</tr>
<tr>
<td>5</td>
<td>5.015</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>test_status_2_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.017</td>
<td>2.120</td>
</tr>
<tr>
<td>6</td>
<td>5.015</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>wr_data_15_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.017</td>
<td>2.120</td>
</tr>
<tr>
<td>7</td>
<td>5.025</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>test_status_0_s1/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.007</td>
<td>2.120</td>
</tr>
<tr>
<td>8</td>
<td>5.025</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>wr_data_14_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.007</td>
<td>2.120</td>
</tr>
<tr>
<td>9</td>
<td>5.025</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>wr_en_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.007</td>
<td>2.120</td>
</tr>
<tr>
<td>10</td>
<td>5.034</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>tx_cnt_7_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.004</td>
<td>2.123</td>
</tr>
<tr>
<td>11</td>
<td>5.034</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>test_status_3_s1/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.002</td>
<td>2.120</td>
</tr>
<tr>
<td>12</td>
<td>5.034</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>test_status_1_s1/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.002</td>
<td>2.120</td>
</tr>
<tr>
<td>13</td>
<td>5.039</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>rd_cnt_0_s1/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.003</td>
<td>2.110</td>
</tr>
<tr>
<td>14</td>
<td>5.039</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>rd_cnt_1_s1/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.003</td>
<td>2.110</td>
</tr>
<tr>
<td>15</td>
<td>5.039</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>rd_cnt_2_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.010</td>
<td>2.103</td>
</tr>
<tr>
<td>16</td>
<td>5.039</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>rd_en_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>0.010</td>
<td>2.103</td>
</tr>
<tr>
<td>17</td>
<td>5.043</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>tx_cnt_0_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.014</td>
<td>2.123</td>
</tr>
<tr>
<td>18</td>
<td>5.043</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>tx_cnt_1_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.014</td>
<td>2.123</td>
</tr>
<tr>
<td>19</td>
<td>5.043</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>tx_cnt_2_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.014</td>
<td>2.123</td>
</tr>
<tr>
<td>20</td>
<td>5.043</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>tx_cnt_3_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.014</td>
<td>2.123</td>
</tr>
<tr>
<td>21</td>
<td>5.053</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>tx_cnt_4_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.023</td>
<td>2.123</td>
</tr>
<tr>
<td>22</td>
<td>5.053</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>tx_cnt_5_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.023</td>
<td>2.123</td>
</tr>
<tr>
<td>23</td>
<td>5.053</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>tx_cnt_6_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>7.500</td>
<td>-0.023</td>
<td>2.123</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.300</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>tx_cnt_4_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.121</td>
</tr>
<tr>
<td>2</td>
<td>1.300</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>tx_cnt_5_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.121</td>
</tr>
<tr>
<td>3</td>
<td>1.300</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>tx_cnt_6_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.121</td>
</tr>
<tr>
<td>4</td>
<td>1.304</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>tx_cnt_0_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.121</td>
</tr>
<tr>
<td>5</td>
<td>1.304</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>tx_cnt_1_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.121</td>
</tr>
<tr>
<td>6</td>
<td>1.304</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>tx_cnt_2_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.121</td>
</tr>
<tr>
<td>7</td>
<td>1.304</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>tx_cnt_3_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.121</td>
</tr>
<tr>
<td>8</td>
<td>1.305</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>rd_cnt_0_s1/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>1.110</td>
</tr>
<tr>
<td>9</td>
<td>1.305</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>rd_cnt_1_s1/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>1.110</td>
</tr>
<tr>
<td>10</td>
<td>1.305</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>rd_cnt_2_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.104</td>
</tr>
<tr>
<td>11</td>
<td>1.305</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>rd_en_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.104</td>
</tr>
<tr>
<td>12</td>
<td>1.309</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>test_status_3_s1/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>1.118</td>
</tr>
<tr>
<td>13</td>
<td>1.309</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>test_status_1_s1/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>1.118</td>
</tr>
<tr>
<td>14</td>
<td>1.309</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>tx_cnt_7_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>1.121</td>
</tr>
<tr>
<td>15</td>
<td>1.314</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>test_status_0_s1/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.118</td>
</tr>
<tr>
<td>16</td>
<td>1.314</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>wr_data_14_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.118</td>
</tr>
<tr>
<td>17</td>
<td>1.314</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>wr_en_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.118</td>
</tr>
<tr>
<td>18</td>
<td>1.319</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>cmd_adr_24_s1/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.121</td>
</tr>
<tr>
<td>19</td>
<td>1.319</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>cmd_len_1_s1/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.121</td>
</tr>
<tr>
<td>20</td>
<td>1.319</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>cmd_wr_rd_s1/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.121</td>
</tr>
<tr>
<td>21</td>
<td>1.319</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>test_status_2_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.118</td>
</tr>
<tr>
<td>22</td>
<td>1.319</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>wr_data_15_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.118</td>
</tr>
<tr>
<td>23</td>
<td>1.319</td>
<td>SDRAM/init_fin_r_s0/Q</td>
<td>cmd_en_s0/CLEAR</td>
<td>clk133m:[R]</td>
<td>clk133m:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.121</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.244</td>
<td>3.244</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk133m</td>
<td>print_seq_print_seq_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>2.244</td>
<td>3.244</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk133m</td>
<td>SDRAM/rd_buf_rd_buf_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>2.244</td>
<td>3.244</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk133m</td>
<td>SDRAM/wr_buf_wr_buf_0_2_s</td>
</tr>
<tr>
<td>4</td>
<td>2.244</td>
<td>3.244</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk133m</td>
<td>SDRAM/wr_buf_wr_buf_0_3_s</td>
</tr>
<tr>
<td>5</td>
<td>2.246</td>
<td>3.246</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk133m</td>
<td>print_seq_print_seq_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>2.246</td>
<td>3.246</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk133m</td>
<td>SDRAM/rd_buf_rd_buf_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>2.246</td>
<td>3.246</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk133m</td>
<td>SDRAM/wr_buf_wr_buf_0_2_s</td>
</tr>
<tr>
<td>8</td>
<td>2.246</td>
<td>3.246</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk133m</td>
<td>SDRAM/wr_buf_wr_buf_0_3_s</td>
</tr>
<tr>
<td>9</td>
<td>2.249</td>
<td>3.249</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk133m</td>
<td>print_seq_print_seq_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>2.249</td>
<td>3.249</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk133m</td>
<td>SDRAM/wr_buf_wr_buf_0_3_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/adr_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/wr_buf_wr_buf_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>SDRAM/adr_counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_24_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/I2</td>
</tr>
<tr>
<td>2.672</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/F</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/I1</td>
</tr>
<tr>
<td>2.869</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/O</td>
</tr>
<tr>
<td>2.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>2.970</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/O</td>
</tr>
<tr>
<td>3.710</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[0][B]</td>
<td>SDRAM/n1351_s0/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1351_s0/COUT</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[1][A]</td>
<td>SDRAM/n1352_s0/CIN</td>
</tr>
<tr>
<td>4.316</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1352_s0/COUT</td>
</tr>
<tr>
<td>4.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[1][B]</td>
<td>SDRAM/n1353_s0/CIN</td>
</tr>
<tr>
<td>4.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1353_s0/COUT</td>
</tr>
<tr>
<td>4.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td>SDRAM/n1354_s0/CIN</td>
</tr>
<tr>
<td>4.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1354_s0/COUT</td>
</tr>
<tr>
<td>4.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][B]</td>
<td>SDRAM/n1355_s0/CIN</td>
</tr>
<tr>
<td>4.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1355_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][A]</td>
<td>SDRAM/n1356_s0/CIN</td>
</tr>
<tr>
<td>4.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1356_s0/COUT</td>
</tr>
<tr>
<td>4.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][B]</td>
<td>SDRAM/n1357_s0/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1357_s0/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][A]</td>
<td>SDRAM/n1358_s0/CIN</td>
</tr>
<tr>
<td>4.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1358_s0/COUT</td>
</tr>
<tr>
<td>4.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][B]</td>
<td>SDRAM/n1359_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1359_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][A]</td>
<td>SDRAM/n1360_s0/CIN</td>
</tr>
<tr>
<td>4.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1360_s0/COUT</td>
</tr>
<tr>
<td>4.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][B]</td>
<td>SDRAM/n1361_s0/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1361_s0/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C51[0][A]</td>
<td>SDRAM/n1362_s0/CIN</td>
</tr>
<tr>
<td>4.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1362_s0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[3][B]</td>
<td>SDRAM/n2209_s4/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C52[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/n2209_s4/F</td>
</tr>
<tr>
<td>6.365</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C52[1][B]</td>
<td>SDRAM/n3474_s0/I1</td>
</tr>
<tr>
<td>6.628</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C52[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n3474_s0/F</td>
</tr>
<tr>
<td>7.130</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td>SDRAM/write_fifo_out_buf_15_s7/I3</td>
</tr>
<tr>
<td>7.393</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/write_fifo_out_buf_15_s7/F</td>
</tr>
<tr>
<td>9.214</td>
<td>1.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">SDRAM/wr_buf_wr_buf_0_3_s/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.378</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>SDRAM/wr_buf_wr_buf_0_3_s/CLKB</td>
</tr>
<tr>
<td>8.291</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>SDRAM/wr_buf_wr_buf_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.509, 30.090%; route: 5.446, 65.322%; tC2Q: 0.382, 4.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>print_seq_print_seq_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_p_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.888</td>
<td>0.888</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[13]</td>
<td>print_seq_print_seq_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.148</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">print_seq_print_seq_0_0_s/DO[6]</td>
</tr>
<tr>
<td>3.847</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[2][B]</td>
<td>tx/n86_s19/I0</td>
</tr>
<tr>
<td>4.373</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[2][B]</td>
<td style=" background: #97FFFF;">tx/n86_s19/F</td>
</tr>
<tr>
<td>4.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[2][A]</td>
<td>tx/n86_s15/I1</td>
</tr>
<tr>
<td>4.509</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[2][A]</td>
<td style=" background: #97FFFF;">tx/n86_s15/O</td>
</tr>
<tr>
<td>4.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[2][B]</td>
<td>tx/n86_s13/I1</td>
</tr>
<tr>
<td>4.595</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[2][B]</td>
<td style=" background: #97FFFF;">tx/n86_s13/O</td>
</tr>
<tr>
<td>6.123</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>tx/n96_s6/I0</td>
</tr>
<tr>
<td>6.620</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">tx/n96_s6/F</td>
</tr>
<tr>
<td>9.120</td>
<td>2.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB56[B]</td>
<td style=" font-weight:bold;">tx/tx_p_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.371</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB56[B]</td>
<td>tx/tx_p_s2/CLK</td>
</tr>
<tr>
<td>8.307</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB56[B]</td>
<td>tx/tx_p_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.888, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.246, 15.138%; route: 4.726, 57.410%; tC2Q: 2.260, 27.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>print_buffer_952_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seq_tail_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.851</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>print_buffer_952_s0/CLK</td>
</tr>
<tr>
<td>1.234</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">print_buffer_952_s0/Q</td>
</tr>
<tr>
<td>2.364</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>n24452_s37/I1</td>
</tr>
<tr>
<td>2.779</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">n24452_s37/F</td>
</tr>
<tr>
<td>3.129</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td>n24452_s28/I3</td>
</tr>
<tr>
<td>3.626</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td style=" background: #97FFFF;">n24452_s28/F</td>
</tr>
<tr>
<td>3.974</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>n24452_s15/I3</td>
</tr>
<tr>
<td>4.435</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">n24452_s15/F</td>
</tr>
<tr>
<td>4.438</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>n24452_s6/I3</td>
</tr>
<tr>
<td>4.852</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">n24452_s6/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>n24452_s1/I2</td>
</tr>
<tr>
<td>5.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n24452_s1/F</td>
</tr>
<tr>
<td>6.986</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>n24448_s2/I1</td>
</tr>
<tr>
<td>7.251</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">n24448_s2/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>n24448_s0/I1</td>
</tr>
<tr>
<td>8.145</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">n24448_s0/F</td>
</tr>
<tr>
<td>8.806</td>
<td>0.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">seq_tail_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.362</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>seq_tail_1_s0/CLK</td>
</tr>
<tr>
<td>8.051</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>seq_tail_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.777, 34.915%; route: 4.795, 60.277%; tC2Q: 0.382, 4.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>print_buffer_952_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seq_tail_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.851</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>print_buffer_952_s0/CLK</td>
</tr>
<tr>
<td>1.234</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">print_buffer_952_s0/Q</td>
</tr>
<tr>
<td>2.364</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>n24452_s37/I1</td>
</tr>
<tr>
<td>2.779</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">n24452_s37/F</td>
</tr>
<tr>
<td>3.129</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td>n24452_s28/I3</td>
</tr>
<tr>
<td>3.626</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td style=" background: #97FFFF;">n24452_s28/F</td>
</tr>
<tr>
<td>3.974</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>n24452_s15/I3</td>
</tr>
<tr>
<td>4.435</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">n24452_s15/F</td>
</tr>
<tr>
<td>4.438</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>n24452_s6/I3</td>
</tr>
<tr>
<td>4.852</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">n24452_s6/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>n24452_s1/I2</td>
</tr>
<tr>
<td>5.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n24452_s1/F</td>
</tr>
<tr>
<td>6.986</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>n24448_s2/I1</td>
</tr>
<tr>
<td>7.251</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">n24448_s2/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>n24448_s0/I1</td>
</tr>
<tr>
<td>8.145</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">n24448_s0/F</td>
</tr>
<tr>
<td>8.806</td>
<td>0.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" font-weight:bold;">seq_tail_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.362</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>seq_tail_2_s0/CLK</td>
</tr>
<tr>
<td>8.051</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>seq_tail_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.777, 34.915%; route: 4.795, 60.277%; tC2Q: 0.382, 4.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>print_buffer_952_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>print_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.851</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>print_buffer_952_s0/CLK</td>
</tr>
<tr>
<td>1.234</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">print_buffer_952_s0/Q</td>
</tr>
<tr>
<td>2.364</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>n24452_s37/I1</td>
</tr>
<tr>
<td>2.779</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">n24452_s37/F</td>
</tr>
<tr>
<td>3.129</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td>n24452_s28/I3</td>
</tr>
<tr>
<td>3.626</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td style=" background: #97FFFF;">n24452_s28/F</td>
</tr>
<tr>
<td>3.974</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>n24452_s15/I3</td>
</tr>
<tr>
<td>4.435</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">n24452_s15/F</td>
</tr>
<tr>
<td>4.438</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>n24452_s6/I3</td>
</tr>
<tr>
<td>4.852</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">n24452_s6/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>n24452_s1/I2</td>
</tr>
<tr>
<td>5.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n24452_s1/F</td>
</tr>
<tr>
<td>6.986</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>n24448_s2/I1</td>
</tr>
<tr>
<td>7.276</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">n24448_s2/F</td>
</tr>
<tr>
<td>8.102</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[3][A]</td>
<td>print_state_0_s3/I0</td>
</tr>
<tr>
<td>8.368</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C39[3][A]</td>
<td style=" background: #97FFFF;">print_state_0_s3/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">print_state_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.363</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>print_state_0_s1/CLK</td>
</tr>
<tr>
<td>7.991</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>print_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.606, 33.122%; route: 4.880, 62.017%; tC2Q: 0.382, 4.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/adr_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/major_tick_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>SDRAM/adr_counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_24_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/I2</td>
</tr>
<tr>
<td>2.672</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/F</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/I1</td>
</tr>
<tr>
<td>2.869</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/O</td>
</tr>
<tr>
<td>2.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>2.970</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/O</td>
</tr>
<tr>
<td>3.710</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[0][B]</td>
<td>SDRAM/n1351_s0/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1351_s0/COUT</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[1][A]</td>
<td>SDRAM/n1352_s0/CIN</td>
</tr>
<tr>
<td>4.316</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1352_s0/COUT</td>
</tr>
<tr>
<td>4.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[1][B]</td>
<td>SDRAM/n1353_s0/CIN</td>
</tr>
<tr>
<td>4.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1353_s0/COUT</td>
</tr>
<tr>
<td>4.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td>SDRAM/n1354_s0/CIN</td>
</tr>
<tr>
<td>4.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1354_s0/COUT</td>
</tr>
<tr>
<td>4.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][B]</td>
<td>SDRAM/n1355_s0/CIN</td>
</tr>
<tr>
<td>4.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1355_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][A]</td>
<td>SDRAM/n1356_s0/CIN</td>
</tr>
<tr>
<td>4.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1356_s0/COUT</td>
</tr>
<tr>
<td>4.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][B]</td>
<td>SDRAM/n1357_s0/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1357_s0/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][A]</td>
<td>SDRAM/n1358_s0/CIN</td>
</tr>
<tr>
<td>4.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1358_s0/COUT</td>
</tr>
<tr>
<td>4.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][B]</td>
<td>SDRAM/n1359_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1359_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][A]</td>
<td>SDRAM/n1360_s0/CIN</td>
</tr>
<tr>
<td>4.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1360_s0/COUT</td>
</tr>
<tr>
<td>4.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][B]</td>
<td>SDRAM/n1361_s0/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1361_s0/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C51[0][A]</td>
<td>SDRAM/n1362_s0/CIN</td>
</tr>
<tr>
<td>4.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1362_s0/COUT</td>
</tr>
<tr>
<td>7.210</td>
<td>2.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[0][B]</td>
<td>SDRAM/n2203_s4/I0</td>
</tr>
<tr>
<td>7.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R21C50[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n2203_s4/F</td>
</tr>
<tr>
<td>7.640</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][A]</td>
<td>SDRAM/major_tick_2_s3/I3</td>
</tr>
<tr>
<td>8.055</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C51[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/major_tick_2_s3/F</td>
</tr>
<tr>
<td>8.783</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[1][B]</td>
<td style=" font-weight:bold;">SDRAM/major_tick_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.401</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[1][B]</td>
<td>SDRAM/major_tick_0_s1/CLK</td>
</tr>
<tr>
<td>8.089</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C51[1][B]</td>
<td>SDRAM/major_tick_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.371, 29.992%; route: 5.152, 65.170%; tC2Q: 0.382, 4.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.901, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/adr_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/major_tick_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>SDRAM/adr_counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_24_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/I2</td>
</tr>
<tr>
<td>2.672</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/F</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/I1</td>
</tr>
<tr>
<td>2.869</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/O</td>
</tr>
<tr>
<td>2.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>2.970</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/O</td>
</tr>
<tr>
<td>3.710</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[0][B]</td>
<td>SDRAM/n1351_s0/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1351_s0/COUT</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[1][A]</td>
<td>SDRAM/n1352_s0/CIN</td>
</tr>
<tr>
<td>4.316</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1352_s0/COUT</td>
</tr>
<tr>
<td>4.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[1][B]</td>
<td>SDRAM/n1353_s0/CIN</td>
</tr>
<tr>
<td>4.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1353_s0/COUT</td>
</tr>
<tr>
<td>4.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td>SDRAM/n1354_s0/CIN</td>
</tr>
<tr>
<td>4.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1354_s0/COUT</td>
</tr>
<tr>
<td>4.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][B]</td>
<td>SDRAM/n1355_s0/CIN</td>
</tr>
<tr>
<td>4.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1355_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][A]</td>
<td>SDRAM/n1356_s0/CIN</td>
</tr>
<tr>
<td>4.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1356_s0/COUT</td>
</tr>
<tr>
<td>4.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][B]</td>
<td>SDRAM/n1357_s0/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1357_s0/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][A]</td>
<td>SDRAM/n1358_s0/CIN</td>
</tr>
<tr>
<td>4.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1358_s0/COUT</td>
</tr>
<tr>
<td>4.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][B]</td>
<td>SDRAM/n1359_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1359_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][A]</td>
<td>SDRAM/n1360_s0/CIN</td>
</tr>
<tr>
<td>4.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1360_s0/COUT</td>
</tr>
<tr>
<td>4.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][B]</td>
<td>SDRAM/n1361_s0/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1361_s0/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C51[0][A]</td>
<td>SDRAM/n1362_s0/CIN</td>
</tr>
<tr>
<td>4.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1362_s0/COUT</td>
</tr>
<tr>
<td>7.210</td>
<td>2.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[0][B]</td>
<td>SDRAM/n2203_s4/I0</td>
</tr>
<tr>
<td>7.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R21C50[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n2203_s4/F</td>
</tr>
<tr>
<td>7.640</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[3][A]</td>
<td>SDRAM/major_tick_2_s3/I3</td>
</tr>
<tr>
<td>8.055</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C51[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/major_tick_2_s3/F</td>
</tr>
<tr>
<td>8.783</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[1][A]</td>
<td style=" font-weight:bold;">SDRAM/major_tick_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.401</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[1][A]</td>
<td>SDRAM/major_tick_2_s1/CLK</td>
</tr>
<tr>
<td>8.089</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C51[1][A]</td>
<td>SDRAM/major_tick_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.371, 29.992%; route: 5.152, 65.170%; tC2Q: 0.382, 4.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.901, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/adr_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>SDRAM/adr_counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_24_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/I2</td>
</tr>
<tr>
<td>2.672</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/F</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/I1</td>
</tr>
<tr>
<td>2.869</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/O</td>
</tr>
<tr>
<td>2.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>2.970</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/O</td>
</tr>
<tr>
<td>3.710</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[0][B]</td>
<td>SDRAM/n1351_s0/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1351_s0/COUT</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[1][A]</td>
<td>SDRAM/n1352_s0/CIN</td>
</tr>
<tr>
<td>4.316</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1352_s0/COUT</td>
</tr>
<tr>
<td>4.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[1][B]</td>
<td>SDRAM/n1353_s0/CIN</td>
</tr>
<tr>
<td>4.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1353_s0/COUT</td>
</tr>
<tr>
<td>4.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td>SDRAM/n1354_s0/CIN</td>
</tr>
<tr>
<td>4.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1354_s0/COUT</td>
</tr>
<tr>
<td>4.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][B]</td>
<td>SDRAM/n1355_s0/CIN</td>
</tr>
<tr>
<td>4.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1355_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][A]</td>
<td>SDRAM/n1356_s0/CIN</td>
</tr>
<tr>
<td>4.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1356_s0/COUT</td>
</tr>
<tr>
<td>4.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][B]</td>
<td>SDRAM/n1357_s0/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1357_s0/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][A]</td>
<td>SDRAM/n1358_s0/CIN</td>
</tr>
<tr>
<td>4.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1358_s0/COUT</td>
</tr>
<tr>
<td>4.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][B]</td>
<td>SDRAM/n1359_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1359_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][A]</td>
<td>SDRAM/n1360_s0/CIN</td>
</tr>
<tr>
<td>4.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1360_s0/COUT</td>
</tr>
<tr>
<td>4.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][B]</td>
<td>SDRAM/n1361_s0/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1361_s0/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C51[0][A]</td>
<td>SDRAM/n1362_s0/CIN</td>
</tr>
<tr>
<td>4.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1362_s0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[3][B]</td>
<td>SDRAM/n2209_s4/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C52[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/n2209_s4/F</td>
</tr>
<tr>
<td>6.365</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C52[1][B]</td>
<td>SDRAM/n3474_s0/I1</td>
</tr>
<tr>
<td>6.628</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C52[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n3474_s0/F</td>
</tr>
<tr>
<td>8.969</td>
<td>2.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">SDRAM/wr_buf_wr_buf_0_0_s/OCE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.369</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s/CLKB</td>
</tr>
<tr>
<td>8.282</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.246, 27.757%; route: 5.464, 67.516%; tC2Q: 0.382, 4.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>print_buffer_952_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>print_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.851</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>print_buffer_952_s0/CLK</td>
</tr>
<tr>
<td>1.234</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">print_buffer_952_s0/Q</td>
</tr>
<tr>
<td>2.364</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>n24452_s37/I1</td>
</tr>
<tr>
<td>2.779</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">n24452_s37/F</td>
</tr>
<tr>
<td>3.129</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td>n24452_s28/I3</td>
</tr>
<tr>
<td>3.626</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td style=" background: #97FFFF;">n24452_s28/F</td>
</tr>
<tr>
<td>3.974</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>n24452_s15/I3</td>
</tr>
<tr>
<td>4.435</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">n24452_s15/F</td>
</tr>
<tr>
<td>4.438</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>n24452_s6/I3</td>
</tr>
<tr>
<td>4.852</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">n24452_s6/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>n24452_s1/I2</td>
</tr>
<tr>
<td>5.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n24452_s1/F</td>
</tr>
<tr>
<td>6.986</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>n24448_s2/I1</td>
</tr>
<tr>
<td>7.276</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">n24448_s2/F</td>
</tr>
<tr>
<td>8.102</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[3][B]</td>
<td>print_state_1_s4/I0</td>
</tr>
<tr>
<td>8.368</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C39[3][B]</td>
<td style=" background: #97FFFF;">print_state_1_s4/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" font-weight:bold;">print_state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.354</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>print_state_1_s1/CLK</td>
</tr>
<tr>
<td>8.043</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>print_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.606, 33.122%; route: 4.880, 62.017%; tC2Q: 0.382, 4.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>print_buffer_952_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>print_seq_print_seq_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.851</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>print_buffer_952_s0/CLK</td>
</tr>
<tr>
<td>1.234</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">print_buffer_952_s0/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td>n24453_s42/I2</td>
</tr>
<tr>
<td>2.115</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R13C42[2][B]</td>
<td style=" background: #97FFFF;">n24453_s42/F</td>
</tr>
<tr>
<td>3.396</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>n24447_s20/I3</td>
</tr>
<tr>
<td>3.923</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td style=" background: #97FFFF;">n24447_s20/F</td>
</tr>
<tr>
<td>4.060</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td>n24447_s9/I3</td>
</tr>
<tr>
<td>4.576</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td style=" background: #97FFFF;">n24447_s9/F</td>
</tr>
<tr>
<td>4.579</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>n24447_s4/I2</td>
</tr>
<tr>
<td>5.095</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">n24447_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][B]</td>
<td>n24448_s5/I2</td>
</tr>
<tr>
<td>6.703</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C44[2][B]</td>
<td style=" background: #97FFFF;">n24448_s5/F</td>
</tr>
<tr>
<td>7.173</td>
<td>0.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][B]</td>
<td>n24445_s2/I2</td>
</tr>
<tr>
<td>7.699</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][B]</td>
<td style=" background: #97FFFF;">n24445_s2/F</td>
</tr>
<tr>
<td>7.701</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>n24445_s0/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">n24445_s0/F</td>
</tr>
<tr>
<td>8.955</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">print_seq_print_seq_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.378</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>print_seq_print_seq_0_0_s/CLKA</td>
</tr>
<tr>
<td>8.344</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>print_seq_print_seq_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.649, 45.025%; route: 4.073, 50.255%; tC2Q: 0.382, 4.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>print_buffer_952_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>print_seq_print_seq_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.851</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>print_buffer_952_s0/CLK</td>
</tr>
<tr>
<td>1.234</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">print_buffer_952_s0/Q</td>
</tr>
<tr>
<td>2.364</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>n24452_s37/I1</td>
</tr>
<tr>
<td>2.779</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">n24452_s37/F</td>
</tr>
<tr>
<td>3.129</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td>n24452_s28/I3</td>
</tr>
<tr>
<td>3.626</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td style=" background: #97FFFF;">n24452_s28/F</td>
</tr>
<tr>
<td>3.974</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>n24452_s15/I3</td>
</tr>
<tr>
<td>4.435</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">n24452_s15/F</td>
</tr>
<tr>
<td>4.438</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>n24452_s6/I3</td>
</tr>
<tr>
<td>4.852</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">n24452_s6/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>n24452_s1/I2</td>
</tr>
<tr>
<td>5.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n24452_s1/F</td>
</tr>
<tr>
<td>6.986</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>n24448_s2/I1</td>
</tr>
<tr>
<td>7.251</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">n24448_s2/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>n24448_s0/I1</td>
</tr>
<tr>
<td>8.145</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">n24448_s0/F</td>
</tr>
<tr>
<td>8.885</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">print_seq_print_seq_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.378</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>print_seq_print_seq_0_0_s/CLKA</td>
</tr>
<tr>
<td>8.291</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>print_seq_print_seq_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.777, 34.573%; route: 4.874, 60.666%; tC2Q: 0.382, 4.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>print_buffer_952_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seq_tail_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.851</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>print_buffer_952_s0/CLK</td>
</tr>
<tr>
<td>1.234</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">print_buffer_952_s0/Q</td>
</tr>
<tr>
<td>2.364</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>n24452_s37/I1</td>
</tr>
<tr>
<td>2.779</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">n24452_s37/F</td>
</tr>
<tr>
<td>3.129</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td>n24452_s28/I3</td>
</tr>
<tr>
<td>3.626</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td style=" background: #97FFFF;">n24452_s28/F</td>
</tr>
<tr>
<td>3.974</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>n24452_s15/I3</td>
</tr>
<tr>
<td>4.435</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">n24452_s15/F</td>
</tr>
<tr>
<td>4.438</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>n24452_s6/I3</td>
</tr>
<tr>
<td>4.852</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">n24452_s6/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>n24452_s1/I2</td>
</tr>
<tr>
<td>5.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n24452_s1/F</td>
</tr>
<tr>
<td>6.986</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>n24448_s2/I1</td>
</tr>
<tr>
<td>7.251</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">n24448_s2/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>n24448_s0/I1</td>
</tr>
<tr>
<td>8.145</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">n24448_s0/F</td>
</tr>
<tr>
<td>8.640</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td style=" font-weight:bold;">seq_tail_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.371</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>seq_tail_3_s0/CLK</td>
</tr>
<tr>
<td>8.060</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>seq_tail_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.777, 35.660%; route: 4.629, 59.429%; tC2Q: 0.382, 4.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>print_buffer_952_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seq_tail_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.851</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>print_buffer_952_s0/CLK</td>
</tr>
<tr>
<td>1.234</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">print_buffer_952_s0/Q</td>
</tr>
<tr>
<td>2.364</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>n24452_s37/I1</td>
</tr>
<tr>
<td>2.779</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">n24452_s37/F</td>
</tr>
<tr>
<td>3.129</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td>n24452_s28/I3</td>
</tr>
<tr>
<td>3.626</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td style=" background: #97FFFF;">n24452_s28/F</td>
</tr>
<tr>
<td>3.974</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>n24452_s15/I3</td>
</tr>
<tr>
<td>4.435</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">n24452_s15/F</td>
</tr>
<tr>
<td>4.438</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>n24452_s6/I3</td>
</tr>
<tr>
<td>4.852</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">n24452_s6/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>n24452_s1/I2</td>
</tr>
<tr>
<td>5.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n24452_s1/F</td>
</tr>
<tr>
<td>6.986</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>n24448_s2/I1</td>
</tr>
<tr>
<td>7.251</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">n24448_s2/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>n24448_s0/I1</td>
</tr>
<tr>
<td>8.145</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">n24448_s0/F</td>
</tr>
<tr>
<td>8.640</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td style=" font-weight:bold;">seq_tail_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.371</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>seq_tail_4_s0/CLK</td>
</tr>
<tr>
<td>8.060</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>seq_tail_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.777, 35.660%; route: 4.629, 59.429%; tC2Q: 0.382, 4.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>print_buffer_952_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seq_tail_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.851</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>print_buffer_952_s0/CLK</td>
</tr>
<tr>
<td>1.234</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">print_buffer_952_s0/Q</td>
</tr>
<tr>
<td>2.364</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>n24452_s37/I1</td>
</tr>
<tr>
<td>2.779</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">n24452_s37/F</td>
</tr>
<tr>
<td>3.129</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td>n24452_s28/I3</td>
</tr>
<tr>
<td>3.626</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td style=" background: #97FFFF;">n24452_s28/F</td>
</tr>
<tr>
<td>3.974</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>n24452_s15/I3</td>
</tr>
<tr>
<td>4.435</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">n24452_s15/F</td>
</tr>
<tr>
<td>4.438</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>n24452_s6/I3</td>
</tr>
<tr>
<td>4.852</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">n24452_s6/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>n24452_s1/I2</td>
</tr>
<tr>
<td>5.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n24452_s1/F</td>
</tr>
<tr>
<td>6.986</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>n24448_s2/I1</td>
</tr>
<tr>
<td>7.251</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">n24448_s2/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>n24448_s0/I1</td>
</tr>
<tr>
<td>8.145</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">n24448_s0/F</td>
</tr>
<tr>
<td>8.640</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td style=" font-weight:bold;">seq_tail_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.371</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>seq_tail_5_s0/CLK</td>
</tr>
<tr>
<td>8.060</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>seq_tail_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.777, 35.660%; route: 4.629, 59.429%; tC2Q: 0.382, 4.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>print_buffer_952_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seq_tail_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.851</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>print_buffer_952_s0/CLK</td>
</tr>
<tr>
<td>1.234</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">print_buffer_952_s0/Q</td>
</tr>
<tr>
<td>2.364</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>n24452_s37/I1</td>
</tr>
<tr>
<td>2.779</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">n24452_s37/F</td>
</tr>
<tr>
<td>3.129</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td>n24452_s28/I3</td>
</tr>
<tr>
<td>3.626</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td style=" background: #97FFFF;">n24452_s28/F</td>
</tr>
<tr>
<td>3.974</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>n24452_s15/I3</td>
</tr>
<tr>
<td>4.435</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">n24452_s15/F</td>
</tr>
<tr>
<td>4.438</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>n24452_s6/I3</td>
</tr>
<tr>
<td>4.852</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">n24452_s6/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>n24452_s1/I2</td>
</tr>
<tr>
<td>5.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n24452_s1/F</td>
</tr>
<tr>
<td>6.986</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>n24448_s2/I1</td>
</tr>
<tr>
<td>7.251</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">n24448_s2/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>n24448_s0/I1</td>
</tr>
<tr>
<td>8.145</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">n24448_s0/F</td>
</tr>
<tr>
<td>8.640</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td style=" font-weight:bold;">seq_tail_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.371</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>seq_tail_6_s0/CLK</td>
</tr>
<tr>
<td>8.060</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>seq_tail_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.777, 35.660%; route: 4.629, 59.429%; tC2Q: 0.382, 4.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>print_buffer_952_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seq_tail_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.851</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>print_buffer_952_s0/CLK</td>
</tr>
<tr>
<td>1.234</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">print_buffer_952_s0/Q</td>
</tr>
<tr>
<td>2.364</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>n24452_s37/I1</td>
</tr>
<tr>
<td>2.779</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">n24452_s37/F</td>
</tr>
<tr>
<td>3.129</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td>n24452_s28/I3</td>
</tr>
<tr>
<td>3.626</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][B]</td>
<td style=" background: #97FFFF;">n24452_s28/F</td>
</tr>
<tr>
<td>3.974</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>n24452_s15/I3</td>
</tr>
<tr>
<td>4.435</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">n24452_s15/F</td>
</tr>
<tr>
<td>4.438</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>n24452_s6/I3</td>
</tr>
<tr>
<td>4.852</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">n24452_s6/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>n24452_s1/I2</td>
</tr>
<tr>
<td>5.465</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n24452_s1/F</td>
</tr>
<tr>
<td>6.986</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>n24448_s2/I1</td>
</tr>
<tr>
<td>7.251</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">n24448_s2/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>n24448_s0/I1</td>
</tr>
<tr>
<td>8.145</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">n24448_s0/F</td>
</tr>
<tr>
<td>8.640</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td style=" font-weight:bold;">seq_tail_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.371</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>seq_tail_7_s0/CLK</td>
</tr>
<tr>
<td>8.060</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>seq_tail_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.777, 35.660%; route: 4.629, 59.429%; tC2Q: 0.382, 4.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/adr_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>SDRAM/adr_counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_24_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/I2</td>
</tr>
<tr>
<td>2.672</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/F</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/I1</td>
</tr>
<tr>
<td>2.869</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/O</td>
</tr>
<tr>
<td>2.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>2.970</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/O</td>
</tr>
<tr>
<td>3.710</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[0][B]</td>
<td>SDRAM/n1351_s0/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1351_s0/COUT</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[1][A]</td>
<td>SDRAM/n1352_s0/CIN</td>
</tr>
<tr>
<td>4.316</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1352_s0/COUT</td>
</tr>
<tr>
<td>4.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[1][B]</td>
<td>SDRAM/n1353_s0/CIN</td>
</tr>
<tr>
<td>4.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1353_s0/COUT</td>
</tr>
<tr>
<td>4.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td>SDRAM/n1354_s0/CIN</td>
</tr>
<tr>
<td>4.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1354_s0/COUT</td>
</tr>
<tr>
<td>4.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][B]</td>
<td>SDRAM/n1355_s0/CIN</td>
</tr>
<tr>
<td>4.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1355_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][A]</td>
<td>SDRAM/n1356_s0/CIN</td>
</tr>
<tr>
<td>4.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1356_s0/COUT</td>
</tr>
<tr>
<td>4.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][B]</td>
<td>SDRAM/n1357_s0/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1357_s0/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][A]</td>
<td>SDRAM/n1358_s0/CIN</td>
</tr>
<tr>
<td>4.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1358_s0/COUT</td>
</tr>
<tr>
<td>4.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][B]</td>
<td>SDRAM/n1359_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1359_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][A]</td>
<td>SDRAM/n1360_s0/CIN</td>
</tr>
<tr>
<td>4.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1360_s0/COUT</td>
</tr>
<tr>
<td>4.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][B]</td>
<td>SDRAM/n1361_s0/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1361_s0/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C51[0][A]</td>
<td>SDRAM/n1362_s0/CIN</td>
</tr>
<tr>
<td>4.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1362_s0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[3][B]</td>
<td>SDRAM/n2209_s4/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C52[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/n2209_s4/F</td>
</tr>
<tr>
<td>6.365</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C52[1][B]</td>
<td>SDRAM/n3474_s0/I1</td>
</tr>
<tr>
<td>6.628</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C52[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n3474_s0/F</td>
</tr>
<tr>
<td>8.806</td>
<td>2.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">SDRAM/wr_buf_wr_buf_0_1_s/OCE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.360</td>
<td>0.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s/CLKB</td>
</tr>
<tr>
<td>8.273</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.246, 28.326%; route: 5.301, 66.851%; tC2Q: 0.382, 4.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.860, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/adr_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/adr_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>SDRAM/adr_counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_24_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/I2</td>
</tr>
<tr>
<td>2.672</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/F</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/I1</td>
</tr>
<tr>
<td>2.869</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/O</td>
</tr>
<tr>
<td>2.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>2.970</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/O</td>
</tr>
<tr>
<td>3.710</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[0][B]</td>
<td>SDRAM/n1351_s0/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1351_s0/COUT</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[1][A]</td>
<td>SDRAM/n1352_s0/CIN</td>
</tr>
<tr>
<td>4.316</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1352_s0/COUT</td>
</tr>
<tr>
<td>4.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[1][B]</td>
<td>SDRAM/n1353_s0/CIN</td>
</tr>
<tr>
<td>4.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1353_s0/COUT</td>
</tr>
<tr>
<td>4.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td>SDRAM/n1354_s0/CIN</td>
</tr>
<tr>
<td>4.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1354_s0/COUT</td>
</tr>
<tr>
<td>4.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][B]</td>
<td>SDRAM/n1355_s0/CIN</td>
</tr>
<tr>
<td>4.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1355_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][A]</td>
<td>SDRAM/n1356_s0/CIN</td>
</tr>
<tr>
<td>4.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1356_s0/COUT</td>
</tr>
<tr>
<td>4.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][B]</td>
<td>SDRAM/n1357_s0/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1357_s0/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][A]</td>
<td>SDRAM/n1358_s0/CIN</td>
</tr>
<tr>
<td>4.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1358_s0/COUT</td>
</tr>
<tr>
<td>4.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][B]</td>
<td>SDRAM/n1359_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1359_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][A]</td>
<td>SDRAM/n1360_s0/CIN</td>
</tr>
<tr>
<td>4.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1360_s0/COUT</td>
</tr>
<tr>
<td>4.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][B]</td>
<td>SDRAM/n1361_s0/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1361_s0/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C51[0][A]</td>
<td>SDRAM/n1362_s0/CIN</td>
</tr>
<tr>
<td>4.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1362_s0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[3][B]</td>
<td>SDRAM/n2209_s4/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C52[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/n2209_s4/F</td>
</tr>
<tr>
<td>6.365</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C52[3][A]</td>
<td>SDRAM/cur_cnt_9_s5/I2</td>
</tr>
<tr>
<td>6.780</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R21C52[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/cur_cnt_9_s5/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.361</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td>SDRAM/adr_counter_4_s0/CLK</td>
</tr>
<tr>
<td>8.049</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C48[1][A]</td>
<td>SDRAM/adr_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.399, 31.127%; route: 4.925, 63.909%; tC2Q: 0.382, 4.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/adr_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/adr_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>SDRAM/adr_counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_24_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/I2</td>
</tr>
<tr>
<td>2.672</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/F</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/I1</td>
</tr>
<tr>
<td>2.869</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/O</td>
</tr>
<tr>
<td>2.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>2.970</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/O</td>
</tr>
<tr>
<td>3.710</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[0][B]</td>
<td>SDRAM/n1351_s0/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1351_s0/COUT</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[1][A]</td>
<td>SDRAM/n1352_s0/CIN</td>
</tr>
<tr>
<td>4.316</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1352_s0/COUT</td>
</tr>
<tr>
<td>4.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[1][B]</td>
<td>SDRAM/n1353_s0/CIN</td>
</tr>
<tr>
<td>4.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1353_s0/COUT</td>
</tr>
<tr>
<td>4.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td>SDRAM/n1354_s0/CIN</td>
</tr>
<tr>
<td>4.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1354_s0/COUT</td>
</tr>
<tr>
<td>4.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][B]</td>
<td>SDRAM/n1355_s0/CIN</td>
</tr>
<tr>
<td>4.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1355_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][A]</td>
<td>SDRAM/n1356_s0/CIN</td>
</tr>
<tr>
<td>4.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1356_s0/COUT</td>
</tr>
<tr>
<td>4.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][B]</td>
<td>SDRAM/n1357_s0/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1357_s0/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][A]</td>
<td>SDRAM/n1358_s0/CIN</td>
</tr>
<tr>
<td>4.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1358_s0/COUT</td>
</tr>
<tr>
<td>4.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][B]</td>
<td>SDRAM/n1359_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1359_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][A]</td>
<td>SDRAM/n1360_s0/CIN</td>
</tr>
<tr>
<td>4.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1360_s0/COUT</td>
</tr>
<tr>
<td>4.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][B]</td>
<td>SDRAM/n1361_s0/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1361_s0/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C51[0][A]</td>
<td>SDRAM/n1362_s0/CIN</td>
</tr>
<tr>
<td>4.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1362_s0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[3][B]</td>
<td>SDRAM/n2209_s4/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C52[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/n2209_s4/F</td>
</tr>
<tr>
<td>6.365</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C52[3][A]</td>
<td>SDRAM/cur_cnt_9_s5/I2</td>
</tr>
<tr>
<td>6.780</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R21C52[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/cur_cnt_9_s5/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.361</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td>SDRAM/adr_counter_5_s0/CLK</td>
</tr>
<tr>
<td>8.049</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C48[2][A]</td>
<td>SDRAM/adr_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.399, 31.127%; route: 4.925, 63.909%; tC2Q: 0.382, 4.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/adr_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/adr_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>SDRAM/adr_counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_24_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/I2</td>
</tr>
<tr>
<td>2.672</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/F</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/I1</td>
</tr>
<tr>
<td>2.869</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/O</td>
</tr>
<tr>
<td>2.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>2.970</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/O</td>
</tr>
<tr>
<td>3.710</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[0][B]</td>
<td>SDRAM/n1351_s0/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1351_s0/COUT</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[1][A]</td>
<td>SDRAM/n1352_s0/CIN</td>
</tr>
<tr>
<td>4.316</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1352_s0/COUT</td>
</tr>
<tr>
<td>4.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[1][B]</td>
<td>SDRAM/n1353_s0/CIN</td>
</tr>
<tr>
<td>4.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1353_s0/COUT</td>
</tr>
<tr>
<td>4.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td>SDRAM/n1354_s0/CIN</td>
</tr>
<tr>
<td>4.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1354_s0/COUT</td>
</tr>
<tr>
<td>4.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][B]</td>
<td>SDRAM/n1355_s0/CIN</td>
</tr>
<tr>
<td>4.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1355_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][A]</td>
<td>SDRAM/n1356_s0/CIN</td>
</tr>
<tr>
<td>4.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1356_s0/COUT</td>
</tr>
<tr>
<td>4.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][B]</td>
<td>SDRAM/n1357_s0/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1357_s0/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][A]</td>
<td>SDRAM/n1358_s0/CIN</td>
</tr>
<tr>
<td>4.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1358_s0/COUT</td>
</tr>
<tr>
<td>4.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][B]</td>
<td>SDRAM/n1359_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1359_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][A]</td>
<td>SDRAM/n1360_s0/CIN</td>
</tr>
<tr>
<td>4.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1360_s0/COUT</td>
</tr>
<tr>
<td>4.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][B]</td>
<td>SDRAM/n1361_s0/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1361_s0/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C51[0][A]</td>
<td>SDRAM/n1362_s0/CIN</td>
</tr>
<tr>
<td>4.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1362_s0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[3][B]</td>
<td>SDRAM/n2209_s4/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C52[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/n2209_s4/F</td>
</tr>
<tr>
<td>6.365</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C52[3][A]</td>
<td>SDRAM/cur_cnt_9_s5/I2</td>
</tr>
<tr>
<td>6.780</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R21C52[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/cur_cnt_9_s5/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.361</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td>SDRAM/adr_counter_6_s0/CLK</td>
</tr>
<tr>
<td>8.049</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C48[1][B]</td>
<td>SDRAM/adr_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.399, 31.127%; route: 4.925, 63.909%; tC2Q: 0.382, 4.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/adr_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/adr_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>SDRAM/adr_counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_24_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/I2</td>
</tr>
<tr>
<td>2.672</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/F</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/I1</td>
</tr>
<tr>
<td>2.869</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/O</td>
</tr>
<tr>
<td>2.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>2.970</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/O</td>
</tr>
<tr>
<td>3.710</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[0][B]</td>
<td>SDRAM/n1351_s0/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1351_s0/COUT</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[1][A]</td>
<td>SDRAM/n1352_s0/CIN</td>
</tr>
<tr>
<td>4.316</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1352_s0/COUT</td>
</tr>
<tr>
<td>4.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[1][B]</td>
<td>SDRAM/n1353_s0/CIN</td>
</tr>
<tr>
<td>4.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1353_s0/COUT</td>
</tr>
<tr>
<td>4.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td>SDRAM/n1354_s0/CIN</td>
</tr>
<tr>
<td>4.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1354_s0/COUT</td>
</tr>
<tr>
<td>4.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][B]</td>
<td>SDRAM/n1355_s0/CIN</td>
</tr>
<tr>
<td>4.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1355_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][A]</td>
<td>SDRAM/n1356_s0/CIN</td>
</tr>
<tr>
<td>4.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1356_s0/COUT</td>
</tr>
<tr>
<td>4.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][B]</td>
<td>SDRAM/n1357_s0/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1357_s0/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][A]</td>
<td>SDRAM/n1358_s0/CIN</td>
</tr>
<tr>
<td>4.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1358_s0/COUT</td>
</tr>
<tr>
<td>4.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][B]</td>
<td>SDRAM/n1359_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1359_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][A]</td>
<td>SDRAM/n1360_s0/CIN</td>
</tr>
<tr>
<td>4.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1360_s0/COUT</td>
</tr>
<tr>
<td>4.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][B]</td>
<td>SDRAM/n1361_s0/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1361_s0/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C51[0][A]</td>
<td>SDRAM/n1362_s0/CIN</td>
</tr>
<tr>
<td>4.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1362_s0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[3][B]</td>
<td>SDRAM/n2209_s4/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C52[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/n2209_s4/F</td>
</tr>
<tr>
<td>6.365</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C52[3][A]</td>
<td>SDRAM/cur_cnt_9_s5/I2</td>
</tr>
<tr>
<td>6.780</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R21C52[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/cur_cnt_9_s5/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.361</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td>SDRAM/adr_counter_7_s0/CLK</td>
</tr>
<tr>
<td>8.049</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C48[0][B]</td>
<td>SDRAM/adr_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.399, 31.127%; route: 4.925, 63.909%; tC2Q: 0.382, 4.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/adr_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/adr_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>SDRAM/adr_counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_24_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/I2</td>
</tr>
<tr>
<td>2.672</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/F</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/I1</td>
</tr>
<tr>
<td>2.869</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/O</td>
</tr>
<tr>
<td>2.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>2.970</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/O</td>
</tr>
<tr>
<td>3.710</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[0][B]</td>
<td>SDRAM/n1351_s0/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1351_s0/COUT</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[1][A]</td>
<td>SDRAM/n1352_s0/CIN</td>
</tr>
<tr>
<td>4.316</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1352_s0/COUT</td>
</tr>
<tr>
<td>4.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[1][B]</td>
<td>SDRAM/n1353_s0/CIN</td>
</tr>
<tr>
<td>4.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1353_s0/COUT</td>
</tr>
<tr>
<td>4.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td>SDRAM/n1354_s0/CIN</td>
</tr>
<tr>
<td>4.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1354_s0/COUT</td>
</tr>
<tr>
<td>4.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][B]</td>
<td>SDRAM/n1355_s0/CIN</td>
</tr>
<tr>
<td>4.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1355_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][A]</td>
<td>SDRAM/n1356_s0/CIN</td>
</tr>
<tr>
<td>4.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1356_s0/COUT</td>
</tr>
<tr>
<td>4.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][B]</td>
<td>SDRAM/n1357_s0/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1357_s0/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][A]</td>
<td>SDRAM/n1358_s0/CIN</td>
</tr>
<tr>
<td>4.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1358_s0/COUT</td>
</tr>
<tr>
<td>4.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][B]</td>
<td>SDRAM/n1359_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1359_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][A]</td>
<td>SDRAM/n1360_s0/CIN</td>
</tr>
<tr>
<td>4.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1360_s0/COUT</td>
</tr>
<tr>
<td>4.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][B]</td>
<td>SDRAM/n1361_s0/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1361_s0/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C51[0][A]</td>
<td>SDRAM/n1362_s0/CIN</td>
</tr>
<tr>
<td>4.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1362_s0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[3][B]</td>
<td>SDRAM/n2209_s4/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C52[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/n2209_s4/F</td>
</tr>
<tr>
<td>6.365</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C52[3][A]</td>
<td>SDRAM/cur_cnt_9_s5/I2</td>
</tr>
<tr>
<td>6.780</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R21C52[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/cur_cnt_9_s5/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.361</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td>SDRAM/adr_counter_8_s0/CLK</td>
</tr>
<tr>
<td>8.049</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C48[0][A]</td>
<td>SDRAM/adr_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.399, 31.127%; route: 4.925, 63.909%; tC2Q: 0.382, 4.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/adr_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/adr_counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>SDRAM/adr_counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_24_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/I2</td>
</tr>
<tr>
<td>2.672</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/F</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/I1</td>
</tr>
<tr>
<td>2.869</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/O</td>
</tr>
<tr>
<td>2.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>2.970</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/O</td>
</tr>
<tr>
<td>3.710</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[0][B]</td>
<td>SDRAM/n1351_s0/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1351_s0/COUT</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[1][A]</td>
<td>SDRAM/n1352_s0/CIN</td>
</tr>
<tr>
<td>4.316</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1352_s0/COUT</td>
</tr>
<tr>
<td>4.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[1][B]</td>
<td>SDRAM/n1353_s0/CIN</td>
</tr>
<tr>
<td>4.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1353_s0/COUT</td>
</tr>
<tr>
<td>4.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td>SDRAM/n1354_s0/CIN</td>
</tr>
<tr>
<td>4.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1354_s0/COUT</td>
</tr>
<tr>
<td>4.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][B]</td>
<td>SDRAM/n1355_s0/CIN</td>
</tr>
<tr>
<td>4.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1355_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][A]</td>
<td>SDRAM/n1356_s0/CIN</td>
</tr>
<tr>
<td>4.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1356_s0/COUT</td>
</tr>
<tr>
<td>4.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][B]</td>
<td>SDRAM/n1357_s0/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1357_s0/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][A]</td>
<td>SDRAM/n1358_s0/CIN</td>
</tr>
<tr>
<td>4.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1358_s0/COUT</td>
</tr>
<tr>
<td>4.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][B]</td>
<td>SDRAM/n1359_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1359_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][A]</td>
<td>SDRAM/n1360_s0/CIN</td>
</tr>
<tr>
<td>4.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1360_s0/COUT</td>
</tr>
<tr>
<td>4.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][B]</td>
<td>SDRAM/n1361_s0/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1361_s0/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C51[0][A]</td>
<td>SDRAM/n1362_s0/CIN</td>
</tr>
<tr>
<td>4.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1362_s0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[3][B]</td>
<td>SDRAM/n2209_s4/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C52[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/n2209_s4/F</td>
</tr>
<tr>
<td>6.365</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C52[3][A]</td>
<td>SDRAM/cur_cnt_9_s5/I2</td>
</tr>
<tr>
<td>6.780</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R21C52[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/cur_cnt_9_s5/F</td>
</tr>
<tr>
<td>8.570</td>
<td>1.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.376</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>SDRAM/adr_counter_24_s0/CLK</td>
</tr>
<tr>
<td>8.065</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>SDRAM/adr_counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.399, 31.178%; route: 4.912, 63.851%; tC2Q: 0.382, 4.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/adr_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/wr_buf_wr_buf_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>SDRAM/adr_counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_24_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/I2</td>
</tr>
<tr>
<td>2.672</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/F</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/I1</td>
</tr>
<tr>
<td>2.869</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/O</td>
</tr>
<tr>
<td>2.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>2.970</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/O</td>
</tr>
<tr>
<td>3.710</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[0][B]</td>
<td>SDRAM/n1351_s0/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1351_s0/COUT</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[1][A]</td>
<td>SDRAM/n1352_s0/CIN</td>
</tr>
<tr>
<td>4.316</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1352_s0/COUT</td>
</tr>
<tr>
<td>4.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[1][B]</td>
<td>SDRAM/n1353_s0/CIN</td>
</tr>
<tr>
<td>4.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1353_s0/COUT</td>
</tr>
<tr>
<td>4.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td>SDRAM/n1354_s0/CIN</td>
</tr>
<tr>
<td>4.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1354_s0/COUT</td>
</tr>
<tr>
<td>4.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][B]</td>
<td>SDRAM/n1355_s0/CIN</td>
</tr>
<tr>
<td>4.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1355_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][A]</td>
<td>SDRAM/n1356_s0/CIN</td>
</tr>
<tr>
<td>4.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1356_s0/COUT</td>
</tr>
<tr>
<td>4.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][B]</td>
<td>SDRAM/n1357_s0/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1357_s0/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][A]</td>
<td>SDRAM/n1358_s0/CIN</td>
</tr>
<tr>
<td>4.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1358_s0/COUT</td>
</tr>
<tr>
<td>4.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][B]</td>
<td>SDRAM/n1359_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1359_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][A]</td>
<td>SDRAM/n1360_s0/CIN</td>
</tr>
<tr>
<td>4.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1360_s0/COUT</td>
</tr>
<tr>
<td>4.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][B]</td>
<td>SDRAM/n1361_s0/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1361_s0/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C51[0][A]</td>
<td>SDRAM/n1362_s0/CIN</td>
</tr>
<tr>
<td>4.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1362_s0/COUT</td>
</tr>
<tr>
<td>5.948</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[3][B]</td>
<td>SDRAM/n2209_s4/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C52[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/n2209_s4/F</td>
</tr>
<tr>
<td>6.365</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C52[1][B]</td>
<td>SDRAM/n3474_s0/I1</td>
</tr>
<tr>
<td>6.628</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C52[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n3474_s0/F</td>
</tr>
<tr>
<td>8.771</td>
<td>2.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">SDRAM/wr_buf_wr_buf_0_2_s/OCE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.388</td>
<td>0.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>SDRAM/wr_buf_wr_buf_0_2_s/CLKB</td>
</tr>
<tr>
<td>8.301</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>SDRAM/wr_buf_wr_buf_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.246, 28.452%; route: 5.266, 66.704%; tC2Q: 0.382, 4.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.888, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/adr_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/adr_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>SDRAM/adr_counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_24_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/I2</td>
</tr>
<tr>
<td>2.672</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s4/F</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/I1</td>
</tr>
<tr>
<td>2.869</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[3][A]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s1/O</td>
</tr>
<tr>
<td>2.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td>SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>2.970</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/opened_row_adr_RAMOUT_7_G[0]_s0/O</td>
</tr>
<tr>
<td>3.710</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[0][B]</td>
<td>SDRAM/n1351_s0/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1351_s0/COUT</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C49[1][A]</td>
<td>SDRAM/n1352_s0/CIN</td>
</tr>
<tr>
<td>4.316</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1352_s0/COUT</td>
</tr>
<tr>
<td>4.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[1][B]</td>
<td>SDRAM/n1353_s0/CIN</td>
</tr>
<tr>
<td>4.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1353_s0/COUT</td>
</tr>
<tr>
<td>4.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td>SDRAM/n1354_s0/CIN</td>
</tr>
<tr>
<td>4.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1354_s0/COUT</td>
</tr>
<tr>
<td>4.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C49[2][B]</td>
<td>SDRAM/n1355_s0/CIN</td>
</tr>
<tr>
<td>4.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1355_s0/COUT</td>
</tr>
<tr>
<td>4.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][A]</td>
<td>SDRAM/n1356_s0/CIN</td>
</tr>
<tr>
<td>4.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1356_s0/COUT</td>
</tr>
<tr>
<td>4.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[0][B]</td>
<td>SDRAM/n1357_s0/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1357_s0/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][A]</td>
<td>SDRAM/n1358_s0/CIN</td>
</tr>
<tr>
<td>4.616</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1358_s0/COUT</td>
</tr>
<tr>
<td>4.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][B]</td>
<td>SDRAM/n1359_s0/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1359_s0/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][A]</td>
<td>SDRAM/n1360_s0/CIN</td>
</tr>
<tr>
<td>4.716</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1360_s0/COUT</td>
</tr>
<tr>
<td>4.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C50[2][B]</td>
<td>SDRAM/n1361_s0/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td style=" background: #97FFFF;">SDRAM/n1361_s0/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C51[0][A]</td>
<td>SDRAM/n1362_s0/CIN</td>
</tr>
<tr>
<td>4.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1362_s0/COUT</td>
</tr>
<tr>
<td>5.800</td>
<td>0.984</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[3][B]</td>
<td>SDRAM/n2209_s3/I0</td>
</tr>
<tr>
<td>6.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R18C53[3][B]</td>
<td style=" background: #97FFFF;">SDRAM/n2209_s3/F</td>
</tr>
<tr>
<td>8.279</td>
<td>1.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td>SDRAM/n1887_s10/I2</td>
</tr>
<tr>
<td>8.741</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1887_s10/F</td>
</tr>
<tr>
<td>8.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" font-weight:bold;">SDRAM/adr_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.361</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td>SDRAM/adr_counter_4_s0/CLK</td>
</tr>
<tr>
<td>8.297</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C48[1][A]</td>
<td>SDRAM/adr_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 33.728%; route: 4.829, 61.408%; tC2Q: 0.382, 4.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.392</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>wr_data_14_s0/CLK</td>
</tr>
<tr>
<td>0.572</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R23C39[1][A]</td>
<td style=" font-weight:bold;">wr_data_14_s0/Q</td>
</tr>
<tr>
<td>0.822</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">SDRAM/wr_buf_wr_buf_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.369</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.618</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.392</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>wr_data_14_s0/CLK</td>
</tr>
<tr>
<td>0.572</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R23C39[1][A]</td>
<td style=" font-weight:bold;">wr_data_14_s0/Q</td>
</tr>
<tr>
<td>0.822</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">SDRAM/wr_buf_wr_buf_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.369</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.618</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.392</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>wr_data_14_s0/CLK</td>
</tr>
<tr>
<td>0.572</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R23C39[1][A]</td>
<td style=" font-weight:bold;">wr_data_14_s0/Q</td>
</tr>
<tr>
<td>0.832</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">SDRAM/wr_buf_wr_buf_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.364</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.613</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 59.091%; tC2Q: 0.180, 40.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.392</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>wr_data_14_s0/CLK</td>
</tr>
<tr>
<td>0.572</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R23C39[1][A]</td>
<td style=" font-weight:bold;">wr_data_14_s0/Q</td>
</tr>
<tr>
<td>0.832</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">SDRAM/wr_buf_wr_buf_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.364</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.613</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 59.091%; tC2Q: 0.180, 40.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.492</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/rd_ptr_out_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/rd_buf_rd_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C49[2][A]</td>
<td>SDRAM/rd_ptr_out_0_s0/CLK</td>
</tr>
<tr>
<td>0.561</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R26C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/rd_ptr_out_0_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">SDRAM/rd_buf_rd_buf_0_0_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.374</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>SDRAM/rd_buf_rd_buf_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.492</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>SDRAM/rd_buf_rd_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.229, 55.963%; tC2Q: 0.180, 44.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/rd_ptr_out_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.376</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[2][A]</td>
<td>SDRAM/rd_ptr_out_3_s0/CLK</td>
</tr>
<tr>
<td>0.556</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C54[2][A]</td>
<td style=" font-weight:bold;">SDRAM/rd_ptr_out_3_s0/Q</td>
</tr>
<tr>
<td>0.788</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">SDRAM/rd_buf_rd_buf_0_2_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.364</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s/CLKB</td>
</tr>
<tr>
<td>0.482</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.376, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 56.231%; tC2Q: 0.180, 43.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/rd_ptr_out_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.376</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[1][B]</td>
<td>SDRAM/rd_ptr_out_2_s0/CLK</td>
</tr>
<tr>
<td>0.556</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C54[1][B]</td>
<td style=" font-weight:bold;">SDRAM/rd_ptr_out_2_s0/Q</td>
</tr>
<tr>
<td>0.788</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">SDRAM/rd_buf_rd_buf_0_2_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.364</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s/CLKB</td>
</tr>
<tr>
<td>0.482</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.376, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 56.231%; tC2Q: 0.180, 43.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_data_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.387</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>wr_data_15_s0/CLK</td>
</tr>
<tr>
<td>0.567</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">wr_data_15_s0/Q</td>
</tr>
<tr>
<td>0.937</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">SDRAM/wr_buf_wr_buf_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.369</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.618</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 67.273%; tC2Q: 0.180, 32.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_data_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.387</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>wr_data_15_s0/CLK</td>
</tr>
<tr>
<td>0.567</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">wr_data_15_s0/Q</td>
</tr>
<tr>
<td>0.937</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">SDRAM/wr_buf_wr_buf_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.369</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.618</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>SDRAM/wr_buf_wr_buf_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 67.273%; tC2Q: 0.180, 32.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_data_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.387</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>wr_data_15_s0/CLK</td>
</tr>
<tr>
<td>0.567</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">wr_data_15_s0/Q</td>
</tr>
<tr>
<td>0.934</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">SDRAM/wr_buf_wr_buf_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.364</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.613</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.367, 67.123%; tC2Q: 0.180, 32.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_data_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.387</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>wr_data_15_s0/CLK</td>
</tr>
<tr>
<td>0.567</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">wr_data_15_s0/Q</td>
</tr>
<tr>
<td>0.934</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">SDRAM/wr_buf_wr_buf_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.364</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.613</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>SDRAM/wr_buf_wr_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.367, 67.123%; tC2Q: 0.180, 32.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/rd_ptr_out_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/rd_buf_rd_buf_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.386</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C56[0][A]</td>
<td>SDRAM/rd_ptr_out_11_s0/CLK</td>
</tr>
<tr>
<td>0.566</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C56[0][A]</td>
<td style=" font-weight:bold;">SDRAM/rd_ptr_out_11_s0/Q</td>
</tr>
<tr>
<td>0.810</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td style=" font-weight:bold;">SDRAM/rd_buf_rd_buf_0_3_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.369</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>SDRAM/rd_buf_rd_buf_0_3_s/CLKB</td>
</tr>
<tr>
<td>0.487</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>SDRAM/rd_buf_rd_buf_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.386, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 57.522%; tC2Q: 0.180, 42.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/rd_ptr_out_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.376</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[1][A]</td>
<td>SDRAM/rd_ptr_out_1_s0/CLK</td>
</tr>
<tr>
<td>0.556</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C54[1][A]</td>
<td style=" font-weight:bold;">SDRAM/rd_ptr_out_1_s0/Q</td>
</tr>
<tr>
<td>0.806</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">SDRAM/rd_buf_rd_buf_0_2_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.364</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s/CLKB</td>
</tr>
<tr>
<td>0.482</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.376, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/rd_ptr_out_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/rd_buf_rd_buf_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C55[0][B]</td>
<td>SDRAM/rd_ptr_out_6_s0/CLK</td>
</tr>
<tr>
<td>0.561</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C55[0][B]</td>
<td style=" font-weight:bold;">SDRAM/rd_ptr_out_6_s0/Q</td>
</tr>
<tr>
<td>0.817</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td style=" font-weight:bold;">SDRAM/rd_buf_rd_buf_0_3_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.369</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>SDRAM/rd_buf_rd_buf_0_3_s/CLKB</td>
</tr>
<tr>
<td>0.487</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>SDRAM/rd_buf_rd_buf_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.256, 58.739%; tC2Q: 0.180, 41.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/rd_ptr_out_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/rd_buf_rd_buf_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C55[0][A]</td>
<td>SDRAM/rd_ptr_out_5_s0/CLK</td>
</tr>
<tr>
<td>0.561</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C55[0][A]</td>
<td style=" font-weight:bold;">SDRAM/rd_ptr_out_5_s0/Q</td>
</tr>
<tr>
<td>0.817</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td style=" font-weight:bold;">SDRAM/rd_buf_rd_buf_0_3_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.369</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>SDRAM/rd_buf_rd_buf_0_3_s/CLKB</td>
</tr>
<tr>
<td>0.487</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>SDRAM/rd_buf_rd_buf_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.256, 58.739%; tC2Q: 0.180, 41.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/rd_ptr_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.376</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[2][B]</td>
<td>SDRAM/rd_ptr_out_4_s0/CLK</td>
</tr>
<tr>
<td>0.556</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C54[2][B]</td>
<td style=" font-weight:bold;">SDRAM/rd_ptr_out_4_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">SDRAM/rd_buf_rd_buf_0_2_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.364</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s/CLKB</td>
</tr>
<tr>
<td>0.482</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.376, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 58.857%; tC2Q: 0.180, 41.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/rd_ptr_out_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/rd_buf_rd_buf_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C55[1][B]</td>
<td>SDRAM/rd_ptr_out_8_s0/CLK</td>
</tr>
<tr>
<td>0.561</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C55[1][B]</td>
<td style=" font-weight:bold;">SDRAM/rd_ptr_out_8_s0/Q</td>
</tr>
<tr>
<td>0.821</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td style=" font-weight:bold;">SDRAM/rd_buf_rd_buf_0_3_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.369</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>SDRAM/rd_buf_rd_buf_0_3_s/CLKB</td>
</tr>
<tr>
<td>0.487</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>SDRAM/rd_buf_rd_buf_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 59.091%; tC2Q: 0.180, 40.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/rd_ptr_out_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C55[2][B]</td>
<td>SDRAM/rd_ptr_out_10_s0/CLK</td>
</tr>
<tr>
<td>0.561</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C55[2][B]</td>
<td style=" font-weight:bold;">SDRAM/rd_ptr_out_10_s0/Q</td>
</tr>
<tr>
<td>0.819</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">SDRAM/rd_buf_rd_buf_0_2_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.364</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s/CLKB</td>
</tr>
<tr>
<td>0.482</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 58.857%; tC2Q: 0.180, 41.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/rd_ptr_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.395</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>SDRAM/rd_ptr_in_4_s0/CLK</td>
</tr>
<tr>
<td>0.575</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R24C52[1][B]</td>
<td style=" font-weight:bold;">SDRAM/rd_ptr_in_4_s0/Q</td>
</tr>
<tr>
<td>0.825</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">SDRAM/rd_buf_rd_buf_0_2_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.369</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s/CLKA</td>
</tr>
<tr>
<td>0.487</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/rd_ptr_in_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.395</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[2][A]</td>
<td>SDRAM/rd_ptr_in_5_s0/CLK</td>
</tr>
<tr>
<td>0.575</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R24C52[2][A]</td>
<td style=" font-weight:bold;">SDRAM/rd_ptr_in_5_s0/Q</td>
</tr>
<tr>
<td>0.831</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">SDRAM/rd_buf_rd_buf_0_2_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.369</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s/CLKA</td>
</tr>
<tr>
<td>0.487</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>SDRAM/rd_buf_rd_buf_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.256, 58.739%; tC2Q: 0.180, 41.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/rd_ptr_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/rd_buf_rd_buf_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.395</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>SDRAM/rd_ptr_in_4_s0/CLK</td>
</tr>
<tr>
<td>0.575</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R24C52[1][B]</td>
<td style=" font-weight:bold;">SDRAM/rd_ptr_in_4_s0/Q</td>
</tr>
<tr>
<td>0.830</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td style=" font-weight:bold;">SDRAM/rd_buf_rd_buf_0_1_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.364</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>SDRAM/rd_buf_rd_buf_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.482</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>SDRAM/rd_buf_rd_buf_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 58.621%; tC2Q: 0.180, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/major_tick_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/major_tick_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.396</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>SDRAM/major_tick_3_s4/CLK</td>
</tr>
<tr>
<td>0.572</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">SDRAM/major_tick_3_s4/Q</td>
</tr>
<tr>
<td>0.580</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>SDRAM/n1045_s6/I1</td>
</tr>
<tr>
<td>0.771</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1045_s6/F</td>
</tr>
<tr>
<td>0.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td style=" font-weight:bold;">SDRAM/major_tick_3_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.396</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>SDRAM/major_tick_3_s4/CLK</td>
</tr>
<tr>
<td>0.398</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>SDRAM/major_tick_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/cur_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/cur_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.393</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>SDRAM/cur_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.570</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C54[1][A]</td>
<td style=" font-weight:bold;">SDRAM/cur_cnt_4_s0/Q</td>
</tr>
<tr>
<td>0.577</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>SDRAM/n1837_s10/I0</td>
</tr>
<tr>
<td>0.768</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1837_s10/F</td>
</tr>
<tr>
<td>0.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td style=" font-weight:bold;">SDRAM/cur_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.393</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>SDRAM/cur_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.395</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>SDRAM/cur_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.393, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.393, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/cur_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/cur_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td>SDRAM/cur_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.575</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C53[1][A]</td>
<td style=" font-weight:bold;">SDRAM/cur_cnt_7_s0/Q</td>
</tr>
<tr>
<td>0.582</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td>SDRAM/n1831_s10/I0</td>
</tr>
<tr>
<td>0.773</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td style=" background: #97FFFF;">SDRAM/n1831_s10/F</td>
</tr>
<tr>
<td>0.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td style=" font-weight:bold;">SDRAM/cur_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td>SDRAM/cur_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C53[1][A]</td>
<td>SDRAM/cur_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/rd_ptr_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SDRAM/rd_ptr_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.399</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C52[0][A]</td>
<td>SDRAM/rd_ptr_in_0_s0/CLK</td>
</tr>
<tr>
<td>0.575</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C52[0][A]</td>
<td style=" font-weight:bold;">SDRAM/rd_ptr_in_0_s0/Q</td>
</tr>
<tr>
<td>0.583</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[0][A]</td>
<td>SDRAM/n2029_s2/I0</td>
</tr>
<tr>
<td>0.774</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C52[0][A]</td>
<td style=" background: #97FFFF;">SDRAM/n2029_s2/F</td>
</tr>
<tr>
<td>0.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[0][A]</td>
<td style=" font-weight:bold;">SDRAM/rd_ptr_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.399</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C52[0][A]</td>
<td>SDRAM/rd_ptr_in_0_s0/CLK</td>
</tr>
<tr>
<td>0.400</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C52[0][A]</td>
<td>SDRAM/rd_ptr_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd_adr_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" font-weight:bold;">cmd_adr_24_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.389</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>cmd_adr_24_s1/CLK</td>
</tr>
<tr>
<td>8.041</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>cmd_adr_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.756, 82.691%; tC2Q: 0.368, 17.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.889, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd_len_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" font-weight:bold;">cmd_len_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.389</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td>cmd_len_1_s1/CLK</td>
</tr>
<tr>
<td>8.041</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C42[1][B]</td>
<td>cmd_len_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.756, 82.691%; tC2Q: 0.368, 17.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.889, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd_wr_rd_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" font-weight:bold;">cmd_wr_rd_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.389</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>cmd_wr_rd_s1/CLK</td>
</tr>
<tr>
<td>8.041</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>cmd_wr_rd_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.756, 82.691%; tC2Q: 0.368, 17.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.889, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" font-weight:bold;">cmd_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.389</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>cmd_en_s0/CLK</td>
</tr>
<tr>
<td>8.041</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>cmd_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.756, 82.691%; tC2Q: 0.368, 17.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.889, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_status_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td style=" font-weight:bold;">test_status_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.386</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>test_status_2_s0/CLK</td>
</tr>
<tr>
<td>8.039</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>test_status_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.753, 82.668%; tC2Q: 0.368, 17.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.886, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>wr_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">wr_data_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.386</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>wr_data_15_s0/CLK</td>
</tr>
<tr>
<td>8.039</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>wr_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.753, 82.668%; tC2Q: 0.368, 17.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.886, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_status_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td style=" font-weight:bold;">test_status_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.396</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>test_status_0_s1/CLK</td>
</tr>
<tr>
<td>8.048</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>test_status_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.753, 82.668%; tC2Q: 0.368, 17.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>wr_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" font-weight:bold;">wr_data_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.396</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>wr_data_14_s0/CLK</td>
</tr>
<tr>
<td>8.048</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>wr_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.753, 82.668%; tC2Q: 0.368, 17.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>wr_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" font-weight:bold;">wr_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.396</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>wr_en_s0/CLK</td>
</tr>
<tr>
<td>8.048</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>wr_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.753, 82.668%; tC2Q: 0.368, 17.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td style=" font-weight:bold;">tx_cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.408</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>tx_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>8.060</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>tx_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.756, 82.691%; tC2Q: 0.368, 17.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.908, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_status_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td style=" font-weight:bold;">test_status_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.405</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>test_status_3_s1/CLK</td>
</tr>
<tr>
<td>8.057</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>test_status_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.753, 82.668%; tC2Q: 0.368, 17.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.905, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_status_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[0][A]</td>
<td style=" font-weight:bold;">test_status_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.405</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][A]</td>
<td>test_status_1_s1/CLK</td>
</tr>
<tr>
<td>8.057</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C40[0][A]</td>
<td>test_status_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.753, 82.668%; tC2Q: 0.368, 17.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.905, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.052</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rd_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.013</td>
<td>1.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" font-weight:bold;">rd_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.400</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>rd_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>8.052</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>rd_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.743, 82.586%; tC2Q: 0.368, 17.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.052</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rd_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.013</td>
<td>1.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td style=" font-weight:bold;">rd_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.400</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>rd_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>8.052</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>rd_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.743, 82.586%; tC2Q: 0.368, 17.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rd_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.006</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" font-weight:bold;">rd_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.393</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>rd_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>8.045</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>rd_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.736, 82.526%; tC2Q: 0.368, 17.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.893, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rd_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.006</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" font-weight:bold;">rd_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.393</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>rd_en_s0/CLK</td>
</tr>
<tr>
<td>8.045</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>rd_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.736, 82.526%; tC2Q: 0.368, 17.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.893, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td style=" font-weight:bold;">tx_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.417</td>
<td>0.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td>tx_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>8.069</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C45[2][B]</td>
<td>tx_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.756, 82.691%; tC2Q: 0.368, 17.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.917, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" font-weight:bold;">tx_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.417</td>
<td>0.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td>tx_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>8.069</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C45[1][B]</td>
<td>tx_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.756, 82.691%; tC2Q: 0.368, 17.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.917, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[3][A]</td>
<td style=" font-weight:bold;">tx_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.417</td>
<td>0.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][A]</td>
<td>tx_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>8.069</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C45[3][A]</td>
<td>tx_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.756, 82.691%; tC2Q: 0.368, 17.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.917, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[0][B]</td>
<td style=" font-weight:bold;">tx_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.417</td>
<td>0.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[0][B]</td>
<td>tx_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>8.069</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C45[0][B]</td>
<td>tx_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.756, 82.691%; tC2Q: 0.368, 17.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.917, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td style=" font-weight:bold;">tx_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.426</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td>tx_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>8.079</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C46[0][B]</td>
<td>tx_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.756, 82.691%; tC2Q: 0.368, 17.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.926, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" font-weight:bold;">tx_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.426</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>tx_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>8.079</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>tx_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.756, 82.691%; tC2Q: 0.368, 17.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.926, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" font-weight:bold;">tx_cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.426</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td>tx_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>8.079</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C46[1][B]</td>
<td>tx_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.756, 82.691%; tC2Q: 0.368, 17.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.926, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td style=" font-weight:bold;">tx_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.408</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td>tx_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[0][B]</td>
<td>tx_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 83.938%; tC2Q: 0.180, 16.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.408, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" font-weight:bold;">tx_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.408</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>tx_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>tx_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 83.938%; tC2Q: 0.180, 16.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.408, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" font-weight:bold;">tx_cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.408</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td>tx_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[1][B]</td>
<td>tx_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 83.938%; tC2Q: 0.180, 16.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.408, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td style=" font-weight:bold;">tx_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.403</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td>tx_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.215</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C45[2][B]</td>
<td>tx_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 83.938%; tC2Q: 0.180, 16.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" font-weight:bold;">tx_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.403</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td>tx_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.215</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C45[1][B]</td>
<td>tx_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 83.938%; tC2Q: 0.180, 16.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][A]</td>
<td style=" font-weight:bold;">tx_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.403</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][A]</td>
<td>tx_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.215</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C45[3][A]</td>
<td>tx_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 83.938%; tC2Q: 0.180, 16.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[0][B]</td>
<td style=" font-weight:bold;">tx_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.403</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[0][B]</td>
<td>tx_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.215</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C45[0][B]</td>
<td>tx_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 83.938%; tC2Q: 0.180, 16.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rd_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" font-weight:bold;">rd_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.392</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>rd_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.204</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>rd_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.930, 83.784%; tC2Q: 0.180, 16.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rd_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td style=" font-weight:bold;">rd_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.392</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>rd_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.204</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>rd_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.930, 83.784%; tC2Q: 0.180, 16.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rd_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.502</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" font-weight:bold;">rd_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.386</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>rd_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>rd_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.924, 83.692%; tC2Q: 0.180, 16.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.386, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rd_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.502</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" font-weight:bold;">rd_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.386</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>rd_en_s0/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>rd_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.924, 83.692%; tC2Q: 0.180, 16.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.386, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_status_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.517</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td style=" font-weight:bold;">test_status_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.397</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>test_status_3_s1/CLK</td>
</tr>
<tr>
<td>0.208</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>test_status_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.938, 83.906%; tC2Q: 0.180, 16.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.397, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_status_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.517</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][A]</td>
<td style=" font-weight:bold;">test_status_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.397</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][A]</td>
<td>test_status_1_s1/CLK</td>
</tr>
<tr>
<td>0.208</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C40[0][A]</td>
<td>test_status_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.938, 83.906%; tC2Q: 0.180, 16.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.397, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td style=" font-weight:bold;">tx_cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.399</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>tx_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.210</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>tx_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 83.938%; tC2Q: 0.180, 16.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_status_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.517</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td style=" font-weight:bold;">test_status_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.392</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>test_status_0_s1/CLK</td>
</tr>
<tr>
<td>0.203</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>test_status_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.938, 83.906%; tC2Q: 0.180, 16.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>wr_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.517</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" font-weight:bold;">wr_data_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.392</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>wr_data_14_s0/CLK</td>
</tr>
<tr>
<td>0.203</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>wr_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.938, 83.906%; tC2Q: 0.180, 16.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>wr_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.517</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" font-weight:bold;">wr_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.392</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>wr_en_s0/CLK</td>
</tr>
<tr>
<td>0.203</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>wr_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.938, 83.906%; tC2Q: 0.180, 16.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd_adr_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" font-weight:bold;">cmd_adr_24_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.389</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>cmd_adr_24_s1/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>cmd_adr_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 83.938%; tC2Q: 0.180, 16.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd_len_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" font-weight:bold;">cmd_len_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.389</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td>cmd_len_1_s1/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C42[1][B]</td>
<td>cmd_len_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 83.938%; tC2Q: 0.180, 16.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd_wr_rd_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" font-weight:bold;">cmd_wr_rd_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.389</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>cmd_wr_rd_s1/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>cmd_wr_rd_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 83.938%; tC2Q: 0.180, 16.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_status_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.517</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td style=" font-weight:bold;">test_status_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.387</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>test_status_2_s0/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>test_status_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.938, 83.906%; tC2Q: 0.180, 16.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>wr_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.517</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">wr_data_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.387</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>wr_data_15_s0/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>wr_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.938, 83.906%; tC2Q: 0.180, 16.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>SDRAM/init_fin_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk133m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk133m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>SDRAM/init_fin_r_s0/CLK</td>
</tr>
<tr>
<td>0.578</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">SDRAM/init_fin_r_s0/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" font-weight:bold;">cmd_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>544</td>
<td>PLL_L[1]</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.389</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>cmd_en_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>cmd_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 83.938%; tC2Q: 0.180, 16.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.244</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.244</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk133m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>print_seq_print_seq_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>print_seq_print_seq_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.878</td>
<td>0.378</td>
<td>tNET</td>
<td>RR</td>
<td>print_seq_print_seq_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.244</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.244</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk133m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SDRAM/rd_buf_rd_buf_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>SDRAM/rd_buf_rd_buf_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.878</td>
<td>0.378</td>
<td>tNET</td>
<td>RR</td>
<td>SDRAM/rd_buf_rd_buf_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.244</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.244</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk133m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SDRAM/wr_buf_wr_buf_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>SDRAM/wr_buf_wr_buf_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.878</td>
<td>0.378</td>
<td>tNET</td>
<td>RR</td>
<td>SDRAM/wr_buf_wr_buf_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.244</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.244</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk133m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SDRAM/wr_buf_wr_buf_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>SDRAM/wr_buf_wr_buf_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.878</td>
<td>0.378</td>
<td>tNET</td>
<td>RR</td>
<td>SDRAM/wr_buf_wr_buf_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.246</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk133m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>print_seq_print_seq_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.888</td>
<td>0.888</td>
<td>tNET</td>
<td>RR</td>
<td>print_seq_print_seq_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.134</td>
<td>0.384</td>
<td>tNET</td>
<td>FF</td>
<td>print_seq_print_seq_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.246</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk133m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SDRAM/rd_buf_rd_buf_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.888</td>
<td>0.888</td>
<td>tNET</td>
<td>RR</td>
<td>SDRAM/rd_buf_rd_buf_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.134</td>
<td>0.384</td>
<td>tNET</td>
<td>FF</td>
<td>SDRAM/rd_buf_rd_buf_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.246</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk133m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SDRAM/wr_buf_wr_buf_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.888</td>
<td>0.888</td>
<td>tNET</td>
<td>RR</td>
<td>SDRAM/wr_buf_wr_buf_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.134</td>
<td>0.384</td>
<td>tNET</td>
<td>FF</td>
<td>SDRAM/wr_buf_wr_buf_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.246</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk133m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SDRAM/wr_buf_wr_buf_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.888</td>
<td>0.888</td>
<td>tNET</td>
<td>RR</td>
<td>SDRAM/wr_buf_wr_buf_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.134</td>
<td>0.384</td>
<td>tNET</td>
<td>FF</td>
<td>SDRAM/wr_buf_wr_buf_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.249</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk133m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>print_seq_print_seq_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.625</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>print_seq_print_seq_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.874</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>print_seq_print_seq_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.249</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk133m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SDRAM/wr_buf_wr_buf_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.625</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>SDRAM/wr_buf_wr_buf_0_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk133m</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SDRAM_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.874</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>SDRAM/wr_buf_wr_buf_0_3_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>544</td>
<td>clk_133M</td>
<td>-0.922</td>
<td>0.926</td>
</tr>
<tr>
<td>132</td>
<td>sdram_init_fin</td>
<td>1.446</td>
<td>2.105</td>
</tr>
<tr>
<td>93</td>
<td>test_status[2]</td>
<td>1.863</td>
<td>2.599</td>
</tr>
<tr>
<td>88</td>
<td>print_buffer_pointer[0]</td>
<td>0.286</td>
<td>1.816</td>
</tr>
<tr>
<td>84</td>
<td>print_buffer_pointer[1]</td>
<td>0.784</td>
<td>1.706</td>
</tr>
<tr>
<td>83</td>
<td>print_buffer_pointer[2]</td>
<td>0.684</td>
<td>2.419</td>
</tr>
<tr>
<td>75</td>
<td>test_status[1]</td>
<td>0.695</td>
<td>2.838</td>
</tr>
<tr>
<td>73</td>
<td>test_status[3]</td>
<td>3.425</td>
<td>2.141</td>
</tr>
<tr>
<td>72</td>
<td>test_status[0]</td>
<td>-0.332</td>
<td>2.664</td>
</tr>
<tr>
<td>71</td>
<td>adr_counter[24]</td>
<td>-0.922</td>
<td>1.653</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C43</td>
<td>51.39%</td>
</tr>
<tr>
<td>R15C41</td>
<td>48.61%</td>
</tr>
<tr>
<td>R23C39</td>
<td>47.22%</td>
</tr>
<tr>
<td>R23C40</td>
<td>45.83%</td>
</tr>
<tr>
<td>R25C40</td>
<td>44.44%</td>
</tr>
<tr>
<td>R24C40</td>
<td>43.06%</td>
</tr>
<tr>
<td>R26C40</td>
<td>41.67%</td>
</tr>
<tr>
<td>R26C44</td>
<td>41.67%</td>
</tr>
<tr>
<td>R14C41</td>
<td>41.67%</td>
</tr>
<tr>
<td>R23C42</td>
<td>41.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk50m -period 20 -waveform {0 10} [get_ports {clk_50M}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk133m -source [get_ports {clk_50M}] -master_clock clk50m -divide_by 3 -multiply_by 8 -duty_cycle 50 [get_nets {sdram_clk_p clk_133M aux_clk}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_regs {print_buffer_pointer_0_s2 print_buffer_pointer_1_s1 print_buffer_pointer_2_s1 print_buffer_pointer_3_s1 print_buffer_pointer_4_s1 print_buffer_pointer_5_s1 print_buffer_pointer_6_s1 print_state_0_s1 print_state_1_s1}] -to [get_regs {seq_tail_0_s0 seq_tail_1_s0 seq_tail_2_s0 seq_tail_3_s0 seq_tail_4_s0 seq_tail_5_s0 seq_tail_6_s0 seq_tail_7_s0 print_state_0_s1 print_state_1_s1}]  -setup</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_regs {print_buffer_pointer_5_s1 print_buffer_pointer_6_s1 print_buffer_pointer_0_s2 print_buffer_pointer_1_s1 print_buffer_pointer_2_s1 print_buffer_pointer_3_s1 print_buffer_pointer_4_s1}] -to [get_pins {print_state_0_s1/RESET print_seq_print_seq_0_0_s/CEA print_seq_print_seq_0_0_s/DI[6] print_seq_print_seq_0_0_s/DI[0] print_seq_print_seq_0_0_s/DI[1] print_seq_print_seq_0_0_s/DI[2] print_seq_print_seq_0_0_s/DI[3] print_seq_print_seq_0_0_s/DI[4]}] </td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
