// generated by newgenasym  Thu Oct 09 20:05:57 2014


module cap (a, b);
    inout a;
    inout b;


    initial
        begin
        end

endmodule
