# Patch Notes - 2026-01-19

## New Features

### Verilog Visualization
Added support for visualizing Verilog simulation results using GTKWave.

**New Script:**
- `visualize_verilog.sh`: Compiles the Verilog program with visualization enabled, runs the simulation, and opens the resulting waveform in GTKWave.

**Key Changes:**
- **Optimization**: Modified `examples/verilog_optimization/testbench.v` to conditionalize waveform generation via `ifdef DUMP_WAVEFORM`. This prevents I/O slowdowns during the main evolutionary loop.

**Usage:**
```bash
./visualize_verilog.sh                   # Visualize best program
./visualize_verilog.sh path/to/file.v    # Visualize specific file
```

---

### New Problem: 32-bit Vector Byte Reversal
Switched the Verilog optimization target from `popcount16` to a 32-bit vector byte reversal task.

**Changes:**
- **Goal**: Reverse byte order of a 32-bit input (e.g., `0x12345678` -> `0x78563412`).
- **Config**: Updated `gemma_config.yaml` with explicit syntax rules (preferring `assign` over `always` for wires).
- **Testbench**: Validates byte reversal logic with random and corner-case vectors.

**Results:**
- Evolution successfully converged on the optimal one-liner solution using Verilog concatenation (`{in[7:0], ...}`) in under 10 iterations.
