###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       138314   # Number of WRITE/WRITEP commands
num_reads_done                 =       976076   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       760100   # Number of read row buffer hits
num_read_cmds                  =       976072   # Number of READ/READP commands
num_writes_done                =       138314   # Number of read requests issued
num_write_row_hits             =        86110   # Number of write row buffer hits
num_act_cmds                   =       269521   # Number of ACT commands
num_pre_cmds                   =       269494   # Number of PRE commands
num_ondemand_pres              =       244974   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9465415   # Cyles of rank active rank.0
rank_active_cycles.1           =      9220006   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       534585   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       779994   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1055900   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14152   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5345   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2774   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2987   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4541   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2091   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1948   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3356   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1089   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20207   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           14   # Write cmd latency (cycles)
write_latency[20-39]           =           68   # Write cmd latency (cycles)
write_latency[40-59]           =           71   # Write cmd latency (cycles)
write_latency[60-79]           =          192   # Write cmd latency (cycles)
write_latency[80-99]           =          357   # Write cmd latency (cycles)
write_latency[100-119]         =          599   # Write cmd latency (cycles)
write_latency[120-139]         =         1022   # Write cmd latency (cycles)
write_latency[140-159]         =         1607   # Write cmd latency (cycles)
write_latency[160-179]         =         2523   # Write cmd latency (cycles)
write_latency[180-199]         =         3489   # Write cmd latency (cycles)
write_latency[200-]            =       128372   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       319502   # Read request latency (cycles)
read_latency[40-59]            =       110959   # Read request latency (cycles)
read_latency[60-79]            =       129709   # Read request latency (cycles)
read_latency[80-99]            =        65645   # Read request latency (cycles)
read_latency[100-119]          =        50764   # Read request latency (cycles)
read_latency[120-139]          =        42054   # Read request latency (cycles)
read_latency[140-159]          =        31044   # Read request latency (cycles)
read_latency[160-179]          =        25015   # Read request latency (cycles)
read_latency[180-199]          =        20525   # Read request latency (cycles)
read_latency[200-]             =       180856   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.90463e+08   # Write energy
read_energy                    =  3.93552e+09   # Read energy
act_energy                     =  7.37409e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.56601e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.74397e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90642e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75328e+09   # Active standby energy rank.1
average_read_latency           =       142.93   # Average read request latency (cycles)
average_interarrival           =      8.97302   # Average request interarrival latency (cycles)
total_energy                   =  1.83587e+10   # Total energy (pJ)
average_power                  =      1835.87   # Average power (mW)
average_bandwidth              =      9.50946   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       136930   # Number of WRITE/WRITEP commands
num_reads_done                 =      1001607   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       767928   # Number of read row buffer hits
num_read_cmds                  =      1001604   # Number of READ/READP commands
num_writes_done                =       136930   # Number of read requests issued
num_write_row_hits             =        87674   # Number of write row buffer hits
num_act_cmds                   =       284395   # Number of ACT commands
num_pre_cmds                   =       284366   # Number of PRE commands
num_ondemand_pres              =       260407   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9348316   # Cyles of rank active rank.0
rank_active_cycles.1           =      9293568   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       651684   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       706432   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1080936   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13695   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5245   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2595   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3064   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4570   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1960   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1941   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3431   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          983   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20117   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =           81   # Write cmd latency (cycles)
write_latency[40-59]           =           65   # Write cmd latency (cycles)
write_latency[60-79]           =          148   # Write cmd latency (cycles)
write_latency[80-99]           =          323   # Write cmd latency (cycles)
write_latency[100-119]         =          424   # Write cmd latency (cycles)
write_latency[120-139]         =          821   # Write cmd latency (cycles)
write_latency[140-159]         =         1365   # Write cmd latency (cycles)
write_latency[160-179]         =         2052   # Write cmd latency (cycles)
write_latency[180-199]         =         2950   # Write cmd latency (cycles)
write_latency[200-]            =       128691   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       314533   # Read request latency (cycles)
read_latency[40-59]            =       110701   # Read request latency (cycles)
read_latency[60-79]            =       131088   # Read request latency (cycles)
read_latency[80-99]            =        67340   # Read request latency (cycles)
read_latency[100-119]          =        51906   # Read request latency (cycles)
read_latency[120-139]          =        44238   # Read request latency (cycles)
read_latency[140-159]          =        32959   # Read request latency (cycles)
read_latency[160-179]          =        26855   # Read request latency (cycles)
read_latency[180-199]          =        21992   # Read request latency (cycles)
read_latency[200-]             =       199993   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.83555e+08   # Write energy
read_energy                    =  4.03847e+09   # Read energy
act_energy                     =  7.78105e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.12808e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.39087e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83335e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79919e+09   # Active standby energy rank.1
average_read_latency           =      155.832   # Average read request latency (cycles)
average_interarrival           =      8.78271   # Average request interarrival latency (cycles)
total_energy                   =  1.84892e+10   # Total energy (pJ)
average_power                  =      1848.92   # Average power (mW)
average_bandwidth              =      9.71552   # Average bandwidth
