INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beyza/Documents/GitHub/verilog/modulus_counter/modulus_counter.srcs/sources_1/new/counter_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulus_counter_with_enable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beyza/Documents/GitHub/verilog/modulus_counter/modulus_counter.srcs/sim_1/new/tb_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_modulus_counter_with_enable
