# Project file /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Milestone 2/try.mpf was not found.
# Unable to open project.
ls
# KeyMouse Input
# Logic 
# Merged Logic and KeyMouse
# transcript
# WORKING code
cd Logic 
# couldn't change working directory to "Logic": no such file or directory
ks
# invalid command name "ks"
ls
# KeyMouse Input
# Logic 
# Merged Logic and KeyMouse
# transcript
# WORKING code
cd Logic 
# couldn't change working directory to "Logic": no such file or directory
cd ./Logic 
# couldn't change working directory to "./Logic": no such file or directory
ls
# KeyMouse Input
# Logic 
# Merged Logic and KeyMouse
# transcript
# WORKING code
# Loading project try
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:12 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 21:41:14 on Mar 31,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 21:41:14 on Mar 31,2019
# Loading work.try
# ** Error: (vsim-3033) part2.v(133): Instantiation of 'datapath' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /try File: part2.v
#         Searched libraries:
#             /s/appspace/quartus-17.0.0.595/modelsim_ase/altera/verilog/altera_mf
#             /s/appspace/quartus-17.0.0.595/modelsim_ase/altera/verilog/220model
#             /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /work
# ** Error: (vsim-3033) part2.v(151): Instantiation of 'control' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /try File: part2.v
#         Searched libraries:
#             /s/appspace/quartus-17.0.0.595/modelsim_ase/altera/verilog/altera_mf
#             /s/appspace/quartus-17.0.0.595/modelsim_ase/altera/verilog/220model
#             /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./proj.do PAUSED at line 5
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:01 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module control
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(214): (vlog-2730) Undefined variable: 'bitmask'.
# ** Error: (vlog-13025) ** while parsing file included at part2.v(3)
# ** at control.v(226): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# ** Error: (vlog-13069) ** while parsing file included at part2.v(3)
# ** at control.v(236): near "end": syntax error, unexpected end.
# -- Compiling module counter4
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# End time: 21:42:05 on Mar 31,2019, Elapsed time: 0:00:04
# Errors: 3, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./proj.do line 3
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns part2.v"
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:26 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module control
# ** Error: (vlog-13025) ** while parsing file included at part2.v(3)
# ** at control.v(227): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# ** Error: (vlog-13069) ** while parsing file included at part2.v(3)
# ** at control.v(237): near "end": syntax error, unexpected end.
# -- Compiling module counter4
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# End time: 21:43:33 on Mar 31,2019, Elapsed time: 0:00:07
# Errors: 2, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./proj.do line 3
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns part2.v"
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:58 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 21:53:00 on Mar 31,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 21:41:14 on Mar 31,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# ** Error: (vsim-3033) part2.v(152): Instantiation of 'control' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /try File: part2.v
#         Searched libraries:
#             /s/appspace/quartus-17.0.0.595/modelsim_ase/altera/verilog/altera_mf
#             /s/appspace/quartus-17.0.0.595/modelsim_ase/altera/verilog/220model
#             /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./proj.do PAUSED at line 5
clear
# [3;J[H[2J
clear
# [3;J[H[2J
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:20 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 21:53:22 on Mar 31,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 21:41:14 on Mar 31,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# ** Error: (vsim-3033) part2.v(152): Instantiation of 'control' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /try File: part2.v
#         Searched libraries:
#             /s/appspace/quartus-17.0.0.595/modelsim_ase/altera/verilog/altera_mf
#             /s/appspace/quartus-17.0.0.595/modelsim_ase/altera/verilog/220model
#             /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./proj.do PAUSED at line 5
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:54 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module control
# ** Error: (vlog-13025) ** while parsing file included at part2.v(3)
# ** at control.v(227): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# ** Error: (vlog-13069) ** while parsing file included at part2.v(3)
# ** at control.v(237): near "end": syntax error, unexpected end.
# -- Compiling module counter4
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# End time: 21:54:00 on Mar 31,2019, Elapsed time: 0:00:06
# Errors: 2, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./proj.do line 3
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns part2.v"
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:35 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module control
# ** Error: (vlog-13025) ** while parsing file included at part2.v(3)
# ** at control.v(227): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# ** Error: (vlog-13069) ** while parsing file included at part2.v(3)
# ** at control.v(237): near "end": syntax error, unexpected end.
# -- Compiling module counter4
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# End time: 21:55:35 on Mar 31,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./proj.do line 3
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns part2.v"
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:07 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module control
# ** Error: (vlog-13069) ** while parsing file included at part2.v(3)
# ** at control.v(238): near "end": syntax error, unexpected end.
# -- Compiling module counter4
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# End time: 21:57:07 on Mar 31,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./proj.do line 3
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns part2.v"
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:52 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module control
# -- Compiling module counter4
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 21:58:53 on Mar 31,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 21:41:14 on Mar 31,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.control
# Loading work.counter30
# Loading work.counter4
# Loading work.counter16
# Loading work.counter40
# ** Error: (vsim-3033) control.v(323): Instantiation of 'ram40x32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /try/c0 File: control.v
#         Searched libraries:
#             /s/appspace/quartus-17.0.0.595/modelsim_ase/altera/verilog/altera_mf
#             /s/appspace/quartus-17.0.0.595/modelsim_ase/altera/verilog/220model
#             /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /work
# ** Error: (vsim-3033) control.v(331): Instantiation of 'ram40x32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /try/c0 File: control.v
#         Searched libraries:
#             /s/appspace/quartus-17.0.0.595/modelsim_ase/altera/verilog/altera_mf
#             /s/appspace/quartus-17.0.0.595/modelsim_ase/altera/verilog/220model
#             /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /work
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./proj.do PAUSED at line 5
clear
# [3;J[H[2J
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:29 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter4
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 21:59:30 on Mar 31,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 21:41:14 on Mar 31,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.control
# Loading work.counter30
# Loading work.counter4
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error (suppressible): (vsim-3053) control.v(323): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0 File: ram40x32.v
# ** Warning: (vsim-3015) control.v(331): [PCDPC] - Port size (5) does not match connection size (4) for port 'address'. The port definition is at: ram40x32.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1 File: ram40x32.v
# ** Error (suppressible): (vsim-3053) control.v(331): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1 File: ram40x32.v
# ** Warning: (vsim-3015) control.v(340): [PCDPC] - Port size (6) does not match connection size (1) for port 'data'. The port definition is at: onehot.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/o0 File: onehot.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./proj.do PAUSED at line 5
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:46 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter4
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 22:01:57 on Mar 31,2019, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 21:41:14 on Mar 31,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.control
# Loading work.counter30
# Loading work.counter4
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error (suppressible): (vsim-3053) control.v(323): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0 File: ram40x32.v
# ** Warning: (vsim-3015) control.v(331): [PCDPC] - Port size (5) does not match connection size (4) for port 'address'. The port definition is at: ram40x32.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1 File: ram40x32.v
# ** Error (suppressible): (vsim-3053) control.v(331): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1 File: ram40x32.v
# ** Warning: (vsim-3015) control.v(340): [PCDPC] - Port size (6) does not match connection size (1) for port 'data'. The port definition is at: onehot.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/o0 File: onehot.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./proj.do PAUSED at line 5
cd Logic
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:09 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter4
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 22:03:13 on Mar 31,2019, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 21:41:14 on Mar 31,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.control
# Loading work.counter30
# Loading work.counter4
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error (suppressible): (vsim-3053) control.v(323): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0 File: ram40x32.v
# ** Error (suppressible): (vsim-3053) control.v(331): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1 File: ram40x32.v
# ** Warning: (vsim-3015) control.v(340): [PCDPC] - Port size (6) does not match connection size (1) for port 'data'. The port definition is at: onehot.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/o0 File: onehot.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./proj.do PAUSED at line 5
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:07 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter4
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 22:06:07 on Mar 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 21:41:14 on Mar 31,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.control
# Loading work.counter30
# Loading work.counter4
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error (suppressible): (vsim-3053) control.v(331): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1 File: ram40x32.v
# ** Warning: (vsim-3015) control.v(340): [PCDPC] - Port size (6) does not match connection size (1) for port 'data'. The port definition is at: onehot.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/o0 File: onehot.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./proj.do PAUSED at line 5
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:46 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter4
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 22:06:46 on Mar 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 21:41:14 on Mar 31,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.control
# Loading work.counter30
# Loading work.counter4
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) control.v(340): [PCDPC] - Port size (6) does not match connection size (1) for port 'data'. The port definition is at: onehot.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/o0 File: onehot.v
# ** Error (suppressible): (vsim-4008) Object 'stop' not found.
# Error in macro ./proj.do line 13
# ** Error (suppressible): (vsim-4008) Object 'stop' not found.
# 
#     while executing
# "force {stop} 0 0"
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:13 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter4
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 22:07:13 on Mar 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:07:14 on Mar 31,2019, Elapsed time: 0:26:00
# Errors: 14, Warnings: 7
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 22:07:14 on Mar 31,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.control
# Loading work.counter30
# Loading work.counter4
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) control.v(340): [PCDPC] - Port size (6) does not match connection size (1) for port 'data'. The port definition is at: onehot.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/o0 File: onehot.v
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1/altsyncram_component/m_default/altsyncram_inst
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:20 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module ram40x32
# -- Compiling module control
# ** Error: (vlog-13069) ** while parsing file included at part2.v(3)
# ** at control.v(295): near "endcase": syntax error, unexpected endcase.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(304): Checker 'counter30' not found.  Instantiation 'swap' must be of a visible checker.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(306): LHS in procedural continuous assignment may not be a net: enable_swap4.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(312): Checker 'counter4' not found.  Instantiation 'swap4' must be of a visible checker.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(316): LHS in procedural continuous assignment may not be a net: reset_logic16.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(322): Checker 'counter16' not found.  Instantiation 'c0l' must be of a visible checker.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(324): LHS in procedural continuous assignment may not be a net: enable_logic40.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(325): LHS in procedural continuous assignment may not be a net: reset_logic40.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(331): Checker 'counter40' not found.  Instantiation 'c1l' must be of a visible checker.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(333): LHS in procedural continuous assignment may not be a net: enable_logic30.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(334): LHS in procedural continuous assignment may not be a net: reset_logic30.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(340): Checker 'counter30' not found.  Instantiation 'c2l' must be of a visible checker.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(343): LHS in procedural continuous assignment may not be a net: reset16.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(349): Checker 'counter16' not found.  Instantiation 'c0' must be of a visible checker.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(351): LHS in procedural continuous assignment may not be a net: enable40.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(352): LHS in procedural continuous assignment may not be a net: reset40.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(353): LHS in procedural continuous assignment may not be a net: addr.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(359): Checker 'counter40' not found.  Instantiation 'c2' must be of a visible checker.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(361): LHS in procedural continuous assignment may not be a net: enable30.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(362): LHS in procedural continuous assignment may not be a net: reset30.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(363): LHS in procedural continuous assignment may not be a net: register.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(369): Checker 'counter30' not found.  Instantiation 'c1' must be of a visible checker.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(371): (vlog-2730) Undefined variable: 'reset30w'.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(371): LHS in procedural continuous assignment may not be a net: reset30w.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(377): Checker 'counter30' not found.  Instantiation 'w0' must be of a visible checker.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(380): LHS in procedural continuous assignment may not be a net: reset16m.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(386): Checker 'counter16' not found.  Instantiation 'm0' must be of a visible checker.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(388): LHS in procedural continuous assignment may not be a net: reset16c.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(394): Checker 'counter16' not found.  Instantiation 'c3' must be of a visible checker.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(396): LHS in procedural continuous assignment may not be a net: address.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(403): Checker 'ram40x32' not found.  Instantiation 'r0' must be of a visible checker.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(405): LHS in procedural continuous assignment may not be a net: enable_rate.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(412): Checker 'rate_div' not found.  Instantiation 'r2Hz' must be of a visible checker.
# ** Error: (vlog-13069) ** while parsing file included at part2.v(3)
# ** at control.v(415): near "always": syntax error, unexpected always.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(304): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(312): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(322): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(331): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(340): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(349): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(359): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(369): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(377): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(386): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(394): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(403): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: ** while parsing file included at part2.v(3)
# ** at control.v(412): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module rate_div
# -- Compiling module part2
# -- Compiling module try
# End time: 22:53:26 on Mar 31,2019, Elapsed time: 0:00:06
# Errors: 47, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./proj.do line 3
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns part2.v"
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:20 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module rate_div
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 22:55:21 on Mar 31,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:55:21 on Mar 31,2019, Elapsed time: 0:48:07
# Errors: 50, Warnings: 5
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 22:55:21 on Mar 31,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.control
# Loading work.counter30
# Loading work.counter4
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.rate_div
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) part2.v(152): [TFMPC] - Too few port connections. Expected 23, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /try/c0 File: control.v
# ** Warning: (vsim-3722) part2.v(152): [TFMPC] - Missing connection for port 'stop'.
# ** Warning: (vsim-3722) part2.v(152): [TFMPC] - Missing connection for port 'x_mouse'.
# ** Warning: (vsim-3722) part2.v(152): [TFMPC] - Missing connection for port 'y_mouse'.
# ** Warning: (vsim-3722) part2.v(152): [TFMPC] - Missing connection for port 'mouse_click'.
# ** Warning: (vsim-3722) part2.v(152): [TFMPC] - Missing connection for port 'mouse_plot'.
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:43 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module rate_div
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 22:59:43 on Mar 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:59:44 on Mar 31,2019, Elapsed time: 0:04:23
# Errors: 0, Warnings: 8
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 22:59:44 on Mar 31,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.control
# Loading work.counter30
# Loading work.counter4
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.rate_div
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3389) part2.v(136): Port 'x_mouse' not found in the connected module (11th connection).
#    Time: 0 ps  Iteration: 0  Instance: /try/d0 File: datapath.v
# ** Error: (vsim-3389) part2.v(136): Port 'y_mouse' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /try/d0 File: datapath.v
# ** Error: (vsim-3389) part2.v(136): Port 'mouse_plot' not found in the connected module (13th connection).
#    Time: 0 ps  Iteration: 0  Instance: /try/d0 File: datapath.v
# ** Fatal: (vsim-3365) part2.v(136): Too many port connections. Expected 14, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /try/d0 File: datapath.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./proj.do PAUSED at line 5
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:00 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module rate_div
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 23:00:01 on Mar 31,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 22:59:44 on Mar 31,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.control
# Loading work.counter30
# Loading work.counter4
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.rate_div
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3389) part2.v(136): Port 'x_mouse' not found in the connected module (11th connection).
#    Time: 0 ps  Iteration: 0  Instance: /try/d0 File: datapath.v
# ** Error: (vsim-3389) part2.v(136): Port 'y_mouse' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /try/d0 File: datapath.v
# ** Error: (vsim-3389) part2.v(136): Port 'mouse_plot' not found in the connected module (13th connection).
#    Time: 0 ps  Iteration: 0  Instance: /try/d0 File: datapath.v
# ** Fatal: (vsim-3365) part2.v(136): Too many port connections. Expected 14, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /try/d0 File: datapath.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./proj.do PAUSED at line 5
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:32 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter4
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module rate_div
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 23:03:36 on Mar 31,2019, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 22:59:44 on Mar 31,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.counter4
# Loading work.control
# Loading work.counter30
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.rate_div
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:32 on Mar 31,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter4
# -- Compiling module counter17
# -- Compiling module onehot
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module rate_div
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 23:37:33 on Mar 31,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:37:34 on Mar 31,2019, Elapsed time: 0:37:50
# Errors: 8, Warnings: 2
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 23:37:34 on Mar 31,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.counter4
# Loading work.control
# Loading work.counter30
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.rate_div
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1/altsyncram_component/m_default/altsyncram_inst
