{'A': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['a', 'OR12_7', 'OR12_1', 'OR12_2']],
       'DLines': ['231:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addbaf50>]},
 'AEQB': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['a', 'b', 'a', 'b']],
          'DLines': ['185:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ad9e1810>]},
 'B': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['b', 'OR12_2', 'OR12_3', 'OR12_4']],
       'DLines': ['232:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addbc310>]},
 'C': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['c', 'OR12_1', 'OR12_3', 'OR12_5']],
       'DLines': ['233:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addbc5d0>]},
 'CEQD': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['c', 'd', 'c', 'd']],
          'DLines': ['186:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ad9e1b50>]},
 'D': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['d', 'OR12_2', 'OR12_4', 'OR12_7']],
       'DLines': ['234:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addbc890>]},
 'DISPARITY4n': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['fghjP13']],
                 'DLines': ['286:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adc8d990>]},
 'DISPARITY4p': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['fghjP31']],
                 'DLines': ['285:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adc8d850>]},
 'DISPARITY6a': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['P31', 'P22', 'disparity']],
                 'DLines': ['288:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adc8dbd0>]},
 'DISPARITY6a0': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['P13', 'disparity']],
                  'DLines': ['290:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adc8e050>]},
 'DISPARITY6a2': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['P31', 'disparity']],
                  'DLines': ['289:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adc8ddd0>]},
 'DISPARITY6b': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['e',
                            'i',
                            'DISPARITY6a0',
                            'DISPARITY6a',
                            'e',
                            'i',
                            'DISPARITY6a2']],
                 'DLines': ['292:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adc8e550>]},
 'DISPARITY6n': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['P13', 'e', 'i', 'P22', 'e', 'i']],
                 'DLines': ['283:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adc8d750>]},
 'DISPARITY6p': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['P31', 'e', 'i', 'P22', 'e', 'i']],
                 'DLines': ['282:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adc8d2d0>]},
 'E': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['e', 'OR12_5', 'OR12_6', 'OR12_7']],
       'DLines': ['235:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addbcb50>]},
 'F': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['j',
                  'f',
                  'h',
                  'g',
                  'K28p',
                  'f',
                  'j',
                  'h',
                  'g',
                  'K28p',
                  'K28p',
                  'g',
                  'h',
                  'K28p',
                  'g',
                  'h']],
       'DLines': ['244:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ad96b950>]},
 'G': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['j',
                  'f',
                  'h',
                  'g',
                  'K28p',
                  'f',
                  'j',
                  'h',
                  'g',
                  'K28p',
                  'K28p',
                  'g',
                  'h',
                  'K28p',
                  'g',
                  'h']],
       'DLines': ['246:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addc0450>]},
 'H': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['j',
                  'h',
                  'f',
                  'g',
                  'h',
                  'j',
                  'K28p',
                  'f',
                  'g',
                  'h',
                  'j',
                  'K28p',
                  'f',
                  'g',
                  'h',
                  'j',
                  'K28p',
                  'f',
                  'g',
                  'h',
                  'j',
                  'K28p',
                  'f',
                  'g',
                  'h',
                  'j',
                  'f',
                  'g',
                  'h',
                  'j']],
       'DLines': ['248:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ad97e810>]},
 'K': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['KA', 'KB', 'KC']],
       'DLines': ['207:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addb5790>]},
 'K28p': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['c', 'd', 'e', 'i']],
          'DLines': ['242:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addbce50>]},
 'KA': {'CDeps': [],
        'CLines': [],
        'Clocked': False,
        'DDeps': [['c_d_e_i', 'cn_dn_en_in']],
        'DLines': ['203:D'],
        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addc3cd0>]},
 'KB': {'CDeps': [],
        'CLines': [],
        'Clocked': False,
        'DDeps': [['P13', 'e', 'i', 'g', 'h', 'j']],
        'DLines': ['204:D'],
        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addb5150>]},
 'KC': {'CDeps': [],
        'CLines': [],
        'Clocked': False,
        'DDeps': [['P31', 'e', 'i', 'g', 'h', 'j']],
        'DLines': ['205:D'],
        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addb5610>]},
 'K_out': {'CDeps': [[[], ['reset']], [[], ['reset']]],
           'CLines': [[None, '256:C'], [None, '256:C']],
           'Clocked': True,
           'DDeps': [['K'], []],
           'DLines': ['262:D', '258:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14ad97ef50>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14ad97eb90>]},
 'OR12_1': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['P22_an_cn_eeqi', 'P13_en']],
            'DLines': ['223:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addb7fd0>]},
 'OR12_2': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['a_b_e_i', 'cn_dn_en_in', 'P31_i']],
            'DLines': ['224:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addba1d0>]},
 'OR12_3': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['P31_i', 'P22_b_c_eeqi', 'P13_d_e_i']],
            'DLines': ['225:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addba450>]},
 'OR12_4': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['P22_a_c_eeqi', 'P13_en']],
            'DLines': ['226:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addba6d0>]},
 'OR12_5': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['P13_en', 'cn_dn_en_in', 'an_bn_en_in']],
            'DLines': ['227:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addba890>]},
 'OR12_6': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['P22_an_cn_eeqi', 'P13_in']],
            'DLines': ['228:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addbab10>]},
 'OR12_7': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['P13_d_e_i', 'P22_bn_cn_eeqi']],
            'DLines': ['229:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addbad10>]},
 'P13': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['AEQB', 'c', 'd', 'CEQD', 'a', 'b']],
         'DLines': ['188:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ad9df810>]},
 'P13_d_e_i': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['P13', 'd', 'e', 'i']],
               'DLines': ['213:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addb7710>]},
 'P13_en': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['P13', 'e']],
            'DLines': ['215:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addb7c10>]},
 'P13_in': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['P13', 'i']],
            'DLines': ['214:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addb7a10>]},
 'P22': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['a', 'b', 'c', 'd', 'c', 'd', 'a', 'b', 'AEQB', 'CEQD']],
         'DLines': ['187:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ad9df2d0>]},
 'P22_a_c_eeqi': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['P22', 'a', 'c', 'eeqi']],
                  'DLines': ['197:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addc3050>]},
 'P22_an_cn_eeqi': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['P22', 'a', 'c', 'eeqi']],
                    'DLines': ['198:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addc3350>]},
 'P22_b_c_eeqi': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['P22', 'b', 'c', 'eeqi']],
                  'DLines': ['209:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addb5a10>]},
 'P22_bn_cn_eeqi': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['P22', 'b', 'c', 'eeqi']],
                    'DLines': ['210:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addb5d50>]},
 'P31': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['AEQB', 'c', 'd', 'CEQD', 'a', 'b']],
         'DLines': ['189:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ad9dfc50>]},
 'P31_i': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['P31', 'i']],
           'DLines': ['216:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addb7dd0>]},
 'a': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['tbi']],
       'DLines': ['148:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addea850>]},
 'a_b_e_i': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['a', 'b', 'e', 'i']],
             'DLines': ['212:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addb7450>]},
 'an_bn_en_in': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['a', 'b', 'e', 'i']],
                 'DLines': ['211:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addb7050>]},
 'c_d_e_i': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['c', 'd', 'e', 'i']],
             'DLines': ['201:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addc3b50>]},
 'cerr': {'CDeps': [[[], ['reset']], [[], ['reset']]],
          'CLines': [[None, '356:C'], [None, '356:C']],
          'Clocked': True,
          'DDeps': [[],
                    ['cerr1',
                     'cerr2',
                     'cerr3',
                     'cerr4',
                     'cerr5',
                     'cerr6',
                     'cerr7',
                     'cerr8',
                     'cerr9']],
          'DLines': ['357:D', '359:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14ad9f0110>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14ad9f0310>]},
 'cerr1': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['a', 'b', 'c', 'd', 'a', 'b', 'c', 'd']],
           'DLines': ['343:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adc93f50>]},
 'cerr2': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['P13', 'e', 'i']],
           'DLines': ['344:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adca9250>]},
 'cerr3': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['P31', 'e', 'i']],
           'DLines': ['345:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adca9490>]},
 'cerr4': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['f', 'g', 'h', 'j', 'f', 'g', 'h', 'j']],
           'DLines': ['346:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adca9a50>]},
 'cerr5': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['e', 'i', 'f', 'g', 'h', 'e', 'i', 'f', 'g', 'h']],
           'DLines': ['347:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ada02190>]},
 'cerr6': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['e', 'i', 'g', 'h', 'j', 'e', 'i', 'g', 'h', 'j']],
           'DLines': ['348:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ada02890>]},
 'cerr7': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['e',
                      'i',
                      'g',
                      'h',
                      'j',
                      'e',
                      'i',
                      'g',
                      'h',
                      'j',
                      'c',
                      'd',
                      'e',
                      'c',
                      'd',
                      'e']],
           'DLines': ['349:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ada02d10>]},
 'cerr8': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['P31', 'e', 'i', 'g', 'h', 'j']],
           'DLines': ['350:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ada048d0>]},
 'cerr9': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['P13', 'e', 'i', 'g', 'h', 'j']],
           'DLines': ['351:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ada04d10>]},
 'cn_dn_en_in': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['c', 'd', 'e', 'i']],
                 'DLines': ['200:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14addc3890>]},
 'coding_err': {'CDeps': [[[], ['reset']], [[], ['reset']]],
                'CLines': [[None, '403:C'], [None, '403:C']],
                'Clocked': True,
                'DDeps': [['cerr', 'zerr', 'xerr'], []],
                'DLines': ['406:D', '404:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14ad9ebad0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14ad9eb8d0>]},
 'derr1': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['disparity',
                      'DISPARITY6p',
                      'DISPARITY6n',
                      'disparity']],
           'DLines': ['301:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adc8ea90>]},
 'derr12': {'CDeps': [[[], ['reset']], [[], ['reset']]],
            'CLines': [[None, '317:C'], [None, '317:C']],
            'Clocked': True,
            'DDeps': [[], ['derr1', 'derr2']],
            'DLines': ['320:D', '329:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14adc96690>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14adc96ed0>]},
 'derr2': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['disparity', 'DISPARITY6n', 'f', 'g']],
           'DLines': ['302:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adc8edd0>]},
 'derr3': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['disparity', 'a', 'b', 'c']],
           'DLines': ['303:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adca80d0>]},
 'derr34': {'CDeps': [[[], ['reset']], [[], ['reset']]],
            'CLines': [[None, '317:C'], [None, '317:C']],
            'Clocked': True,
            'DDeps': [[], ['derr3', 'derr4']],
            'DLines': ['321:D', '330:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14adc967d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14adc930d0>]},
 'derr4': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['disparity', 'DISPARITY6n', 'DISPARITY4p']],
           'DLines': ['304:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adca8350>]},
 'derr5': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['disparity', 'DISPARITY6p', 'f', 'g']],
           'DLines': ['305:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adca8710>]},
 'derr56': {'CDeps': [[[], ['reset']], [[], ['reset']]],
            'CLines': [[None, '317:C'], [None, '317:C']],
            'Clocked': True,
            'DDeps': [[], ['derr5', 'derr6']],
            'DLines': ['322:D', '331:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14adc96910>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14adc93290>]},
 'derr6': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['disparity', 'a', 'b', 'c']],
           'DLines': ['306:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adca8ad0>]},
 'derr7': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['disparity', 'DISPARITY6p', 'DISPARITY4n']],
           'DLines': ['307:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adca8d90>]},
 'derr78': {'CDeps': [[[], ['reset']], [[], ['reset']]],
            'CLines': [[None, '317:C'], [None, '317:C']],
            'Clocked': True,
            'DDeps': [[], ['derr7', 'derr8']],
            'DLines': ['323:D', '332:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14adc96a50>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14adc93450>]},
 'derr8': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['DISPARITY6p',
                      'DISPARITY4p',
                      'DISPARITY6n',
                      'DISPARITY4n']],
           'DLines': ['308:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adca8e90>]},
 'disparity': {'CDeps': [[[], ['reset']], [[], ['reset']]],
               'CLines': [[None, '317:C'], [None, '317:C']],
               'Clocked': True,
               'DDeps': [[], ['fghjP31', 'DISPARITY6b', 'fghj22']],
               'DLines': ['319:D', '327:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14adc96550>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14adc96d10>]},
 'disparity_err': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['derr12', 'derr34', 'derr56', 'derr78']],
                   'DLines': ['335:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14adc935d0>]},
 'ebi': {'CDeps': [[[], ['reset']], [[], ['reset']]],
         'CLines': [[None, '256:C'], [None, '256:C']],
         'Clocked': True,
         'DDeps': [['H', 'G', 'F', 'E', 'D', 'C', 'B', 'A'], []],
         'DLines': ['262:D', '258:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14ad98b3d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14ad97ed90>]},
 'eeqi': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['e', 'i']],
          'DLines': ['195:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ad9dfdd0>]},
 'feqg': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['f', 'g', 'f', 'g']],
          'DLines': ['275:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ad98ba90>]},
 'fghj22': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['f',
                       'g',
                       'h',
                       'j',
                       'f',
                       'g',
                       'h',
                       'j',
                       'feqg',
                       'heqj']],
            'DLines': ['280:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ad9a9ed0>]},
 'fghjP13': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['feqg', 'h', 'j', 'heqj', 'f', 'g']],
             'DLines': ['278:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ad9a9350>]},
 'fghjP31': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['feqg', 'h', 'j', 'heqj', 'f', 'g']],
             'DLines': ['279:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ad9a9790>]},
 'heqj': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['h', 'j', 'h', 'j']],
          'DLines': ['276:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ad98bdd0>]},
 'xerr': {'CDeps': [[[], ['reset']], [[], ['reset']]],
          'CLines': [[None, '393:C'], [None, '393:C']],
          'Clocked': True,
          'DDeps': [[], ['xerr1', 'xerr2', 'xerr3', 'xerr4']],
          'DLines': ['394:D', '396:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14ad9eb2d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14ad9eb4d0>]},
 'xerr1': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['a', 'b', 'c', 'e', 'i', 'f', 'g', 'fghjP13']],
           'DLines': ['387:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ada0ee90>]},
 'xerr2': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['a', 'b', 'c', 'e', 'i', 'f', 'g', 'fghjP31']],
           'DLines': ['388:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ada22490>]},
 'xerr3': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['c', 'd', 'e', 'i', 'f', 'g', 'h']],
           'DLines': ['389:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ada22a10>]},
 'xerr4': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['c', 'd', 'e', 'i', 'f', 'g', 'h']],
           'DLines': ['390:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ada22f50>]},
 'zerr': {'CDeps': [[[], ['reset']], [[], ['reset']]],
          'CLines': [[None, '374:C'], [None, '374:C']],
          'Clocked': True,
          'DDeps': [[], ['zerr1', 'zerr2', 'zerr3']],
          'DLines': ['375:D', '377:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14ada0e590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f14ada0e790>]},
 'zerr1': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['DISPARITY6p',
                      'DISPARITY4p',
                      'DISPARITY6n',
                      'DISPARITY4n']],
           'DLines': ['367:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ad9f0850>]},
 'zerr2': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['f', 'g', 'h', 'j', 'DISPARITY6p']],
           'DLines': ['368:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ad9f0dd0>]},
 'zerr3': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['f', 'g', 'h', 'j', 'DISPARITY6n']],
           'DLines': ['369:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f14ada0e1d0>]}}
