

================================================================
== Vitis HLS Report for 'input_loader_ds1_res1_1'
================================================================
* Date:           Fri Sep 15 01:39:13 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      778|      778|  2.591 us|  2.591 us|  778|  778|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                         |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_input_loader_ds1_res1_1_Pipeline_l_loader_j_fu_1084  |input_loader_ds1_res1_1_Pipeline_l_loader_j  |      776|      776|  2.584 us|  2.584 us|  776|  776|       no|
        +---------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|     4201|    49793|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       83|    -|
|Register             |        -|     -|      523|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    48|     4724|    49878|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       11|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |                         Instance                        |                    Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |grp_input_loader_ds1_res1_1_Pipeline_l_loader_j_fu_1084  |input_loader_ds1_res1_1_Pipeline_l_loader_j  |        0|  48|  4201|  7953|    0|
    |mux_4979_32_1_1_U16755                                   |mux_4979_32_1_1                              |        0|   0|     0|  2615|    0|
    |mux_4979_32_1_1_U16756                                   |mux_4979_32_1_1                              |        0|   0|     0|  2615|    0|
    |mux_4979_32_1_1_U16757                                   |mux_4979_32_1_1                              |        0|   0|     0|  2615|    0|
    |mux_4979_32_1_1_U16758                                   |mux_4979_32_1_1                              |        0|   0|     0|  2615|    0|
    |mux_4979_32_1_1_U16759                                   |mux_4979_32_1_1                              |        0|   0|     0|  2615|    0|
    |mux_4979_32_1_1_U16760                                   |mux_4979_32_1_1                              |        0|   0|     0|  2615|    0|
    |mux_4979_32_1_1_U16761                                   |mux_4979_32_1_1                              |        0|   0|     0|  2615|    0|
    |mux_4979_32_1_1_U16762                                   |mux_4979_32_1_1                              |        0|   0|     0|  2615|    0|
    |mux_4979_32_1_1_U16763                                   |mux_4979_32_1_1                              |        0|   0|     0|  2615|    0|
    |mux_4979_32_1_1_U16764                                   |mux_4979_32_1_1                              |        0|   0|     0|  2615|    0|
    |mux_4979_32_1_1_U16765                                   |mux_4979_32_1_1                              |        0|   0|     0|  2615|    0|
    |mux_4979_32_1_1_U16766                                   |mux_4979_32_1_1                              |        0|   0|     0|  2615|    0|
    |mux_4979_32_1_1_U16767                                   |mux_4979_32_1_1                              |        0|   0|     0|  2615|    0|
    |mux_4979_32_1_1_U16768                                   |mux_4979_32_1_1                              |        0|   0|     0|  2615|    0|
    |mux_4979_32_1_1_U16769                                   |mux_4979_32_1_1                              |        0|   0|     0|  2615|    0|
    |mux_4979_32_1_1_U16770                                   |mux_4979_32_1_1                              |        0|   0|     0|  2615|    0|
    +---------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |Total                                                    |                                             |        0|  48|  4201| 49793|    0|
    +---------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  20|          4|    1|          4|
    |ap_done          |   9|          2|    1|          2|
    |inp_ds19_write   |   9|          2|    1|          2|
    |inp_res18_write  |   9|          2|    1|          2|
    |outp_ln07_read   |   9|          2|    1|          2|
    |ps_id_blk_n      |   9|          2|    1|          2|
    |ps_id_c3_blk_n   |   9|          2|    1|          2|
    |real_start       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  83|         18|    8|         18|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |   3|   0|    3|          0|
    |ap_done_reg                                                           |   1|   0|    1|          0|
    |grp_input_loader_ds1_res1_1_Pipeline_l_loader_j_fu_1084_ap_start_reg  |   1|   0|    1|          0|
    |ps_id_read_reg_17133                                                  |   5|   0|    5|          0|
    |start_once_reg                                                        |   1|   0|    1|          0|
    |tmp_42_i_reg_17148                                                    |  32|   0|   32|          0|
    |tmp_43_i_reg_17153                                                    |  32|   0|   32|          0|
    |tmp_44_i_reg_17158                                                    |  32|   0|   32|          0|
    |tmp_45_i_reg_17163                                                    |  32|   0|   32|          0|
    |tmp_46_i_reg_17168                                                    |  32|   0|   32|          0|
    |tmp_47_i_reg_17173                                                    |  32|   0|   32|          0|
    |tmp_48_i_reg_17178                                                    |  32|   0|   32|          0|
    |tmp_49_i_reg_17183                                                    |  32|   0|   32|          0|
    |tmp_50_i_reg_17188                                                    |  32|   0|   32|          0|
    |tmp_51_i_reg_17193                                                    |  32|   0|   32|          0|
    |tmp_52_i_reg_17198                                                    |  32|   0|   32|          0|
    |tmp_53_i_reg_17203                                                    |  32|   0|   32|          0|
    |tmp_54_i_reg_17208                                                    |  32|   0|   32|          0|
    |tmp_55_i_reg_17213                                                    |  32|   0|   32|          0|
    |tmp_i_3537_reg_17143                                                  |  32|   0|   32|          0|
    |tmp_i_reg_17138                                                       |  32|   0|   32|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 | 523|   0|  523|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|outp_ln07_dout            |   in|  512|     ap_fifo|                outp_ln07|       pointer|
|outp_ln07_num_data_valid  |   in|    3|     ap_fifo|                outp_ln07|       pointer|
|outp_ln07_fifo_cap        |   in|    3|     ap_fifo|                outp_ln07|       pointer|
|outp_ln07_empty_n         |   in|    1|     ap_fifo|                outp_ln07|       pointer|
|outp_ln07_read            |  out|    1|     ap_fifo|                outp_ln07|       pointer|
|inp_res18_din             |  out|  512|     ap_fifo|                inp_res18|       pointer|
|inp_res18_num_data_valid  |   in|   11|     ap_fifo|                inp_res18|       pointer|
|inp_res18_fifo_cap        |   in|   11|     ap_fifo|                inp_res18|       pointer|
|inp_res18_full_n          |   in|    1|     ap_fifo|                inp_res18|       pointer|
|inp_res18_write           |  out|    1|     ap_fifo|                inp_res18|       pointer|
|inp_ds19_din              |  out|  128|     ap_fifo|                 inp_ds19|       pointer|
|inp_ds19_num_data_valid   |   in|    3|     ap_fifo|                 inp_ds19|       pointer|
|inp_ds19_fifo_cap         |   in|    3|     ap_fifo|                 inp_ds19|       pointer|
|inp_ds19_full_n           |   in|    1|     ap_fifo|                 inp_ds19|       pointer|
|inp_ds19_write            |  out|    1|     ap_fifo|                 inp_ds19|       pointer|
|ps_id_dout                |   in|    5|     ap_fifo|                    ps_id|       pointer|
|ps_id_num_data_valid      |   in|    3|     ap_fifo|                    ps_id|       pointer|
|ps_id_fifo_cap            |   in|    3|     ap_fifo|                    ps_id|       pointer|
|ps_id_empty_n             |   in|    1|     ap_fifo|                    ps_id|       pointer|
|ps_id_read                |  out|    1|     ap_fifo|                    ps_id|       pointer|
|ps_id_c3_din              |  out|    5|     ap_fifo|                 ps_id_c3|       pointer|
|ps_id_c3_num_data_valid   |   in|    2|     ap_fifo|                 ps_id_c3|       pointer|
|ps_id_c3_fifo_cap         |   in|    2|     ap_fifo|                 ps_id_c3|       pointer|
|ps_id_c3_full_n           |   in|    1|     ap_fifo|                 ps_id_c3|       pointer|
|ps_id_c3_write            |  out|    1|     ap_fifo|                 ps_id_c3|       pointer|
+--------------------------+-----+-----+------------+-------------------------+--------------+

