<profile>

<section name = "Vivado HLS Report for 'inverse_img'" level="0">
<item name = "Date">Fri May 31 13:35:32 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">hw_inverser</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">676801, 676801, 676802, 676802, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="Loop_1_proc_U0">Loop_1_proc, 676801, 676801, 676801, 676801, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 859, 1173</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Loop_1_proc_U0">Loop_1_proc, 0, 0, 199, 305</column>
<column name="inverse_img_D_BUS_m_axi_U">inverse_img_D_BUS_m_axi, 2, 0, 548, 700</column>
<column name="inverse_img_D_BUS_s_axi_U">inverse_img_D_BUS_s_axi, 0, 0, 112, 168</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_D_BUS_AWVALID">in, 1, s_axi, D_BUS, scalar</column>
<column name="s_axi_D_BUS_AWREADY">out, 1, s_axi, D_BUS, scalar</column>
<column name="s_axi_D_BUS_AWADDR">in, 5, s_axi, D_BUS, scalar</column>
<column name="s_axi_D_BUS_WVALID">in, 1, s_axi, D_BUS, scalar</column>
<column name="s_axi_D_BUS_WREADY">out, 1, s_axi, D_BUS, scalar</column>
<column name="s_axi_D_BUS_WDATA">in, 32, s_axi, D_BUS, scalar</column>
<column name="s_axi_D_BUS_WSTRB">in, 4, s_axi, D_BUS, scalar</column>
<column name="s_axi_D_BUS_ARVALID">in, 1, s_axi, D_BUS, scalar</column>
<column name="s_axi_D_BUS_ARREADY">out, 1, s_axi, D_BUS, scalar</column>
<column name="s_axi_D_BUS_ARADDR">in, 5, s_axi, D_BUS, scalar</column>
<column name="s_axi_D_BUS_RVALID">out, 1, s_axi, D_BUS, scalar</column>
<column name="s_axi_D_BUS_RREADY">in, 1, s_axi, D_BUS, scalar</column>
<column name="s_axi_D_BUS_RDATA">out, 32, s_axi, D_BUS, scalar</column>
<column name="s_axi_D_BUS_RRESP">out, 2, s_axi, D_BUS, scalar</column>
<column name="s_axi_D_BUS_BVALID">out, 1, s_axi, D_BUS, scalar</column>
<column name="s_axi_D_BUS_BREADY">in, 1, s_axi, D_BUS, scalar</column>
<column name="s_axi_D_BUS_BRESP">out, 2, s_axi, D_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, inverse_img, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, inverse_img, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, inverse_img, return value</column>
<column name="m_axi_D_BUS_AWVALID">out, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_AWREADY">in, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_AWADDR">out, 32, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_AWID">out, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_AWLEN">out, 8, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_AWSIZE">out, 3, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_AWBURST">out, 2, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_AWLOCK">out, 2, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_AWCACHE">out, 4, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_AWPROT">out, 3, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_AWQOS">out, 4, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_AWREGION">out, 4, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_AWUSER">out, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_WVALID">out, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_WREADY">in, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_WDATA">out, 32, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_WSTRB">out, 4, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_WLAST">out, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_WID">out, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_WUSER">out, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_ARVALID">out, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_ARREADY">in, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_ARADDR">out, 32, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_ARID">out, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_ARLEN">out, 8, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_ARSIZE">out, 3, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_ARBURST">out, 2, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_ARLOCK">out, 2, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_ARCACHE">out, 4, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_ARPROT">out, 3, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_ARQOS">out, 4, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_ARREGION">out, 4, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_ARUSER">out, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_RVALID">in, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_RREADY">out, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_RDATA">in, 32, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_RLAST">in, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_RID">in, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_RUSER">in, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_RRESP">in, 2, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_BVALID">in, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_BREADY">out, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_BRESP">in, 2, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_BID">in, 1, m_axi, D_BUS, pointer</column>
<column name="m_axi_D_BUS_BUSER">in, 1, m_axi, D_BUS, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">1.00</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'img_out', hw_inverser/inv.cpp:3">read, 1.00, 1.00, -, -, -, s_axi, read, &apos;img_out&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
