============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.20-p003_1
  Generated on:           May 18 2024  07:25:31 pm
  Module:                 mMIPS_system
  Library domain:         cadence45_wc_HV_lib
    Domain index:         0
    Technology libraries: slow_vdd1v2 1.0
                          slow_vdd1v2_extvdd1v0 $Revision: 1.1 $
                          slow_vdd1v2_extvdd1v2 $Revision: 1.1 $
                          MEM1_256X32 1.1
                          physical_cells 
  Library domain:         cadence45_wc_LV_lib
    Domain index:         1
    Technology libraries: slow_vdd1v0 1.0
                          slow_vdd1v0_extvdd1v2 $Revision: 1.1 $
                          slow_vdd1v0_extvdd1v0 $Revision: 1.1 $
                          MEM1_256X32 1.1
                          physical_cells 
    Operating conditions: PVT_1P08V_125C 
    Operating conditions: PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

	Timing
	------

 Slack      Endpoint    Cost Group 
----------------------------------------
 -608ps imem/u_mem/A[3] C2C        


	Area
	----

  Instance   Module  Cell Count  Cell Area  Net Area   Total Area 
------------------------------------------------------------------
mMIPS_system              15572 151915.087 19177.174   171092.261 

	Design Rule Check
	-----------------

Max_transition design rule (violation total = 95)
Worst violator:
Pin             Slew (ps)           Max     Violation
-------------------------------------------------------
g98179/Y              328           280            48

Max_capacitance design rule: no violations.



