@inproceedings{northrop2011design,
  title={Design technology co-optimization in technology definition for 22nm and beyond},
  author={Northrop, Greg},
  booktitle={VLSI Technology (VLSIT), 2011 Symposium on},
  pages={112--113},
  year={2011},
  organization={IEEE}
}
@misc{rashed2013semiconductor,
  title={Semiconductor device with transistor local interconnects},
  author={Rashed, Mahbub and Soss, Steven and Kye, Jongwook and Lin, Irene Y and Gullette, James Benjamin and Nguyen, Chinh and Kim, Jeff and Tarabbia, Marc and Ma, Yuansheng and Deng, Yunfei and others},
  year={2013},
  month=nov # "~12",
  publisher={Google Patents},
  note={US Patent 8,581,348}
}
@inproceedings{du2014optimization,
  title={Optimization of standard cell based detailed placement for 16 nm FinFET process},
  author={Du, Yuelin and Wong, Martin DF},
  booktitle={Proceedings of the conference on Design, Automation \& Test in Europe},
  pages={357},
  year={2014},
  organization={European Design and Automation Association}
}
