
NSGV1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b06c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  0800b200  0800b200  0001b200  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b65c  0800b65c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800b65c  0800b65c  0001b65c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b664  0800b664  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b664  0800b664  0001b664  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b668  0800b668  0001b668  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800b66c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          0000034c  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000528  20000528  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019a53  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032da  00000000  00000000  00039c5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001768  00000000  00000000  0003cf40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001638  00000000  00000000  0003e6a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023508  00000000  00000000  0003fce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a653  00000000  00000000  000631e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d67bf  00000000  00000000  0007d83b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00153ffa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000075a4  00000000  00000000  0015404c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b1e4 	.word	0x0800b1e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800b1e4 	.word	0x0800b1e4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <main>:
void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan);
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan);


int main(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b0ba      	sub	sp, #232	; 0xe8
 8000eb0:	af02      	add	r7, sp, #8
	AD7193_t volsen1,volsen2,volsen3;
	uint8_t volid1, volid2, volid3;
	uint16_t vbus=0, vshunt=0, current=0;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	f8a7 30de 	strh.w	r3, [r7, #222]	; 0xde
 8000eb8:	2300      	movs	r3, #0
 8000eba:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
	INA219_t ina1, ina2;
	uint8_t mem=0;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	f887 30d9 	strb.w	r3, [r7, #217]	; 0xd9
	char msg[100];
	CAN_TxHeaderTypeDef TxHeader={0};
 8000eca:	f107 031c 	add.w	r3, r7, #28
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	605a      	str	r2, [r3, #4]
 8000ed4:	609a      	str	r2, [r3, #8]
 8000ed6:	60da      	str	r2, [r3, #12]
 8000ed8:	611a      	str	r2, [r3, #16]
 8000eda:	615a      	str	r2, [r3, #20]
	TxHeader.DLC = 5;
 8000edc:	2305      	movs	r3, #5
 8000ede:	62fb      	str	r3, [r7, #44]	; 0x2c
	TxHeader.StdId = 0x6A4;
 8000ee0:	f240 63a4 	movw	r3, #1700	; 0x6a4
 8000ee4:	61fb      	str	r3, [r7, #28]
	TxHeader.IDE   = CAN_ID_STD;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	627b      	str	r3, [r7, #36]	; 0x24
	TxHeader.RTR = CAN_RTR_DATA;
 8000eea:	2300      	movs	r3, #0
 8000eec:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t TxMailbox;
	uint16_t PIN_LED = PINC_RLED|PINC_GLED|PINC_BLED|PINC_YLED, year=0;
 8000eee:	231e      	movs	r3, #30
 8000ef0:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
	uint32_t vmon=0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	float freq[3]={0}, duty_cycle[3]={0};
 8000f00:	f107 0310 	add.w	r3, r7, #16
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	1d3b      	adds	r3, r7, #4
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
 8000f12:	605a      	str	r2, [r3, #4]
 8000f14:	609a      	str	r2, [r3, #8]
   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000f16:	f001 fce7 	bl	80028e8 <HAL_Init>
	/* Configure the system clock */
	SystemClock_Config();
 8000f1a:	f000 fa03 	bl	8001324 <SystemClock_Config>
	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f1e:	f000 fcf3 	bl	8001908 <MX_GPIO_Init>
	MX_CAN1_Init();
 8000f22:	f000 fc03 	bl	800172c <MX_CAN1_Init>
	MX_SPI1_Init();
 8000f26:	f000 fc65 	bl	80017f4 <MX_SPI1_Init>
	MX_ADC1_Init();
 8000f2a:	f000 fbad 	bl	8001688 <MX_ADC1_Init>
	MX_I2C2_Init();
 8000f2e:	f000 fc33 	bl	8001798 <MX_I2C2_Init>
	MX_USART1_UART_Init();
 8000f32:	f000 fc95 	bl	8001860 <MX_USART1_UART_Init>
	MX_USART3_UART_Init();
 8000f36:	f000 fcbd 	bl	80018b4 <MX_USART3_UART_Init>
	MX_TIM2_Init();
 8000f3a:	f000 fa63 	bl	8001404 <MX_TIM2_Init>
	MX_TIM5_Init();
 8000f3e:	f000 facb 	bl	80014d8 <MX_TIM5_Init>
	MX_TIM9_Init();
 8000f42:	f000 fb35 	bl	80015b0 <MX_TIM9_Init>
	DS3231_Init(&hi2c2);
 8000f46:	4854      	ldr	r0, [pc, #336]	; (8001098 <main+0x1ec>)
 8000f48:	f001 fab6 	bl	80024b8 <DS3231_Init>
	DS3231_SetFullTime(15, 25, 30);
 8000f4c:	221e      	movs	r2, #30
 8000f4e:	2119      	movs	r1, #25
 8000f50:	200f      	movs	r0, #15
 8000f52:	f001 fc5a 	bl	800280a <DS3231_SetFullTime>
	DS3231_SetFullDate(29, 9, 4, 2022);
 8000f56:	f240 73e6 	movw	r3, #2022	; 0x7e6
 8000f5a:	2204      	movs	r2, #4
 8000f5c:	2109      	movs	r1, #9
 8000f5e:	201d      	movs	r0, #29
 8000f60:	f001 fc6c 	bl	800283c <DS3231_SetFullDate>
	CAN_Filter_Config();
 8000f64:	f000 f9b8 	bl	80012d8 <CAN_Filter_Config>
	while(!INA219_Init(&ina1, &hi2c2, INA219_ADDRESS));
 8000f68:	bf00      	nop
 8000f6a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000f6e:	2240      	movs	r2, #64	; 0x40
 8000f70:	4949      	ldr	r1, [pc, #292]	; (8001098 <main+0x1ec>)
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 fa6e 	bl	8002454 <INA219_Init>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d0f5      	beq.n	8000f6a <main+0xbe>
	while(!INA219_Init(&ina2, &hi2c2, INA219_ADDRESS+1));
 8000f7e:	bf00      	nop
 8000f80:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000f84:	2241      	movs	r2, #65	; 0x41
 8000f86:	4944      	ldr	r1, [pc, #272]	; (8001098 <main+0x1ec>)
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f001 fa63 	bl	8002454 <INA219_Init>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d0f5      	beq.n	8000f80 <main+0xd4>
	M24C32_Init(&hi2c2);
 8000f94:	4840      	ldr	r0, [pc, #256]	; (8001098 <main+0x1ec>)
 8000f96:	f001 fc97 	bl	80028c8 <M24C32_Init>
	AD7193_Init(&volsen1, &hspi1, GPIOC, PINC_SPI_SSA);
 8000f9a:	f107 00c0 	add.w	r0, r7, #192	; 0xc0
 8000f9e:	2320      	movs	r3, #32
 8000fa0:	4a3e      	ldr	r2, [pc, #248]	; (800109c <main+0x1f0>)
 8000fa2:	493f      	ldr	r1, [pc, #252]	; (80010a0 <main+0x1f4>)
 8000fa4:	f001 f987 	bl	80022b6 <AD7193_Init>
	AD7193_Init(&volsen2, &hspi1, GPIOC, PINC_SPI_SSB);
 8000fa8:	f107 00b4 	add.w	r0, r7, #180	; 0xb4
 8000fac:	2340      	movs	r3, #64	; 0x40
 8000fae:	4a3b      	ldr	r2, [pc, #236]	; (800109c <main+0x1f0>)
 8000fb0:	493b      	ldr	r1, [pc, #236]	; (80010a0 <main+0x1f4>)
 8000fb2:	f001 f980 	bl	80022b6 <AD7193_Init>
	AD7193_Init(&volsen3, &hspi1, GPIOC, PINC_SPI_SSV);
 8000fb6:	f107 00a8 	add.w	r0, r7, #168	; 0xa8
 8000fba:	2380      	movs	r3, #128	; 0x80
 8000fbc:	4a37      	ldr	r2, [pc, #220]	; (800109c <main+0x1f0>)
 8000fbe:	4938      	ldr	r1, [pc, #224]	; (80010a0 <main+0x1f4>)
 8000fc0:	f001 f979 	bl	80022b6 <AD7193_Init>

	HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_1);
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	4837      	ldr	r0, [pc, #220]	; (80010a4 <main+0x1f8>)
 8000fc8:	f005 ff9e 	bl	8006f08 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_2);
 8000fcc:	2104      	movs	r1, #4
 8000fce:	4835      	ldr	r0, [pc, #212]	; (80010a4 <main+0x1f8>)
 8000fd0:	f005 ff9a 	bl	8006f08 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim5,TIM_CHANNEL_1);
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4834      	ldr	r0, [pc, #208]	; (80010a8 <main+0x1fc>)
 8000fd8:	f005 ff96 	bl	8006f08 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim5,TIM_CHANNEL_2);
 8000fdc:	2104      	movs	r1, #4
 8000fde:	4832      	ldr	r0, [pc, #200]	; (80010a8 <main+0x1fc>)
 8000fe0:	f005 ff92 	bl	8006f08 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim9,TIM_CHANNEL_1);
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4831      	ldr	r0, [pc, #196]	; (80010ac <main+0x200>)
 8000fe8:	f005 ff8e 	bl	8006f08 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim9,TIM_CHANNEL_2);
 8000fec:	2104      	movs	r1, #4
 8000fee:	482f      	ldr	r0, [pc, #188]	; (80010ac <main+0x200>)
 8000ff0:	f005 ff8a 	bl	8006f08 <HAL_TIM_IC_Start_IT>

	HAL_ADC_Start_IT(&hadc1);
 8000ff4:	482e      	ldr	r0, [pc, #184]	; (80010b0 <main+0x204>)
 8000ff6:	f001 fd51 	bl	8002a9c <HAL_ADC_Start_IT>

	uart= huart1;
 8000ffa:	4a2e      	ldr	r2, [pc, #184]	; (80010b4 <main+0x208>)
 8000ffc:	4b2e      	ldr	r3, [pc, #184]	; (80010b8 <main+0x20c>)
 8000ffe:	4610      	mov	r0, r2
 8001000:	4619      	mov	r1, r3
 8001002:	2344      	movs	r3, #68	; 0x44
 8001004:	461a      	mov	r2, r3
 8001006:	f007 fa01 	bl	800840c <memcpy>
//	}

	while (1)
	{
//		LED Toggle
		if (beat==1)
 800100a:	4b2c      	ldr	r3, [pc, #176]	; (80010bc <main+0x210>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	2b01      	cmp	r3, #1
 8001010:	d107      	bne.n	8001022 <main+0x176>
		{
			beat=0;
 8001012:	4b2a      	ldr	r3, [pc, #168]	; (80010bc <main+0x210>)
 8001014:	2200      	movs	r2, #0
 8001016:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOC,PINC_HEART);
 8001018:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800101c:	481f      	ldr	r0, [pc, #124]	; (800109c <main+0x1f0>)
 800101e:	f003 f956 	bl	80042ce <HAL_GPIO_TogglePin>
//		memset(msg,0,sizeof(msg));
//		sprintf(msg,"Memory 0x1:  %d  ", mem);
//		dmsg(msg);
//		AD7193
//		AD7193_Reset(&volsen1);
		volid1= AD7193_GetRegValue(&volsen1,4, 1);
 8001022:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001026:	2201      	movs	r2, #1
 8001028:	2104      	movs	r1, #4
 800102a:	4618      	mov	r0, r3
 800102c:	f001 f959 	bl	80022e2 <AD7193_GetRegValue>
 8001030:	4603      	mov	r3, r0
 8001032:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
//		HAL_Delay(10);
//		AD7193_Reset(&volsen2);
		volid2= AD7193_GetRegValue(&volsen2,4, 1);
 8001036:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800103a:	2201      	movs	r2, #1
 800103c:	2104      	movs	r1, #4
 800103e:	4618      	mov	r0, r3
 8001040:	f001 f94f 	bl	80022e2 <AD7193_GetRegValue>
 8001044:	4603      	mov	r3, r0
 8001046:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
//		HAL_Delay(10);
//		AD7193_Reset(&volsen3);
		volid3= AD7193_GetRegValue(&volsen3,4, 1);
 800104a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800104e:	2201      	movs	r2, #1
 8001050:	2104      	movs	r1, #4
 8001052:	4618      	mov	r0, r3
 8001054:	f001 f945 	bl	80022e2 <AD7193_GetRegValue>
 8001058:	4603      	mov	r3, r0
 800105a:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
//		HAL_Delay(10);
		memset(msg,0,sizeof(msg));
 800105e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001062:	2264      	movs	r2, #100	; 0x64
 8001064:	2100      	movs	r1, #0
 8001066:	4618      	mov	r0, r3
 8001068:	f007 f9de 	bl	8008428 <memset>
		sprintf(msg,"AD7193:  %d  %d  %d", volid1, volid2, volid3);
 800106c:	f897 20cf 	ldrb.w	r2, [r7, #207]	; 0xcf
 8001070:	f897 10ce 	ldrb.w	r1, [r7, #206]	; 0xce
 8001074:	f897 30cd 	ldrb.w	r3, [r7, #205]	; 0xcd
 8001078:	f107 0034 	add.w	r0, r7, #52	; 0x34
 800107c:	9300      	str	r3, [sp, #0]
 800107e:	460b      	mov	r3, r1
 8001080:	490f      	ldr	r1, [pc, #60]	; (80010c0 <main+0x214>)
 8001082:	f007 ff33 	bl	8008eec <siprintf>
		dmsg(msg);
 8001086:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800108a:	4618      	mov	r0, r3
 800108c:	f000 f8f2 	bl	8001274 <dmsg>
		HAL_Delay(10);
 8001090:	200a      	movs	r0, #10
 8001092:	f001 fc9b 	bl	80029cc <HAL_Delay>
		if (beat==1)
 8001096:	e7b8      	b.n	800100a <main+0x15e>
 8001098:	20000268 	.word	0x20000268
 800109c:	40020800 	.word	0x40020800
 80010a0:	200002bc 	.word	0x200002bc
 80010a4:	2000039c 	.word	0x2000039c
 80010a8:	200003e4 	.word	0x200003e4
 80010ac:	2000042c 	.word	0x2000042c
 80010b0:	200001f8 	.word	0x200001f8
 80010b4:	20000498 	.word	0x20000498
 80010b8:	20000314 	.word	0x20000314
 80010bc:	20000493 	.word	0x20000493
 80010c0:	0800b200 	.word	0x0800b200

080010c4 <HAL_CAN_TxMailbox0CompleteCallback>:
	}
	return 0;
}

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
	dmsg("CAN Transmitted Mailbox 0");
 80010cc:	4803      	ldr	r0, [pc, #12]	; (80010dc <HAL_CAN_TxMailbox0CompleteCallback+0x18>)
 80010ce:	f000 f8d1 	bl	8001274 <dmsg>

}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	0800b214 	.word	0x0800b214

080010e0 <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
	dmsg("CAN Transmitted Mailbox 1");
 80010e8:	4803      	ldr	r0, [pc, #12]	; (80010f8 <HAL_CAN_TxMailbox1CompleteCallback+0x18>)
 80010ea:	f000 f8c3 	bl	8001274 <dmsg>
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	0800b230 	.word	0x0800b230

080010fc <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
	dmsg("CAN Transmitted Mailbox 2");
 8001104:	4803      	ldr	r0, [pc, #12]	; (8001114 <HAL_CAN_TxMailbox2CompleteCallback+0x18>)
 8001106:	f000 f8b5 	bl	8001274 <dmsg>
}
 800110a:	bf00      	nop
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	0800b24c 	.word	0x0800b24c

08001118 <HAL_CAN_RxFifo0MsgPendingCallback>:

 void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
	if(HAL_CAN_GetRxMessage(hcan,CAN_RX_FIFO0,&RxHeader,can_msg) != HAL_OK)
 8001120:	4b07      	ldr	r3, [pc, #28]	; (8001140 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 8001122:	4a08      	ldr	r2, [pc, #32]	; (8001144 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8001124:	2100      	movs	r1, #0
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f002 fabe 	bl	80036a8 <HAL_CAN_GetRxMessage>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
	{
		Error_Handler();
 8001132:	f000 fc7b 	bl	8001a2c <Error_Handler>
	}
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	200004f8 	.word	0x200004f8
 8001144:	200004dc 	.word	0x200004dc

08001148 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
	adc_update=1;
 8001150:	4b04      	ldr	r3, [pc, #16]	; (8001164 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001152:	2201      	movs	r2, #1
 8001154:	701a      	strb	r2, [r3, #0]
}
 8001156:	bf00      	nop
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	20000494 	.word	0x20000494

08001168 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001178:	d119      	bne.n	80011ae <HAL_TIM_IC_CaptureCallback+0x46>
	{
		if(htim->Channel==HAL_TIM_ACTIVE_CHANNEL_1)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	7f1b      	ldrb	r3, [r3, #28]
 800117e:	2b01      	cmp	r3, #1
 8001180:	d152      	bne.n	8001228 <HAL_TIM_IC_CaptureCallback+0xc0>
		{
			tim_capture[2][0]= HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001182:	2100      	movs	r1, #0
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f006 f9cd 	bl	8007524 <HAL_TIM_ReadCapturedValue>
 800118a:	4603      	mov	r3, r0
 800118c:	4a28      	ldr	r2, [pc, #160]	; (8001230 <HAL_TIM_IC_CaptureCallback+0xc8>)
 800118e:	6113      	str	r3, [r2, #16]
			if (tim_capture[2][0]!= 0)
 8001190:	4b27      	ldr	r3, [pc, #156]	; (8001230 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8001192:	691b      	ldr	r3, [r3, #16]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d047      	beq.n	8001228 <HAL_TIM_IC_CaptureCallback+0xc0>
			{
				tim_capture[2][1]= HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001198:	2104      	movs	r1, #4
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f006 f9c2 	bl	8007524 <HAL_TIM_ReadCapturedValue>
 80011a0:	4603      	mov	r3, r0
 80011a2:	4a23      	ldr	r2, [pc, #140]	; (8001230 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80011a4:	6153      	str	r3, [r2, #20]
				freq_update[2]=1;
 80011a6:	4b23      	ldr	r3, [pc, #140]	; (8001234 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80011a8:	2201      	movs	r2, #1
 80011aa:	709a      	strb	r2, [r3, #2]
				tim_capture[0][1]= HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
				freq_update[0]=1;
			}
		}
	}
}
 80011ac:	e03c      	b.n	8001228 <HAL_TIM_IC_CaptureCallback+0xc0>
	else if(htim->Instance==TIM5)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4a21      	ldr	r2, [pc, #132]	; (8001238 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d119      	bne.n	80011ec <HAL_TIM_IC_CaptureCallback+0x84>
		if(htim->Channel==HAL_TIM_ACTIVE_CHANNEL_2)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	7f1b      	ldrb	r3, [r3, #28]
 80011bc:	2b02      	cmp	r3, #2
 80011be:	d133      	bne.n	8001228 <HAL_TIM_IC_CaptureCallback+0xc0>
			tim_capture[1][0]= HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80011c0:	2104      	movs	r1, #4
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f006 f9ae 	bl	8007524 <HAL_TIM_ReadCapturedValue>
 80011c8:	4603      	mov	r3, r0
 80011ca:	4a19      	ldr	r2, [pc, #100]	; (8001230 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80011cc:	6093      	str	r3, [r2, #8]
			if (tim_capture[1][0]!= 0)
 80011ce:	4b18      	ldr	r3, [pc, #96]	; (8001230 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d028      	beq.n	8001228 <HAL_TIM_IC_CaptureCallback+0xc0>
				tim_capture[1][1]= HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80011d6:	2100      	movs	r1, #0
 80011d8:	6878      	ldr	r0, [r7, #4]
 80011da:	f006 f9a3 	bl	8007524 <HAL_TIM_ReadCapturedValue>
 80011de:	4603      	mov	r3, r0
 80011e0:	4a13      	ldr	r2, [pc, #76]	; (8001230 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80011e2:	60d3      	str	r3, [r2, #12]
				freq_update[1]=1;
 80011e4:	4b13      	ldr	r3, [pc, #76]	; (8001234 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80011e6:	2201      	movs	r2, #1
 80011e8:	705a      	strb	r2, [r3, #1]
}
 80011ea:	e01d      	b.n	8001228 <HAL_TIM_IC_CaptureCallback+0xc0>
	else if(htim->Instance==TIM9)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a12      	ldr	r2, [pc, #72]	; (800123c <HAL_TIM_IC_CaptureCallback+0xd4>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d118      	bne.n	8001228 <HAL_TIM_IC_CaptureCallback+0xc0>
		if(htim->Channel==HAL_TIM_ACTIVE_CHANNEL_1)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	7f1b      	ldrb	r3, [r3, #28]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d114      	bne.n	8001228 <HAL_TIM_IC_CaptureCallback+0xc0>
			tim_capture[0][0]= HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80011fe:	2100      	movs	r1, #0
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f006 f98f 	bl	8007524 <HAL_TIM_ReadCapturedValue>
 8001206:	4603      	mov	r3, r0
 8001208:	4a09      	ldr	r2, [pc, #36]	; (8001230 <HAL_TIM_IC_CaptureCallback+0xc8>)
 800120a:	6013      	str	r3, [r2, #0]
			if (tim_capture[0][0]!= 0)
 800120c:	4b08      	ldr	r3, [pc, #32]	; (8001230 <HAL_TIM_IC_CaptureCallback+0xc8>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d009      	beq.n	8001228 <HAL_TIM_IC_CaptureCallback+0xc0>
				tim_capture[0][1]= HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001214:	2104      	movs	r1, #4
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f006 f984 	bl	8007524 <HAL_TIM_ReadCapturedValue>
 800121c:	4603      	mov	r3, r0
 800121e:	4a04      	ldr	r2, [pc, #16]	; (8001230 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8001220:	6053      	str	r3, [r2, #4]
				freq_update[0]=1;
 8001222:	4b04      	ldr	r3, [pc, #16]	; (8001234 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8001224:	2201      	movs	r2, #1
 8001226:	701a      	strb	r2, [r3, #0]
}
 8001228:	bf00      	nop
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20000478 	.word	0x20000478
 8001234:	20000490 	.word	0x20000490
 8001238:	40000c00 	.word	0x40000c00
 800123c:	40014000 	.word	0x40014000

08001240 <HAL_SYSTICK_Callback>:

void HAL_SYSTICK_Callback(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
	if (HAL_GetTick()- tick >=1000)
 8001244:	f001 fbb6 	bl	80029b4 <HAL_GetTick>
 8001248:	4602      	mov	r2, r0
 800124a:	4b08      	ldr	r3, [pc, #32]	; (800126c <HAL_SYSTICK_Callback+0x2c>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	1ad3      	subs	r3, r2, r3
 8001250:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001254:	d307      	bcc.n	8001266 <HAL_SYSTICK_Callback+0x26>
	{
		tick = HAL_GetTick();
 8001256:	f001 fbad 	bl	80029b4 <HAL_GetTick>
 800125a:	4603      	mov	r3, r0
 800125c:	4a03      	ldr	r2, [pc, #12]	; (800126c <HAL_SYSTICK_Callback+0x2c>)
 800125e:	6013      	str	r3, [r2, #0]
		beat=1;
 8001260:	4b03      	ldr	r3, [pc, #12]	; (8001270 <HAL_SYSTICK_Callback+0x30>)
 8001262:	2201      	movs	r2, #1
 8001264:	701a      	strb	r2, [r3, #0]
	}
}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	20000474 	.word	0x20000474
 8001270:	20000493 	.word	0x20000493

08001274 <dmsg>:

void dmsg(char *msg)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
	char *str = malloc(strlen(msg) + 3);
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7fe ffa7 	bl	80001d0 <strlen>
 8001282:	4603      	mov	r3, r0
 8001284:	3303      	adds	r3, #3
 8001286:	4618      	mov	r0, r3
 8001288:	f007 f8b8 	bl	80083fc <malloc>
 800128c:	4603      	mov	r3, r0
 800128e:	60fb      	str	r3, [r7, #12]
	strcpy(str, msg);
 8001290:	6879      	ldr	r1, [r7, #4]
 8001292:	68f8      	ldr	r0, [r7, #12]
 8001294:	f007 fe4a 	bl	8008f2c <strcpy>
	strcat(str, "\r\n");
 8001298:	68f8      	ldr	r0, [r7, #12]
 800129a:	f7fe ff99 	bl	80001d0 <strlen>
 800129e:	4603      	mov	r3, r0
 80012a0:	461a      	mov	r2, r3
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	4413      	add	r3, r2
 80012a6:	4a0a      	ldr	r2, [pc, #40]	; (80012d0 <dmsg+0x5c>)
 80012a8:	8811      	ldrh	r1, [r2, #0]
 80012aa:	7892      	ldrb	r2, [r2, #2]
 80012ac:	8019      	strh	r1, [r3, #0]
 80012ae:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&uart, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 80012b0:	68f8      	ldr	r0, [r7, #12]
 80012b2:	f7fe ff8d 	bl	80001d0 <strlen>
 80012b6:	4603      	mov	r3, r0
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	f04f 33ff 	mov.w	r3, #4294967295
 80012be:	68f9      	ldr	r1, [r7, #12]
 80012c0:	4804      	ldr	r0, [pc, #16]	; (80012d4 <dmsg+0x60>)
 80012c2:	f006 fcfc 	bl	8007cbe <HAL_UART_Transmit>
}
 80012c6:	bf00      	nop
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	0800b268 	.word	0x0800b268
 80012d4:	20000498 	.word	0x20000498

080012d8 <CAN_Filter_Config>:

void CAN_Filter_Config(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08a      	sub	sp, #40	; 0x28
 80012dc:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef can1_filter_init;

	can1_filter_init.FilterActivation = ENABLE;
 80012de:	2301      	movs	r3, #1
 80012e0:	623b      	str	r3, [r7, #32]
	can1_filter_init.FilterBank  = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	617b      	str	r3, [r7, #20]
	can1_filter_init.FilterFIFOAssignment = CAN_RX_FIFO0;
 80012e6:	2300      	movs	r3, #0
 80012e8:	613b      	str	r3, [r7, #16]
	can1_filter_init.FilterIdHigh = 0x0000;
 80012ea:	2300      	movs	r3, #0
 80012ec:	603b      	str	r3, [r7, #0]
	can1_filter_init.FilterIdLow = 0x0000;
 80012ee:	2300      	movs	r3, #0
 80012f0:	607b      	str	r3, [r7, #4]
	can1_filter_init.FilterMaskIdHigh = 0X0000;
 80012f2:	2300      	movs	r3, #0
 80012f4:	60bb      	str	r3, [r7, #8]
	can1_filter_init.FilterMaskIdLow = 0x0000;
 80012f6:	2300      	movs	r3, #0
 80012f8:	60fb      	str	r3, [r7, #12]
	can1_filter_init.FilterMode = CAN_FILTERMODE_IDMASK;
 80012fa:	2300      	movs	r3, #0
 80012fc:	61bb      	str	r3, [r7, #24]
	can1_filter_init.FilterScale = CAN_FILTERSCALE_32BIT;
 80012fe:	2301      	movs	r3, #1
 8001300:	61fb      	str	r3, [r7, #28]

	if( HAL_CAN_ConfigFilter(&hcan1,&can1_filter_init) != HAL_OK)
 8001302:	463b      	mov	r3, r7
 8001304:	4619      	mov	r1, r3
 8001306:	4806      	ldr	r0, [pc, #24]	; (8001320 <CAN_Filter_Config+0x48>)
 8001308:	f002 f8ee 	bl	80034e8 <HAL_CAN_ConfigFilter>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <CAN_Filter_Config+0x3e>
	{
		Error_Handler();
 8001312:	f000 fb8b 	bl	8001a2c <Error_Handler>
	}

}
 8001316:	bf00      	nop
 8001318:	3728      	adds	r7, #40	; 0x28
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20000240 	.word	0x20000240

08001324 <SystemClock_Config>:

static void SystemClock_Config(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b094      	sub	sp, #80	; 0x50
 8001328:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800132a:	f107 0320 	add.w	r3, r7, #32
 800132e:	2230      	movs	r2, #48	; 0x30
 8001330:	2100      	movs	r1, #0
 8001332:	4618      	mov	r0, r3
 8001334:	f007 f878 	bl	8008428 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001338:	f107 030c 	add.w	r3, r7, #12
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	605a      	str	r2, [r3, #4]
 8001342:	609a      	str	r2, [r3, #8]
 8001344:	60da      	str	r2, [r3, #12]
 8001346:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	__HAL_RCC_PWR_CLK_ENABLE();
 8001348:	2300      	movs	r3, #0
 800134a:	60bb      	str	r3, [r7, #8]
 800134c:	4b2a      	ldr	r3, [pc, #168]	; (80013f8 <SystemClock_Config+0xd4>)
 800134e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001350:	4a29      	ldr	r2, [pc, #164]	; (80013f8 <SystemClock_Config+0xd4>)
 8001352:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001356:	6413      	str	r3, [r2, #64]	; 0x40
 8001358:	4b27      	ldr	r3, [pc, #156]	; (80013f8 <SystemClock_Config+0xd4>)
 800135a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001360:	60bb      	str	r3, [r7, #8]
 8001362:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001364:	2300      	movs	r3, #0
 8001366:	607b      	str	r3, [r7, #4]
 8001368:	4b24      	ldr	r3, [pc, #144]	; (80013fc <SystemClock_Config+0xd8>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a23      	ldr	r2, [pc, #140]	; (80013fc <SystemClock_Config+0xd8>)
 800136e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001372:	6013      	str	r3, [r2, #0]
 8001374:	4b21      	ldr	r3, [pc, #132]	; (80013fc <SystemClock_Config+0xd8>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800137c:	607b      	str	r3, [r7, #4]
 800137e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001380:	2301      	movs	r3, #1
 8001382:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001384:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001388:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800138a:	2302      	movs	r3, #2
 800138c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800138e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001392:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001394:	2308      	movs	r3, #8
 8001396:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 320;
 8001398:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800139c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800139e:	2302      	movs	r3, #2
 80013a0:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80013a2:	2304      	movs	r3, #4
 80013a4:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013a6:	f107 0320 	add.w	r3, r7, #32
 80013aa:	4618      	mov	r0, r3
 80013ac:	f004 f9fe 	bl	80057ac <HAL_RCC_OscConfig>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <SystemClock_Config+0x96>
	{
		Error_Handler();
 80013b6:	f000 fb39 	bl	8001a2c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ba:	230f      	movs	r3, #15
 80013bc:	60fb      	str	r3, [r7, #12]
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013be:	2302      	movs	r3, #2
 80013c0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013c2:	2300      	movs	r3, #0
 80013c4:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013c6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013ca:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013d0:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013d2:	f107 030c 	add.w	r3, r7, #12
 80013d6:	2105      	movs	r1, #5
 80013d8:	4618      	mov	r0, r3
 80013da:	f004 fc5f 	bl	8005c9c <HAL_RCC_ClockConfig>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <SystemClock_Config+0xc4>
	{
		Error_Handler();
 80013e4:	f000 fb22 	bl	8001a2c <Error_Handler>
	}
	__HAL_RCC_HSI_DISABLE();
 80013e8:	4b05      	ldr	r3, [pc, #20]	; (8001400 <SystemClock_Config+0xdc>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
}
 80013ee:	bf00      	nop
 80013f0:	3750      	adds	r7, #80	; 0x50
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40023800 	.word	0x40023800
 80013fc:	40007000 	.word	0x40007000
 8001400:	42470000 	.word	0x42470000

08001404 <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b08a      	sub	sp, #40	; 0x28
 8001408:	af00      	add	r7, sp, #0
	TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800140a:	f107 0314 	add.w	r3, r7, #20
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	605a      	str	r2, [r3, #4]
 8001414:	609a      	str	r2, [r3, #8]
 8001416:	60da      	str	r2, [r3, #12]
 8001418:	611a      	str	r2, [r3, #16]
	TIM_IC_InitTypeDef sConfigIC = {0};
 800141a:	1d3b      	adds	r3, r7, #4
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]
 8001424:	60da      	str	r2, [r3, #12]

	htim2.Instance = TIM2;
 8001426:	4b2b      	ldr	r3, [pc, #172]	; (80014d4 <MX_TIM2_Init+0xd0>)
 8001428:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800142c:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 80;
 800142e:	4b29      	ldr	r3, [pc, #164]	; (80014d4 <MX_TIM2_Init+0xd0>)
 8001430:	2250      	movs	r2, #80	; 0x50
 8001432:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001434:	4b27      	ldr	r3, [pc, #156]	; (80014d4 <MX_TIM2_Init+0xd0>)
 8001436:	2200      	movs	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 0xFFFFFFFF;
 800143a:	4b26      	ldr	r3, [pc, #152]	; (80014d4 <MX_TIM2_Init+0xd0>)
 800143c:	f04f 32ff 	mov.w	r2, #4294967295
 8001440:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001442:	4b24      	ldr	r3, [pc, #144]	; (80014d4 <MX_TIM2_Init+0xd0>)
 8001444:	2200      	movs	r2, #0
 8001446:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001448:	4b22      	ldr	r3, [pc, #136]	; (80014d4 <MX_TIM2_Init+0xd0>)
 800144a:	2200      	movs	r2, #0
 800144c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800144e:	4821      	ldr	r0, [pc, #132]	; (80014d4 <MX_TIM2_Init+0xd0>)
 8001450:	f005 fd0a 	bl	8006e68 <HAL_TIM_IC_Init>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_TIM2_Init+0x5a>
	{
		Error_Handler();
 800145a:	f000 fae7 	bl	8001a2c <Error_Handler>
	}
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800145e:	2304      	movs	r3, #4
 8001460:	617b      	str	r3, [r7, #20]
	sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001462:	2350      	movs	r3, #80	; 0x50
 8001464:	61bb      	str	r3, [r7, #24]
	sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
	sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800146a:	2300      	movs	r3, #0
 800146c:	623b      	str	r3, [r7, #32]
	sSlaveConfig.TriggerFilter = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001472:	f107 0314 	add.w	r3, r7, #20
 8001476:	4619      	mov	r1, r3
 8001478:	4816      	ldr	r0, [pc, #88]	; (80014d4 <MX_TIM2_Init+0xd0>)
 800147a:	f006 f811 	bl	80074a0 <HAL_TIM_SlaveConfigSynchro>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_TIM2_Init+0x84>
	{
		Error_Handler();
 8001484:	f000 fad2 	bl	8001a2c <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001488:	2300      	movs	r3, #0
 800148a:	607b      	str	r3, [r7, #4]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800148c:	2301      	movs	r3, #1
 800148e:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001490:	2300      	movs	r3, #0
 8001492:	60fb      	str	r3, [r7, #12]
	sConfigIC.ICFilter = 0;
 8001494:	2300      	movs	r3, #0
 8001496:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001498:	1d3b      	adds	r3, r7, #4
 800149a:	2200      	movs	r2, #0
 800149c:	4619      	mov	r1, r3
 800149e:	480d      	ldr	r0, [pc, #52]	; (80014d4 <MX_TIM2_Init+0xd0>)
 80014a0:	f005 ff62 	bl	8007368 <HAL_TIM_IC_ConfigChannel>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_TIM2_Init+0xaa>
	{
		Error_Handler();
 80014aa:	f000 fabf 	bl	8001a2c <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80014ae:	2302      	movs	r3, #2
 80014b0:	607b      	str	r3, [r7, #4]
	sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80014b2:	2302      	movs	r3, #2
 80014b4:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80014b6:	1d3b      	adds	r3, r7, #4
 80014b8:	2204      	movs	r2, #4
 80014ba:	4619      	mov	r1, r3
 80014bc:	4805      	ldr	r0, [pc, #20]	; (80014d4 <MX_TIM2_Init+0xd0>)
 80014be:	f005 ff53 	bl	8007368 <HAL_TIM_IC_ConfigChannel>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_TIM2_Init+0xc8>
	{
		Error_Handler();
 80014c8:	f000 fab0 	bl	8001a2c <Error_Handler>
	}
}
 80014cc:	bf00      	nop
 80014ce:	3728      	adds	r7, #40	; 0x28
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	2000039c 	.word	0x2000039c

080014d8 <MX_TIM5_Init>:

static void MX_TIM5_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b08a      	sub	sp, #40	; 0x28
 80014dc:	af00      	add	r7, sp, #0
	TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80014de:	f107 0314 	add.w	r3, r7, #20
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	605a      	str	r2, [r3, #4]
 80014e8:	609a      	str	r2, [r3, #8]
 80014ea:	60da      	str	r2, [r3, #12]
 80014ec:	611a      	str	r2, [r3, #16]
	TIM_IC_InitTypeDef sConfigIC = {0};
 80014ee:	1d3b      	adds	r3, r7, #4
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	605a      	str	r2, [r3, #4]
 80014f6:	609a      	str	r2, [r3, #8]
 80014f8:	60da      	str	r2, [r3, #12]

	htim5.Instance = TIM5;
 80014fa:	4b2b      	ldr	r3, [pc, #172]	; (80015a8 <MX_TIM5_Init+0xd0>)
 80014fc:	4a2b      	ldr	r2, [pc, #172]	; (80015ac <MX_TIM5_Init+0xd4>)
 80014fe:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 80;
 8001500:	4b29      	ldr	r3, [pc, #164]	; (80015a8 <MX_TIM5_Init+0xd0>)
 8001502:	2250      	movs	r2, #80	; 0x50
 8001504:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001506:	4b28      	ldr	r3, [pc, #160]	; (80015a8 <MX_TIM5_Init+0xd0>)
 8001508:	2200      	movs	r2, #0
 800150a:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 0xFFFFFFFF;
 800150c:	4b26      	ldr	r3, [pc, #152]	; (80015a8 <MX_TIM5_Init+0xd0>)
 800150e:	f04f 32ff 	mov.w	r2, #4294967295
 8001512:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001514:	4b24      	ldr	r3, [pc, #144]	; (80015a8 <MX_TIM5_Init+0xd0>)
 8001516:	2200      	movs	r2, #0
 8001518:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800151a:	4b23      	ldr	r3, [pc, #140]	; (80015a8 <MX_TIM5_Init+0xd0>)
 800151c:	2200      	movs	r2, #0
 800151e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8001520:	4821      	ldr	r0, [pc, #132]	; (80015a8 <MX_TIM5_Init+0xd0>)
 8001522:	f005 fca1 	bl	8006e68 <HAL_TIM_IC_Init>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_TIM5_Init+0x58>
	{
		Error_Handler();
 800152c:	f000 fa7e 	bl	8001a2c <Error_Handler>
	}
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001530:	2304      	movs	r3, #4
 8001532:	617b      	str	r3, [r7, #20]
	sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8001534:	2360      	movs	r3, #96	; 0x60
 8001536:	61bb      	str	r3, [r7, #24]
	sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001538:	2300      	movs	r3, #0
 800153a:	61fb      	str	r3, [r7, #28]
	sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800153c:	2300      	movs	r3, #0
 800153e:	623b      	str	r3, [r7, #32]
	sSlaveConfig.TriggerFilter = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	4619      	mov	r1, r3
 800154a:	4817      	ldr	r0, [pc, #92]	; (80015a8 <MX_TIM5_Init+0xd0>)
 800154c:	f005 ffa8 	bl	80074a0 <HAL_TIM_SlaveConfigSynchro>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_TIM5_Init+0x82>
	{
		Error_Handler();
 8001556:	f000 fa69 	bl	8001a2c <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800155a:	2302      	movs	r3, #2
 800155c:	607b      	str	r3, [r7, #4]
	sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800155e:	2302      	movs	r3, #2
 8001560:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001562:	2300      	movs	r3, #0
 8001564:	60fb      	str	r3, [r7, #12]
	sConfigIC.ICFilter = 0;
 8001566:	2300      	movs	r3, #0
 8001568:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800156a:	1d3b      	adds	r3, r7, #4
 800156c:	2200      	movs	r2, #0
 800156e:	4619      	mov	r1, r3
 8001570:	480d      	ldr	r0, [pc, #52]	; (80015a8 <MX_TIM5_Init+0xd0>)
 8001572:	f005 fef9 	bl	8007368 <HAL_TIM_IC_ConfigChannel>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_TIM5_Init+0xa8>
	{
		Error_Handler();
 800157c:	f000 fa56 	bl	8001a2c <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001580:	2300      	movs	r3, #0
 8001582:	607b      	str	r3, [r7, #4]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001584:	2301      	movs	r3, #1
 8001586:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001588:	1d3b      	adds	r3, r7, #4
 800158a:	2204      	movs	r2, #4
 800158c:	4619      	mov	r1, r3
 800158e:	4806      	ldr	r0, [pc, #24]	; (80015a8 <MX_TIM5_Init+0xd0>)
 8001590:	f005 feea 	bl	8007368 <HAL_TIM_IC_ConfigChannel>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_TIM5_Init+0xc6>
	{
		Error_Handler();
 800159a:	f000 fa47 	bl	8001a2c <Error_Handler>
	}
}
 800159e:	bf00      	nop
 80015a0:	3728      	adds	r7, #40	; 0x28
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200003e4 	.word	0x200003e4
 80015ac:	40000c00 	.word	0x40000c00

080015b0 <MX_TIM9_Init>:

static void MX_TIM9_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b08a      	sub	sp, #40	; 0x28
 80015b4:	af00      	add	r7, sp, #0
	TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80015b6:	f107 0314 	add.w	r3, r7, #20
 80015ba:	2200      	movs	r2, #0
 80015bc:	601a      	str	r2, [r3, #0]
 80015be:	605a      	str	r2, [r3, #4]
 80015c0:	609a      	str	r2, [r3, #8]
 80015c2:	60da      	str	r2, [r3, #12]
 80015c4:	611a      	str	r2, [r3, #16]
	TIM_IC_InitTypeDef sConfigIC = {0};
 80015c6:	1d3b      	adds	r3, r7, #4
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]

	htim9.Instance = TIM9;
 80015d2:	4b2b      	ldr	r3, [pc, #172]	; (8001680 <MX_TIM9_Init+0xd0>)
 80015d4:	4a2b      	ldr	r2, [pc, #172]	; (8001684 <MX_TIM9_Init+0xd4>)
 80015d6:	601a      	str	r2, [r3, #0]
	htim9.Init.Prescaler = 160;
 80015d8:	4b29      	ldr	r3, [pc, #164]	; (8001680 <MX_TIM9_Init+0xd0>)
 80015da:	22a0      	movs	r2, #160	; 0xa0
 80015dc:	605a      	str	r2, [r3, #4]
	htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015de:	4b28      	ldr	r3, [pc, #160]	; (8001680 <MX_TIM9_Init+0xd0>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
	htim9.Init.Period = 0xFFFF;
 80015e4:	4b26      	ldr	r3, [pc, #152]	; (8001680 <MX_TIM9_Init+0xd0>)
 80015e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015ea:	60da      	str	r2, [r3, #12]
	htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ec:	4b24      	ldr	r3, [pc, #144]	; (8001680 <MX_TIM9_Init+0xd0>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	611a      	str	r2, [r3, #16]
	htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015f2:	4b23      	ldr	r3, [pc, #140]	; (8001680 <MX_TIM9_Init+0xd0>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 80015f8:	4821      	ldr	r0, [pc, #132]	; (8001680 <MX_TIM9_Init+0xd0>)
 80015fa:	f005 fc35 	bl	8006e68 <HAL_TIM_IC_Init>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_TIM9_Init+0x58>
	{
		Error_Handler();
 8001604:	f000 fa12 	bl	8001a2c <Error_Handler>
	}
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001608:	2304      	movs	r3, #4
 800160a:	617b      	str	r3, [r7, #20]
	sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800160c:	2350      	movs	r3, #80	; 0x50
 800160e:	61bb      	str	r3, [r7, #24]
	sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001610:	2300      	movs	r3, #0
 8001612:	61fb      	str	r3, [r7, #28]
	sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001614:	2300      	movs	r3, #0
 8001616:	623b      	str	r3, [r7, #32]
	sSlaveConfig.TriggerFilter = 0;
 8001618:	2300      	movs	r3, #0
 800161a:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 800161c:	f107 0314 	add.w	r3, r7, #20
 8001620:	4619      	mov	r1, r3
 8001622:	4817      	ldr	r0, [pc, #92]	; (8001680 <MX_TIM9_Init+0xd0>)
 8001624:	f005 ff3c 	bl	80074a0 <HAL_TIM_SlaveConfigSynchro>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_TIM9_Init+0x82>
	{
		Error_Handler();
 800162e:	f000 f9fd 	bl	8001a2c <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001632:	2300      	movs	r3, #0
 8001634:	607b      	str	r3, [r7, #4]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001636:	2301      	movs	r3, #1
 8001638:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]
	sConfigIC.ICFilter = 0;
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	2200      	movs	r2, #0
 8001646:	4619      	mov	r1, r3
 8001648:	480d      	ldr	r0, [pc, #52]	; (8001680 <MX_TIM9_Init+0xd0>)
 800164a:	f005 fe8d 	bl	8007368 <HAL_TIM_IC_ConfigChannel>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_TIM9_Init+0xa8>
	{
		Error_Handler();
 8001654:	f000 f9ea 	bl	8001a2c <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001658:	2302      	movs	r3, #2
 800165a:	607b      	str	r3, [r7, #4]
	sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800165c:	2302      	movs	r3, #2
 800165e:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001660:	1d3b      	adds	r3, r7, #4
 8001662:	2204      	movs	r2, #4
 8001664:	4619      	mov	r1, r3
 8001666:	4806      	ldr	r0, [pc, #24]	; (8001680 <MX_TIM9_Init+0xd0>)
 8001668:	f005 fe7e 	bl	8007368 <HAL_TIM_IC_ConfigChannel>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_TIM9_Init+0xc6>
	{
		Error_Handler();
 8001672:	f000 f9db 	bl	8001a2c <Error_Handler>
	}
}
 8001676:	bf00      	nop
 8001678:	3728      	adds	r7, #40	; 0x28
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	2000042c 	.word	0x2000042c
 8001684:	40014000 	.word	0x40014000

08001688 <MX_ADC1_Init>:

static void MX_ADC1_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 800168e:	463b      	mov	r3, r7
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	*/
	hadc1.Instance = ADC1;
 800169a:	4b21      	ldr	r3, [pc, #132]	; (8001720 <MX_ADC1_Init+0x98>)
 800169c:	4a21      	ldr	r2, [pc, #132]	; (8001724 <MX_ADC1_Init+0x9c>)
 800169e:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80016a0:	4b1f      	ldr	r3, [pc, #124]	; (8001720 <MX_ADC1_Init+0x98>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016a6:	4b1e      	ldr	r3, [pc, #120]	; (8001720 <MX_ADC1_Init+0x98>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 80016ac:	4b1c      	ldr	r3, [pc, #112]	; (8001720 <MX_ADC1_Init+0x98>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80016b2:	4b1b      	ldr	r3, [pc, #108]	; (8001720 <MX_ADC1_Init+0x98>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = ENABLE;
 80016b8:	4b19      	ldr	r3, [pc, #100]	; (8001720 <MX_ADC1_Init+0x98>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016c0:	4b17      	ldr	r3, [pc, #92]	; (8001720 <MX_ADC1_Init+0x98>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016c6:	4b16      	ldr	r3, [pc, #88]	; (8001720 <MX_ADC1_Init+0x98>)
 80016c8:	4a17      	ldr	r2, [pc, #92]	; (8001728 <MX_ADC1_Init+0xa0>)
 80016ca:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016cc:	4b14      	ldr	r3, [pc, #80]	; (8001720 <MX_ADC1_Init+0x98>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 80016d2:	4b13      	ldr	r3, [pc, #76]	; (8001720 <MX_ADC1_Init+0x98>)
 80016d4:	2201      	movs	r2, #1
 80016d6:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80016d8:	4b11      	ldr	r3, [pc, #68]	; (8001720 <MX_ADC1_Init+0x98>)
 80016da:	2200      	movs	r2, #0
 80016dc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016e0:	4b0f      	ldr	r3, [pc, #60]	; (8001720 <MX_ADC1_Init+0x98>)
 80016e2:	2201      	movs	r2, #1
 80016e4:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016e6:	480e      	ldr	r0, [pc, #56]	; (8001720 <MX_ADC1_Init+0x98>)
 80016e8:	f001 f994 	bl	8002a14 <HAL_ADC_Init>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_ADC1_Init+0x6e>
	{
		Error_Handler();
 80016f2:	f000 f99b 	bl	8001a2c <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	*/
	sConfig.Channel = ADC_CHANNEL_3;
 80016f6:	2303      	movs	r3, #3
 80016f8:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80016fa:	2301      	movs	r3, #1
 80016fc:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016fe:	2300      	movs	r3, #0
 8001700:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001702:	463b      	mov	r3, r7
 8001704:	4619      	mov	r1, r3
 8001706:	4806      	ldr	r0, [pc, #24]	; (8001720 <MX_ADC1_Init+0x98>)
 8001708:	f001 fbca 	bl	8002ea0 <HAL_ADC_ConfigChannel>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_ADC1_Init+0x8e>
	{
		Error_Handler();
 8001712:	f000 f98b 	bl	8001a2c <Error_Handler>
	}
}
 8001716:	bf00      	nop
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	200001f8 	.word	0x200001f8
 8001724:	40012000 	.word	0x40012000
 8001728:	0f000001 	.word	0x0f000001

0800172c <MX_CAN1_Init>:

static void MX_CAN1_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
	hcan1.Instance = CAN1;
 8001730:	4b17      	ldr	r3, [pc, #92]	; (8001790 <MX_CAN1_Init+0x64>)
 8001732:	4a18      	ldr	r2, [pc, #96]	; (8001794 <MX_CAN1_Init+0x68>)
 8001734:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 10;
 8001736:	4b16      	ldr	r3, [pc, #88]	; (8001790 <MX_CAN1_Init+0x64>)
 8001738:	220a      	movs	r2, #10
 800173a:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 800173c:	4b14      	ldr	r3, [pc, #80]	; (8001790 <MX_CAN1_Init+0x64>)
 800173e:	2200      	movs	r2, #0
 8001740:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001742:	4b13      	ldr	r3, [pc, #76]	; (8001790 <MX_CAN1_Init+0x64>)
 8001744:	2200      	movs	r2, #0
 8001746:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8001748:	4b11      	ldr	r3, [pc, #68]	; (8001790 <MX_CAN1_Init+0x64>)
 800174a:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 800174e:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001750:	4b0f      	ldr	r3, [pc, #60]	; (8001790 <MX_CAN1_Init+0x64>)
 8001752:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001756:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8001758:	4b0d      	ldr	r3, [pc, #52]	; (8001790 <MX_CAN1_Init+0x64>)
 800175a:	2200      	movs	r2, #0
 800175c:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = ENABLE;
 800175e:	4b0c      	ldr	r3, [pc, #48]	; (8001790 <MX_CAN1_Init+0x64>)
 8001760:	2201      	movs	r2, #1
 8001762:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 8001764:	4b0a      	ldr	r3, [pc, #40]	; (8001790 <MX_CAN1_Init+0x64>)
 8001766:	2200      	movs	r2, #0
 8001768:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = ENABLE;
 800176a:	4b09      	ldr	r3, [pc, #36]	; (8001790 <MX_CAN1_Init+0x64>)
 800176c:	2201      	movs	r2, #1
 800176e:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001770:	4b07      	ldr	r3, [pc, #28]	; (8001790 <MX_CAN1_Init+0x64>)
 8001772:	2200      	movs	r2, #0
 8001774:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8001776:	4b06      	ldr	r3, [pc, #24]	; (8001790 <MX_CAN1_Init+0x64>)
 8001778:	2200      	movs	r2, #0
 800177a:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800177c:	4804      	ldr	r0, [pc, #16]	; (8001790 <MX_CAN1_Init+0x64>)
 800177e:	f001 fdb7 	bl	80032f0 <HAL_CAN_Init>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <MX_CAN1_Init+0x60>
	{
		Error_Handler();
 8001788:	f000 f950 	bl	8001a2c <Error_Handler>
	}
}
 800178c:	bf00      	nop
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20000240 	.word	0x20000240
 8001794:	40006400 	.word	0x40006400

08001798 <MX_I2C2_Init>:

static void MX_I2C2_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
	hi2c2.Instance = I2C2;
 800179c:	4b12      	ldr	r3, [pc, #72]	; (80017e8 <MX_I2C2_Init+0x50>)
 800179e:	4a13      	ldr	r2, [pc, #76]	; (80017ec <MX_I2C2_Init+0x54>)
 80017a0:	601a      	str	r2, [r3, #0]
	hi2c2.Init.ClockSpeed = 100000;
 80017a2:	4b11      	ldr	r3, [pc, #68]	; (80017e8 <MX_I2C2_Init+0x50>)
 80017a4:	4a12      	ldr	r2, [pc, #72]	; (80017f0 <MX_I2C2_Init+0x58>)
 80017a6:	605a      	str	r2, [r3, #4]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017a8:	4b0f      	ldr	r3, [pc, #60]	; (80017e8 <MX_I2C2_Init+0x50>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	609a      	str	r2, [r3, #8]
	hi2c2.Init.OwnAddress1 = 0;
 80017ae:	4b0e      	ldr	r3, [pc, #56]	; (80017e8 <MX_I2C2_Init+0x50>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	60da      	str	r2, [r3, #12]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017b4:	4b0c      	ldr	r3, [pc, #48]	; (80017e8 <MX_I2C2_Init+0x50>)
 80017b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017ba:	611a      	str	r2, [r3, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017bc:	4b0a      	ldr	r3, [pc, #40]	; (80017e8 <MX_I2C2_Init+0x50>)
 80017be:	2200      	movs	r2, #0
 80017c0:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2 = 0;
 80017c2:	4b09      	ldr	r3, [pc, #36]	; (80017e8 <MX_I2C2_Init+0x50>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017c8:	4b07      	ldr	r3, [pc, #28]	; (80017e8 <MX_I2C2_Init+0x50>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017ce:	4b06      	ldr	r3, [pc, #24]	; (80017e8 <MX_I2C2_Init+0x50>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80017d4:	4804      	ldr	r0, [pc, #16]	; (80017e8 <MX_I2C2_Init+0x50>)
 80017d6:	f002 fd95 	bl	8004304 <HAL_I2C_Init>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_I2C2_Init+0x4c>
	{
		Error_Handler();
 80017e0:	f000 f924 	bl	8001a2c <Error_Handler>
	}

}
 80017e4:	bf00      	nop
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20000268 	.word	0x20000268
 80017ec:	40005800 	.word	0x40005800
 80017f0:	000186a0 	.word	0x000186a0

080017f4 <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80017f8:	4b17      	ldr	r3, [pc, #92]	; (8001858 <MX_SPI1_Init+0x64>)
 80017fa:	4a18      	ldr	r2, [pc, #96]	; (800185c <MX_SPI1_Init+0x68>)
 80017fc:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80017fe:	4b16      	ldr	r3, [pc, #88]	; (8001858 <MX_SPI1_Init+0x64>)
 8001800:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001804:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001806:	4b14      	ldr	r3, [pc, #80]	; (8001858 <MX_SPI1_Init+0x64>)
 8001808:	2200      	movs	r2, #0
 800180a:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800180c:	4b12      	ldr	r3, [pc, #72]	; (8001858 <MX_SPI1_Init+0x64>)
 800180e:	2200      	movs	r2, #0
 8001810:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001812:	4b11      	ldr	r3, [pc, #68]	; (8001858 <MX_SPI1_Init+0x64>)
 8001814:	2202      	movs	r2, #2
 8001816:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001818:	4b0f      	ldr	r3, [pc, #60]	; (8001858 <MX_SPI1_Init+0x64>)
 800181a:	2201      	movs	r2, #1
 800181c:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800181e:	4b0e      	ldr	r3, [pc, #56]	; (8001858 <MX_SPI1_Init+0x64>)
 8001820:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001824:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001826:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <MX_SPI1_Init+0x64>)
 8001828:	2228      	movs	r2, #40	; 0x28
 800182a:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800182c:	4b0a      	ldr	r3, [pc, #40]	; (8001858 <MX_SPI1_Init+0x64>)
 800182e:	2200      	movs	r2, #0
 8001830:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001832:	4b09      	ldr	r3, [pc, #36]	; (8001858 <MX_SPI1_Init+0x64>)
 8001834:	2200      	movs	r2, #0
 8001836:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001838:	4b07      	ldr	r3, [pc, #28]	; (8001858 <MX_SPI1_Init+0x64>)
 800183a:	2200      	movs	r2, #0
 800183c:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 800183e:	4b06      	ldr	r3, [pc, #24]	; (8001858 <MX_SPI1_Init+0x64>)
 8001840:	220a      	movs	r2, #10
 8001842:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001844:	4804      	ldr	r0, [pc, #16]	; (8001858 <MX_SPI1_Init+0x64>)
 8001846:	f004 fc49 	bl	80060dc <HAL_SPI_Init>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_SPI1_Init+0x60>
	{
		Error_Handler();
 8001850:	f000 f8ec 	bl	8001a2c <Error_Handler>
	}

}
 8001854:	bf00      	nop
 8001856:	bd80      	pop	{r7, pc}
 8001858:	200002bc 	.word	0x200002bc
 800185c:	40013000 	.word	0x40013000

08001860 <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
	huart1.Instance = USART1;
 8001864:	4b11      	ldr	r3, [pc, #68]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001866:	4a12      	ldr	r2, [pc, #72]	; (80018b0 <MX_USART1_UART_Init+0x50>)
 8001868:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800186a:	4b10      	ldr	r3, [pc, #64]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 800186c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001870:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001872:	4b0e      	ldr	r3, [pc, #56]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001878:	4b0c      	ldr	r3, [pc, #48]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 800187a:	2200      	movs	r2, #0
 800187c:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800187e:	4b0b      	ldr	r3, [pc, #44]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001884:	4b09      	ldr	r3, [pc, #36]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001886:	220c      	movs	r2, #12
 8001888:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800188a:	4b08      	ldr	r3, [pc, #32]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 800188c:	2200      	movs	r2, #0
 800188e:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001890:	4b06      	ldr	r3, [pc, #24]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001892:	2200      	movs	r2, #0
 8001894:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001896:	4805      	ldr	r0, [pc, #20]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001898:	f006 f9c4 	bl	8007c24 <HAL_UART_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_USART1_UART_Init+0x46>
	{
		Error_Handler();
 80018a2:	f000 f8c3 	bl	8001a2c <Error_Handler>
	}

}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	20000314 	.word	0x20000314
 80018b0:	40011000 	.word	0x40011000

080018b4 <MX_USART3_UART_Init>:

static void MX_USART3_UART_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
	huart3.Instance = USART3;
 80018b8:	4b11      	ldr	r3, [pc, #68]	; (8001900 <MX_USART3_UART_Init+0x4c>)
 80018ba:	4a12      	ldr	r2, [pc, #72]	; (8001904 <MX_USART3_UART_Init+0x50>)
 80018bc:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80018be:	4b10      	ldr	r3, [pc, #64]	; (8001900 <MX_USART3_UART_Init+0x4c>)
 80018c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018c4:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80018c6:	4b0e      	ldr	r3, [pc, #56]	; (8001900 <MX_USART3_UART_Init+0x4c>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80018cc:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <MX_USART3_UART_Init+0x4c>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80018d2:	4b0b      	ldr	r3, [pc, #44]	; (8001900 <MX_USART3_UART_Init+0x4c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80018d8:	4b09      	ldr	r3, [pc, #36]	; (8001900 <MX_USART3_UART_Init+0x4c>)
 80018da:	220c      	movs	r2, #12
 80018dc:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018de:	4b08      	ldr	r3, [pc, #32]	; (8001900 <MX_USART3_UART_Init+0x4c>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80018e4:	4b06      	ldr	r3, [pc, #24]	; (8001900 <MX_USART3_UART_Init+0x4c>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80018ea:	4805      	ldr	r0, [pc, #20]	; (8001900 <MX_USART3_UART_Init+0x4c>)
 80018ec:	f006 f99a 	bl	8007c24 <HAL_UART_Init>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 80018f6:	f000 f899 	bl	8001a2c <Error_Handler>
	}

}
 80018fa:	bf00      	nop
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000358 	.word	0x20000358
 8001904:	40004800 	.word	0x40004800

08001908 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b088      	sub	sp, #32
 800190c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190e:	f107 030c 	add.w	r3, r7, #12
 8001912:	2200      	movs	r2, #0
 8001914:	601a      	str	r2, [r3, #0]
 8001916:	605a      	str	r2, [r3, #4]
 8001918:	609a      	str	r2, [r3, #8]
 800191a:	60da      	str	r2, [r3, #12]
 800191c:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	60bb      	str	r3, [r7, #8]
 8001922:	4b3e      	ldr	r3, [pc, #248]	; (8001a1c <MX_GPIO_Init+0x114>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	4a3d      	ldr	r2, [pc, #244]	; (8001a1c <MX_GPIO_Init+0x114>)
 8001928:	f043 0304 	orr.w	r3, r3, #4
 800192c:	6313      	str	r3, [r2, #48]	; 0x30
 800192e:	4b3b      	ldr	r3, [pc, #236]	; (8001a1c <MX_GPIO_Init+0x114>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	f003 0304 	and.w	r3, r3, #4
 8001936:	60bb      	str	r3, [r7, #8]
 8001938:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	607b      	str	r3, [r7, #4]
 800193e:	4b37      	ldr	r3, [pc, #220]	; (8001a1c <MX_GPIO_Init+0x114>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	4a36      	ldr	r2, [pc, #216]	; (8001a1c <MX_GPIO_Init+0x114>)
 8001944:	f043 0301 	orr.w	r3, r3, #1
 8001948:	6313      	str	r3, [r2, #48]	; 0x30
 800194a:	4b34      	ldr	r3, [pc, #208]	; (8001a1c <MX_GPIO_Init+0x114>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	607b      	str	r3, [r7, #4]
 8001954:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001956:	2300      	movs	r3, #0
 8001958:	603b      	str	r3, [r7, #0]
 800195a:	4b30      	ldr	r3, [pc, #192]	; (8001a1c <MX_GPIO_Init+0x114>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	4a2f      	ldr	r2, [pc, #188]	; (8001a1c <MX_GPIO_Init+0x114>)
 8001960:	f043 0302 	orr.w	r3, r3, #2
 8001964:	6313      	str	r3, [r2, #48]	; 0x30
 8001966:	4b2d      	ldr	r3, [pc, #180]	; (8001a1c <MX_GPIO_Init+0x114>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	f003 0302 	and.w	r3, r3, #2
 800196e:	603b      	str	r3, [r7, #0]
 8001970:	683b      	ldr	r3, [r7, #0]

	HAL_GPIO_WritePin(GPIOC, PINC_RLED|PINC_GLED|PINC_BLED|PINC_YLED|PINC_CAN_STB|PINC_HEART, GPIO_PIN_RESET);
 8001972:	2200      	movs	r2, #0
 8001974:	f242 211e 	movw	r1, #8734	; 0x221e
 8001978:	4829      	ldr	r0, [pc, #164]	; (8001a20 <MX_GPIO_Init+0x118>)
 800197a:	f002 fc8f 	bl	800429c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, PINC_SPI_SSA|PINC_SPI_SSB|PINC_SPI_SSV|PINC_SPI_SST, GPIO_PIN_SET);
 800197e:	2201      	movs	r2, #1
 8001980:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8001984:	4826      	ldr	r0, [pc, #152]	; (8001a20 <MX_GPIO_Init+0x118>)
 8001986:	f002 fc89 	bl	800429c <HAL_GPIO_WritePin>

	GPIO_InitStruct.Pin = PINC_RLED|PINC_GLED|PINC_BLED|PINC_YLED|PINC_CAN_STB|
 800198a:	f242 33fe 	movw	r3, #9214	; 0x23fe
 800198e:	60fb      	str	r3, [r7, #12]
					  PINC_HEART|PINC_SPI_SSA|PINC_SPI_SSB|PINC_SPI_SSV|PINC_SPI_SST;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001990:	2301      	movs	r3, #1
 8001992:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001998:	2300      	movs	r3, #0
 800199a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800199c:	f107 030c 	add.w	r3, r7, #12
 80019a0:	4619      	mov	r1, r3
 80019a2:	481f      	ldr	r0, [pc, #124]	; (8001a20 <MX_GPIO_Init+0x118>)
 80019a4:	f002 fade 	bl	8003f64 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = PINC_SWITCH;
 80019a8:	2301      	movs	r3, #1
 80019aa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ac:	2300      	movs	r3, #0
 80019ae:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019b4:	f107 030c 	add.w	r3, r7, #12
 80019b8:	4619      	mov	r1, r3
 80019ba:	4819      	ldr	r0, [pc, #100]	; (8001a20 <MX_GPIO_Init+0x118>)
 80019bc:	f002 fad2 	bl	8003f64 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = PINA_IC_FREQ3|PINA_IC_FREQ2|PINA_IC_FREQ1;
 80019c0:	2307      	movs	r3, #7
 80019c2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c4:	2302      	movs	r3, #2
 80019c6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019cc:	2300      	movs	r3, #0
 80019ce:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80019d0:	2301      	movs	r3, #1
 80019d2:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d4:	f107 030c 	add.w	r3, r7, #12
 80019d8:	4619      	mov	r1, r3
 80019da:	4812      	ldr	r0, [pc, #72]	; (8001a24 <MX_GPIO_Init+0x11c>)
 80019dc:	f002 fac2 	bl	8003f64 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = PINB_EN;
 80019e0:	2301      	movs	r3, #1
 80019e2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e4:	2301      	movs	r3, #1
 80019e6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e8:	2300      	movs	r3, #0
 80019ea:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ec:	2300      	movs	r3, #0
 80019ee:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019f0:	f107 030c 	add.w	r3, r7, #12
 80019f4:	4619      	mov	r1, r3
 80019f6:	480c      	ldr	r0, [pc, #48]	; (8001a28 <MX_GPIO_Init+0x120>)
 80019f8:	f002 fab4 	bl	8003f64 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = PINB_STATE;
 80019fc:	2302      	movs	r3, #2
 80019fe:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a00:	2300      	movs	r3, #0
 8001a02:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a04:	2302      	movs	r3, #2
 8001a06:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a08:	f107 030c 	add.w	r3, r7, #12
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4806      	ldr	r0, [pc, #24]	; (8001a28 <MX_GPIO_Init+0x120>)
 8001a10:	f002 faa8 	bl	8003f64 <HAL_GPIO_Init>

}
 8001a14:	bf00      	nop
 8001a16:	3720      	adds	r7, #32
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	40023800 	.word	0x40023800
 8001a20:	40020800 	.word	0x40020800
 8001a24:	40020000 	.word	0x40020000
 8001a28:	40020400 	.word	0x40020400

08001a2c <Error_Handler>:

void Error_Handler(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a30:	b672      	cpsid	i
}
 8001a32:	bf00      	nop
	__disable_irq();
	while (1)
 8001a34:	e7fe      	b.n	8001a34 <Error_Handler+0x8>
	...

08001a38 <HAL_MspInit>:
#include "main.h"

void HAL_MspInit(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	607b      	str	r3, [r7, #4]
 8001a42:	4b10      	ldr	r3, [pc, #64]	; (8001a84 <HAL_MspInit+0x4c>)
 8001a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a46:	4a0f      	ldr	r2, [pc, #60]	; (8001a84 <HAL_MspInit+0x4c>)
 8001a48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a4e:	4b0d      	ldr	r3, [pc, #52]	; (8001a84 <HAL_MspInit+0x4c>)
 8001a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a56:	607b      	str	r3, [r7, #4]
 8001a58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	603b      	str	r3, [r7, #0]
 8001a5e:	4b09      	ldr	r3, [pc, #36]	; (8001a84 <HAL_MspInit+0x4c>)
 8001a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a62:	4a08      	ldr	r2, [pc, #32]	; (8001a84 <HAL_MspInit+0x4c>)
 8001a64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a68:	6413      	str	r3, [r2, #64]	; 0x40
 8001a6a:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <HAL_MspInit+0x4c>)
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a72:	603b      	str	r3, [r7, #0]
 8001a74:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001a76:	2005      	movs	r0, #5
 8001a78:	f002 fa0a 	bl	8003e90 <HAL_NVIC_SetPriorityGrouping>
}
 8001a7c:	bf00      	nop
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	40023800 	.word	0x40023800

08001a88 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b08e      	sub	sp, #56	; 0x38
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	605a      	str	r2, [r3, #4]
 8001a9a:	609a      	str	r2, [r3, #8]
 8001a9c:	60da      	str	r2, [r3, #12]
 8001a9e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001aa8:	d134      	bne.n	8001b14 <HAL_TIM_IC_MspInit+0x8c>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	623b      	str	r3, [r7, #32]
 8001aae:	4b55      	ldr	r3, [pc, #340]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab2:	4a54      	ldr	r2, [pc, #336]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001ab4:	f043 0301 	orr.w	r3, r3, #1
 8001ab8:	6413      	str	r3, [r2, #64]	; 0x40
 8001aba:	4b52      	ldr	r3, [pc, #328]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	623b      	str	r3, [r7, #32]
 8001ac4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	61fb      	str	r3, [r7, #28]
 8001aca:	4b4e      	ldr	r3, [pc, #312]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ace:	4a4d      	ldr	r2, [pc, #308]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001ad0:	f043 0301 	orr.w	r3, r3, #1
 8001ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ad6:	4b4b      	ldr	r3, [pc, #300]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	61fb      	str	r3, [r7, #28]
 8001ae0:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = PINA_IC_FREQ3;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aee:	2300      	movs	r3, #0
 8001af0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001af2:	2301      	movs	r3, #1
 8001af4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001afa:	4619      	mov	r1, r3
 8001afc:	4842      	ldr	r0, [pc, #264]	; (8001c08 <HAL_TIM_IC_MspInit+0x180>)
 8001afe:	f002 fa31 	bl	8003f64 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8001b02:	2200      	movs	r2, #0
 8001b04:	2102      	movs	r1, #2
 8001b06:	201c      	movs	r0, #28
 8001b08:	f002 f9cd 	bl	8003ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b0c:	201c      	movs	r0, #28
 8001b0e:	f002 f9e6 	bl	8003ede <HAL_NVIC_EnableIRQ>
    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 3, 0);
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  }

}
 8001b12:	e072      	b.n	8001bfa <HAL_TIM_IC_MspInit+0x172>
  else if(htim_ic->Instance==TIM5)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a3c      	ldr	r2, [pc, #240]	; (8001c0c <HAL_TIM_IC_MspInit+0x184>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d134      	bne.n	8001b88 <HAL_TIM_IC_MspInit+0x100>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61bb      	str	r3, [r7, #24]
 8001b22:	4b38      	ldr	r3, [pc, #224]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b26:	4a37      	ldr	r2, [pc, #220]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001b28:	f043 0308 	orr.w	r3, r3, #8
 8001b2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b2e:	4b35      	ldr	r3, [pc, #212]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b32:	f003 0308 	and.w	r3, r3, #8
 8001b36:	61bb      	str	r3, [r7, #24]
 8001b38:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	617b      	str	r3, [r7, #20]
 8001b3e:	4b31      	ldr	r3, [pc, #196]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b42:	4a30      	ldr	r2, [pc, #192]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	6313      	str	r3, [r2, #48]	; 0x30
 8001b4a:	4b2e      	ldr	r3, [pc, #184]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	617b      	str	r3, [r7, #20]
 8001b54:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = PINA_IC_FREQ2;
 8001b56:	2302      	movs	r3, #2
 8001b58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b62:	2300      	movs	r3, #0
 8001b64:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001b66:	2302      	movs	r3, #2
 8001b68:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4825      	ldr	r0, [pc, #148]	; (8001c08 <HAL_TIM_IC_MspInit+0x180>)
 8001b72:	f002 f9f7 	bl	8003f64 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 3, 0);
 8001b76:	2200      	movs	r2, #0
 8001b78:	2103      	movs	r1, #3
 8001b7a:	2032      	movs	r0, #50	; 0x32
 8001b7c:	f002 f993 	bl	8003ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001b80:	2032      	movs	r0, #50	; 0x32
 8001b82:	f002 f9ac 	bl	8003ede <HAL_NVIC_EnableIRQ>
}
 8001b86:	e038      	b.n	8001bfa <HAL_TIM_IC_MspInit+0x172>
  else if(htim_ic->Instance==TIM9)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a20      	ldr	r2, [pc, #128]	; (8001c10 <HAL_TIM_IC_MspInit+0x188>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d133      	bne.n	8001bfa <HAL_TIM_IC_MspInit+0x172>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	613b      	str	r3, [r7, #16]
 8001b96:	4b1b      	ldr	r3, [pc, #108]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b9a:	4a1a      	ldr	r2, [pc, #104]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001b9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ba0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ba2:	4b18      	ldr	r3, [pc, #96]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ba6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001baa:	613b      	str	r3, [r7, #16]
 8001bac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60fb      	str	r3, [r7, #12]
 8001bb2:	4b14      	ldr	r3, [pc, #80]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb6:	4a13      	ldr	r2, [pc, #76]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001bb8:	f043 0301 	orr.w	r3, r3, #1
 8001bbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bbe:	4b11      	ldr	r3, [pc, #68]	; (8001c04 <HAL_TIM_IC_MspInit+0x17c>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc2:	f003 0301 	and.w	r3, r3, #1
 8001bc6:	60fb      	str	r3, [r7, #12]
 8001bc8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PINA_IC_FREQ1;
 8001bca:	2304      	movs	r3, #4
 8001bcc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bce:	2302      	movs	r3, #2
 8001bd0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001be2:	4619      	mov	r1, r3
 8001be4:	4808      	ldr	r0, [pc, #32]	; (8001c08 <HAL_TIM_IC_MspInit+0x180>)
 8001be6:	f002 f9bd 	bl	8003f64 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 3, 0);
 8001bea:	2200      	movs	r2, #0
 8001bec:	2103      	movs	r1, #3
 8001bee:	2018      	movs	r0, #24
 8001bf0:	f002 f959 	bl	8003ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001bf4:	2018      	movs	r0, #24
 8001bf6:	f002 f972 	bl	8003ede <HAL_NVIC_EnableIRQ>
}
 8001bfa:	bf00      	nop
 8001bfc:	3738      	adds	r7, #56	; 0x38
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	40023800 	.word	0x40023800
 8001c08:	40020000 	.word	0x40020000
 8001c0c:	40000c00 	.word	0x40000c00
 8001c10:	40014000 	.word	0x40014000

08001c14 <HAL_ADC_MspInit>:
    HAL_NVIC_DisableIRQ(TIM5_IRQn);
  }
}

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b08a      	sub	sp, #40	; 0x28
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c1c:	f107 0314 	add.w	r3, r7, #20
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]
 8001c24:	605a      	str	r2, [r3, #4]
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	60da      	str	r2, [r3, #12]
 8001c2a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a1b      	ldr	r2, [pc, #108]	; (8001ca0 <HAL_ADC_MspInit+0x8c>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d12f      	bne.n	8001c96 <HAL_ADC_MspInit+0x82>
  {
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	613b      	str	r3, [r7, #16]
 8001c3a:	4b1a      	ldr	r3, [pc, #104]	; (8001ca4 <HAL_ADC_MspInit+0x90>)
 8001c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c3e:	4a19      	ldr	r2, [pc, #100]	; (8001ca4 <HAL_ADC_MspInit+0x90>)
 8001c40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c44:	6453      	str	r3, [r2, #68]	; 0x44
 8001c46:	4b17      	ldr	r3, [pc, #92]	; (8001ca4 <HAL_ADC_MspInit+0x90>)
 8001c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c4e:	613b      	str	r3, [r7, #16]
 8001c50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	60fb      	str	r3, [r7, #12]
 8001c56:	4b13      	ldr	r3, [pc, #76]	; (8001ca4 <HAL_ADC_MspInit+0x90>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5a:	4a12      	ldr	r2, [pc, #72]	; (8001ca4 <HAL_ADC_MspInit+0x90>)
 8001c5c:	f043 0301 	orr.w	r3, r3, #1
 8001c60:	6313      	str	r3, [r2, #48]	; 0x30
 8001c62:	4b10      	ldr	r3, [pc, #64]	; (8001ca4 <HAL_ADC_MspInit+0x90>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = PINA_ADC_VMON;
 8001c6e:	2308      	movs	r3, #8
 8001c70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c72:	2303      	movs	r3, #3
 8001c74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c76:	2300      	movs	r3, #0
 8001c78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c7a:	f107 0314 	add.w	r3, r7, #20
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4809      	ldr	r0, [pc, #36]	; (8001ca8 <HAL_ADC_MspInit+0x94>)
 8001c82:	f002 f96f 	bl	8003f64 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 8001c86:	2200      	movs	r2, #0
 8001c88:	2102      	movs	r1, #2
 8001c8a:	2012      	movs	r0, #18
 8001c8c:	f002 f90b 	bl	8003ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001c90:	2012      	movs	r0, #18
 8001c92:	f002 f924 	bl	8003ede <HAL_NVIC_EnableIRQ>
  }

}
 8001c96:	bf00      	nop
 8001c98:	3728      	adds	r7, #40	; 0x28
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40012000 	.word	0x40012000
 8001ca4:	40023800 	.word	0x40023800
 8001ca8:	40020000 	.word	0x40020000

08001cac <HAL_CAN_MspInit>:
  }

}

void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b08a      	sub	sp, #40	; 0x28
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb4:	f107 0314 	add.w	r3, r7, #20
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	60da      	str	r2, [r3, #12]
 8001cc2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a29      	ldr	r2, [pc, #164]	; (8001d70 <HAL_CAN_MspInit+0xc4>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d14c      	bne.n	8001d68 <HAL_CAN_MspInit+0xbc>
  {
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	613b      	str	r3, [r7, #16]
 8001cd2:	4b28      	ldr	r3, [pc, #160]	; (8001d74 <HAL_CAN_MspInit+0xc8>)
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd6:	4a27      	ldr	r2, [pc, #156]	; (8001d74 <HAL_CAN_MspInit+0xc8>)
 8001cd8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cdc:	6413      	str	r3, [r2, #64]	; 0x40
 8001cde:	4b25      	ldr	r3, [pc, #148]	; (8001d74 <HAL_CAN_MspInit+0xc8>)
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ce6:	613b      	str	r3, [r7, #16]
 8001ce8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]
 8001cee:	4b21      	ldr	r3, [pc, #132]	; (8001d74 <HAL_CAN_MspInit+0xc8>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf2:	4a20      	ldr	r2, [pc, #128]	; (8001d74 <HAL_CAN_MspInit+0xc8>)
 8001cf4:	f043 0302 	orr.w	r3, r3, #2
 8001cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cfa:	4b1e      	ldr	r3, [pc, #120]	; (8001d74 <HAL_CAN_MspInit+0xc8>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = PINB_CAN_RX|PINB_CAN_TX;
 8001d06:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d14:	2302      	movs	r3, #2
 8001d16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001d18:	2309      	movs	r3, #9
 8001d1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d1c:	f107 0314 	add.w	r3, r7, #20
 8001d20:	4619      	mov	r1, r3
 8001d22:	4815      	ldr	r0, [pc, #84]	; (8001d78 <HAL_CAN_MspInit+0xcc>)
 8001d24:	f002 f91e 	bl	8003f64 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 2, 0);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	2102      	movs	r1, #2
 8001d2c:	2013      	movs	r0, #19
 8001d2e:	f002 f8ba 	bl	8003ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001d32:	2013      	movs	r0, #19
 8001d34:	f002 f8d3 	bl	8003ede <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 2, 0);
 8001d38:	2200      	movs	r2, #0
 8001d3a:	2102      	movs	r1, #2
 8001d3c:	2014      	movs	r0, #20
 8001d3e:	f002 f8b2 	bl	8003ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001d42:	2014      	movs	r0, #20
 8001d44:	f002 f8cb 	bl	8003ede <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 2, 0);
 8001d48:	2200      	movs	r2, #0
 8001d4a:	2102      	movs	r1, #2
 8001d4c:	2015      	movs	r0, #21
 8001d4e:	f002 f8aa 	bl	8003ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001d52:	2015      	movs	r0, #21
 8001d54:	f002 f8c3 	bl	8003ede <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 2, 0);
 8001d58:	2200      	movs	r2, #0
 8001d5a:	2102      	movs	r1, #2
 8001d5c:	2016      	movs	r0, #22
 8001d5e:	f002 f8a2 	bl	8003ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001d62:	2016      	movs	r0, #22
 8001d64:	f002 f8bb 	bl	8003ede <HAL_NVIC_EnableIRQ>
  }

}
 8001d68:	bf00      	nop
 8001d6a:	3728      	adds	r7, #40	; 0x28
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	40006400 	.word	0x40006400
 8001d74:	40023800 	.word	0x40023800
 8001d78:	40020400 	.word	0x40020400

08001d7c <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08a      	sub	sp, #40	; 0x28
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d84:	f107 0314 	add.w	r3, r7, #20
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	60da      	str	r2, [r3, #12]
 8001d92:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a19      	ldr	r2, [pc, #100]	; (8001e00 <HAL_I2C_MspInit+0x84>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d12c      	bne.n	8001df8 <HAL_I2C_MspInit+0x7c>
  {
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	613b      	str	r3, [r7, #16]
 8001da2:	4b18      	ldr	r3, [pc, #96]	; (8001e04 <HAL_I2C_MspInit+0x88>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	4a17      	ldr	r2, [pc, #92]	; (8001e04 <HAL_I2C_MspInit+0x88>)
 8001da8:	f043 0302 	orr.w	r3, r3, #2
 8001dac:	6313      	str	r3, [r2, #48]	; 0x30
 8001dae:	4b15      	ldr	r3, [pc, #84]	; (8001e04 <HAL_I2C_MspInit+0x88>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	613b      	str	r3, [r7, #16]
 8001db8:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = PINB_I2C_SCL|PINB_12C_SDA;
 8001dba:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001dbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dc0:	2312      	movs	r3, #18
 8001dc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001dcc:	2304      	movs	r3, #4
 8001dce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd0:	f107 0314 	add.w	r3, r7, #20
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	480c      	ldr	r0, [pc, #48]	; (8001e08 <HAL_I2C_MspInit+0x8c>)
 8001dd8:	f002 f8c4 	bl	8003f64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60fb      	str	r3, [r7, #12]
 8001de0:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <HAL_I2C_MspInit+0x88>)
 8001de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de4:	4a07      	ldr	r2, [pc, #28]	; (8001e04 <HAL_I2C_MspInit+0x88>)
 8001de6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001dea:	6413      	str	r3, [r2, #64]	; 0x40
 8001dec:	4b05      	ldr	r3, [pc, #20]	; (8001e04 <HAL_I2C_MspInit+0x88>)
 8001dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	68fb      	ldr	r3, [r7, #12]
//    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
//    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 2, 0);
//    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
  }

}
 8001df8:	bf00      	nop
 8001dfa:	3728      	adds	r7, #40	; 0x28
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	40005800 	.word	0x40005800
 8001e04:	40023800 	.word	0x40023800
 8001e08:	40020400 	.word	0x40020400

08001e0c <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b08a      	sub	sp, #40	; 0x28
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e14:	f107 0314 	add.w	r3, r7, #20
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
 8001e22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a1d      	ldr	r2, [pc, #116]	; (8001ea0 <HAL_SPI_MspInit+0x94>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d133      	bne.n	8001e96 <HAL_SPI_MspInit+0x8a>
  {
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e2e:	2300      	movs	r3, #0
 8001e30:	613b      	str	r3, [r7, #16]
 8001e32:	4b1c      	ldr	r3, [pc, #112]	; (8001ea4 <HAL_SPI_MspInit+0x98>)
 8001e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e36:	4a1b      	ldr	r2, [pc, #108]	; (8001ea4 <HAL_SPI_MspInit+0x98>)
 8001e38:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e3c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e3e:	4b19      	ldr	r3, [pc, #100]	; (8001ea4 <HAL_SPI_MspInit+0x98>)
 8001e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e46:	613b      	str	r3, [r7, #16]
 8001e48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	4b15      	ldr	r3, [pc, #84]	; (8001ea4 <HAL_SPI_MspInit+0x98>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e52:	4a14      	ldr	r2, [pc, #80]	; (8001ea4 <HAL_SPI_MspInit+0x98>)
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	6313      	str	r3, [r2, #48]	; 0x30
 8001e5a:	4b12      	ldr	r3, [pc, #72]	; (8001ea4 <HAL_SPI_MspInit+0x98>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	60fb      	str	r3, [r7, #12]
 8001e64:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = PINA_SPI_SCK|PINA_SPI_MISO|PINA_SPI_MOSI;
 8001e66:	23e0      	movs	r3, #224	; 0xe0
 8001e68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e72:	2302      	movs	r3, #2
 8001e74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e76:	2305      	movs	r3, #5
 8001e78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e7a:	f107 0314 	add.w	r3, r7, #20
 8001e7e:	4619      	mov	r1, r3
 8001e80:	4809      	ldr	r0, [pc, #36]	; (8001ea8 <HAL_SPI_MspInit+0x9c>)
 8001e82:	f002 f86f 	bl	8003f64 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 0);
 8001e86:	2200      	movs	r2, #0
 8001e88:	2102      	movs	r1, #2
 8001e8a:	2023      	movs	r0, #35	; 0x23
 8001e8c:	f002 f80b 	bl	8003ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001e90:	2023      	movs	r0, #35	; 0x23
 8001e92:	f002 f824 	bl	8003ede <HAL_NVIC_EnableIRQ>
  }

}
 8001e96:	bf00      	nop
 8001e98:	3728      	adds	r7, #40	; 0x28
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40013000 	.word	0x40013000
 8001ea4:	40023800 	.word	0x40023800
 8001ea8:	40020000 	.word	0x40020000

08001eac <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b08c      	sub	sp, #48	; 0x30
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb4:	f107 031c 	add.w	r3, r7, #28
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	60da      	str	r2, [r3, #12]
 8001ec2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a32      	ldr	r2, [pc, #200]	; (8001f94 <HAL_UART_MspInit+0xe8>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d12c      	bne.n	8001f28 <HAL_UART_MspInit+0x7c>
  {
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ece:	2300      	movs	r3, #0
 8001ed0:	61bb      	str	r3, [r7, #24]
 8001ed2:	4b31      	ldr	r3, [pc, #196]	; (8001f98 <HAL_UART_MspInit+0xec>)
 8001ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed6:	4a30      	ldr	r2, [pc, #192]	; (8001f98 <HAL_UART_MspInit+0xec>)
 8001ed8:	f043 0310 	orr.w	r3, r3, #16
 8001edc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ede:	4b2e      	ldr	r3, [pc, #184]	; (8001f98 <HAL_UART_MspInit+0xec>)
 8001ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee2:	f003 0310 	and.w	r3, r3, #16
 8001ee6:	61bb      	str	r3, [r7, #24]
 8001ee8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eea:	2300      	movs	r3, #0
 8001eec:	617b      	str	r3, [r7, #20]
 8001eee:	4b2a      	ldr	r3, [pc, #168]	; (8001f98 <HAL_UART_MspInit+0xec>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef2:	4a29      	ldr	r2, [pc, #164]	; (8001f98 <HAL_UART_MspInit+0xec>)
 8001ef4:	f043 0302 	orr.w	r3, r3, #2
 8001ef8:	6313      	str	r3, [r2, #48]	; 0x30
 8001efa:	4b27      	ldr	r3, [pc, #156]	; (8001f98 <HAL_UART_MspInit+0xec>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efe:	f003 0302 	and.w	r3, r3, #2
 8001f02:	617b      	str	r3, [r7, #20]
 8001f04:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = PINB_UART1_TX|PINB_UART1_RX;
 8001f06:	23c0      	movs	r3, #192	; 0xc0
 8001f08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f12:	2300      	movs	r3, #0
 8001f14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f16:	2307      	movs	r3, #7
 8001f18:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f1a:	f107 031c 	add.w	r3, r7, #28
 8001f1e:	4619      	mov	r1, r3
 8001f20:	481e      	ldr	r0, [pc, #120]	; (8001f9c <HAL_UART_MspInit+0xf0>)
 8001f22:	f002 f81f 	bl	8003f64 <HAL_GPIO_Init>
    /* USART3 interrupt Init */
//    HAL_NVIC_SetPriority(USART3_IRQn, 3, 0);
//    HAL_NVIC_EnableIRQ(USART3_IRQn);
  }

}
 8001f26:	e031      	b.n	8001f8c <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a1c      	ldr	r2, [pc, #112]	; (8001fa0 <HAL_UART_MspInit+0xf4>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d12c      	bne.n	8001f8c <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f32:	2300      	movs	r3, #0
 8001f34:	613b      	str	r3, [r7, #16]
 8001f36:	4b18      	ldr	r3, [pc, #96]	; (8001f98 <HAL_UART_MspInit+0xec>)
 8001f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3a:	4a17      	ldr	r2, [pc, #92]	; (8001f98 <HAL_UART_MspInit+0xec>)
 8001f3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f40:	6413      	str	r3, [r2, #64]	; 0x40
 8001f42:	4b15      	ldr	r3, [pc, #84]	; (8001f98 <HAL_UART_MspInit+0xec>)
 8001f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f4a:	613b      	str	r3, [r7, #16]
 8001f4c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60fb      	str	r3, [r7, #12]
 8001f52:	4b11      	ldr	r3, [pc, #68]	; (8001f98 <HAL_UART_MspInit+0xec>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	4a10      	ldr	r2, [pc, #64]	; (8001f98 <HAL_UART_MspInit+0xec>)
 8001f58:	f043 0304 	orr.w	r3, r3, #4
 8001f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5e:	4b0e      	ldr	r3, [pc, #56]	; (8001f98 <HAL_UART_MspInit+0xec>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f62:	f003 0304 	and.w	r3, r3, #4
 8001f66:	60fb      	str	r3, [r7, #12]
 8001f68:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PINC_UART2_RX|PINC_UART2_TX;
 8001f6a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001f6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f70:	2302      	movs	r3, #2
 8001f72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001f7c:	2307      	movs	r3, #7
 8001f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f80:	f107 031c 	add.w	r3, r7, #28
 8001f84:	4619      	mov	r1, r3
 8001f86:	4807      	ldr	r0, [pc, #28]	; (8001fa4 <HAL_UART_MspInit+0xf8>)
 8001f88:	f001 ffec 	bl	8003f64 <HAL_GPIO_Init>
}
 8001f8c:	bf00      	nop
 8001f8e:	3730      	adds	r7, #48	; 0x30
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40011000 	.word	0x40011000
 8001f98:	40023800 	.word	0x40023800
 8001f9c:	40020400 	.word	0x40020400
 8001fa0:	40004800 	.word	0x40004800
 8001fa4:	40020800 	.word	0x40020800

08001fa8 <NMI_Handler>:
extern TIM_HandleTypeDef htim9;
extern UART_HandleTypeDef huart1;
extern UART_HandleTypeDef huart3;

void NMI_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0

  while (1)
 8001fac:	e7fe      	b.n	8001fac <NMI_Handler+0x4>

08001fae <HardFault_Handler>:
  {
  }
}

void HardFault_Handler(void)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	af00      	add	r7, sp, #0

  while (1)
 8001fb2:	e7fe      	b.n	8001fb2 <HardFault_Handler+0x4>

08001fb4 <MemManage_Handler>:
  {
  }
}

void MemManage_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  while (1)
 8001fb8:	e7fe      	b.n	8001fb8 <MemManage_Handler+0x4>

08001fba <BusFault_Handler>:
  {
  }
}

void BusFault_Handler(void)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	af00      	add	r7, sp, #0

  while (1)
 8001fbe:	e7fe      	b.n	8001fbe <BusFault_Handler+0x4>

08001fc0 <UsageFault_Handler>:
  {
  }
}

void UsageFault_Handler(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0

  while (1)
 8001fc4:	e7fe      	b.n	8001fc4 <UsageFault_Handler+0x4>

08001fc6 <SVC_Handler>:
  {
  }
}

void SVC_Handler(void)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	af00      	add	r7, sp, #0

}
 8001fca:	bf00      	nop
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0

}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	af00      	add	r7, sp, #0

}
 8001fe6:	bf00      	nop
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8001ff4:	f000 fcca 	bl	800298c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8001ff8:	f001 ff8b 	bl	8003f12 <HAL_SYSTICK_IRQHandler>
}
 8001ffc:	bf00      	nop
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <TIM1_BRK_TIM9_IRQHandler>:

void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim9);
 8002004:	4802      	ldr	r0, [pc, #8]	; (8002010 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8002006:	f005 f8a7 	bl	8007158 <HAL_TIM_IRQHandler>
}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	2000042c 	.word	0x2000042c

08002014 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim2);
 8002018:	4802      	ldr	r0, [pc, #8]	; (8002024 <TIM2_IRQHandler+0x10>)
 800201a:	f005 f89d 	bl	8007158 <HAL_TIM_IRQHandler>
}
 800201e:	bf00      	nop
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	2000039c 	.word	0x2000039c

08002028 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim5);
 800202c:	4802      	ldr	r0, [pc, #8]	; (8002038 <TIM5_IRQHandler+0x10>)
 800202e:	f005 f893 	bl	8007158 <HAL_TIM_IRQHandler>
}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	200003e4 	.word	0x200003e4

0800203c <ADC_IRQHandler>:

void ADC_IRQHandler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  HAL_ADC_IRQHandler(&hadc1);
 8002040:	4802      	ldr	r0, [pc, #8]	; (800204c <ADC_IRQHandler+0x10>)
 8002042:	f000 fe09 	bl	8002c58 <HAL_ADC_IRQHandler>
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	200001f8 	.word	0x200001f8

08002050 <CAN1_TX_IRQHandler>:

void CAN1_TX_IRQHandler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  HAL_CAN_IRQHandler(&hcan1);
 8002054:	4802      	ldr	r0, [pc, #8]	; (8002060 <CAN1_TX_IRQHandler+0x10>)
 8002056:	f001 fc39 	bl	80038cc <HAL_CAN_IRQHandler>
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	20000240 	.word	0x20000240

08002064 <CAN1_RX0_IRQHandler>:

void CAN1_RX0_IRQHandler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  HAL_CAN_IRQHandler(&hcan1);
 8002068:	4802      	ldr	r0, [pc, #8]	; (8002074 <CAN1_RX0_IRQHandler+0x10>)
 800206a:	f001 fc2f 	bl	80038cc <HAL_CAN_IRQHandler>
}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	20000240 	.word	0x20000240

08002078 <CAN1_RX1_IRQHandler>:

void CAN1_RX1_IRQHandler(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  HAL_CAN_IRQHandler(&hcan1);
 800207c:	4802      	ldr	r0, [pc, #8]	; (8002088 <CAN1_RX1_IRQHandler+0x10>)
 800207e:	f001 fc25 	bl	80038cc <HAL_CAN_IRQHandler>
}
 8002082:	bf00      	nop
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	20000240 	.word	0x20000240

0800208c <CAN1_SCE_IRQHandler>:

void CAN1_SCE_IRQHandler(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  HAL_CAN_IRQHandler(&hcan1);
 8002090:	4802      	ldr	r0, [pc, #8]	; (800209c <CAN1_SCE_IRQHandler+0x10>)
 8002092:	f001 fc1b 	bl	80038cc <HAL_CAN_IRQHandler>
}
 8002096:	bf00      	nop
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	20000240 	.word	0x20000240

080020a0 <SPI1_IRQHandler>:
//{
//  HAL_I2C_ER_IRQHandler(&hi2c2);
//}

void SPI1_IRQHandler(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi1);
 80020a4:	4802      	ldr	r0, [pc, #8]	; (80020b0 <SPI1_IRQHandler+0x10>)
 80020a6:	f004 fc91 	bl	80069cc <HAL_SPI_IRQHandler>
}
 80020aa:	bf00      	nop
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	200002bc 	.word	0x200002bc

080020b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
	return 1;
 80020b8:	2301      	movs	r3, #1
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <_kill>:

int _kill(int pid, int sig)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80020ce:	f006 f96b 	bl	80083a8 <__errno>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2216      	movs	r2, #22
 80020d6:	601a      	str	r2, [r3, #0]
	return -1;
 80020d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3708      	adds	r7, #8
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <_exit>:

void _exit (int status)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80020ec:	f04f 31ff 	mov.w	r1, #4294967295
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f7ff ffe7 	bl	80020c4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80020f6:	e7fe      	b.n	80020f6 <_exit+0x12>

080020f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	60f8      	str	r0, [r7, #12]
 8002100:	60b9      	str	r1, [r7, #8]
 8002102:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002104:	2300      	movs	r3, #0
 8002106:	617b      	str	r3, [r7, #20]
 8002108:	e00a      	b.n	8002120 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800210a:	f3af 8000 	nop.w
 800210e:	4601      	mov	r1, r0
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	1c5a      	adds	r2, r3, #1
 8002114:	60ba      	str	r2, [r7, #8]
 8002116:	b2ca      	uxtb	r2, r1
 8002118:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	3301      	adds	r3, #1
 800211e:	617b      	str	r3, [r7, #20]
 8002120:	697a      	ldr	r2, [r7, #20]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	429a      	cmp	r2, r3
 8002126:	dbf0      	blt.n	800210a <_read+0x12>
	}

return len;
 8002128:	687b      	ldr	r3, [r7, #4]
}
 800212a:	4618      	mov	r0, r3
 800212c:	3718      	adds	r7, #24
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}

08002132 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b086      	sub	sp, #24
 8002136:	af00      	add	r7, sp, #0
 8002138:	60f8      	str	r0, [r7, #12]
 800213a:	60b9      	str	r1, [r7, #8]
 800213c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800213e:	2300      	movs	r3, #0
 8002140:	617b      	str	r3, [r7, #20]
 8002142:	e009      	b.n	8002158 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	1c5a      	adds	r2, r3, #1
 8002148:	60ba      	str	r2, [r7, #8]
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	4618      	mov	r0, r3
 800214e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	3301      	adds	r3, #1
 8002156:	617b      	str	r3, [r7, #20]
 8002158:	697a      	ldr	r2, [r7, #20]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	429a      	cmp	r2, r3
 800215e:	dbf1      	blt.n	8002144 <_write+0x12>
	}
	return len;
 8002160:	687b      	ldr	r3, [r7, #4]
}
 8002162:	4618      	mov	r0, r3
 8002164:	3718      	adds	r7, #24
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}

0800216a <_close>:

int _close(int file)
{
 800216a:	b480      	push	{r7}
 800216c:	b083      	sub	sp, #12
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
	return -1;
 8002172:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002176:	4618      	mov	r0, r3
 8002178:	370c      	adds	r7, #12
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr

08002182 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002182:	b480      	push	{r7}
 8002184:	b083      	sub	sp, #12
 8002186:	af00      	add	r7, sp, #0
 8002188:	6078      	str	r0, [r7, #4]
 800218a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002192:	605a      	str	r2, [r3, #4]
	return 0;
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	370c      	adds	r7, #12
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <_isatty>:

int _isatty(int file)
{
 80021a2:	b480      	push	{r7}
 80021a4:	b083      	sub	sp, #12
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
	return 1;
 80021aa:	2301      	movs	r3, #1
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
	return 0;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3714      	adds	r7, #20
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
	...

080021d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021dc:	4a14      	ldr	r2, [pc, #80]	; (8002230 <_sbrk+0x5c>)
 80021de:	4b15      	ldr	r3, [pc, #84]	; (8002234 <_sbrk+0x60>)
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021e8:	4b13      	ldr	r3, [pc, #76]	; (8002238 <_sbrk+0x64>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d102      	bne.n	80021f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021f0:	4b11      	ldr	r3, [pc, #68]	; (8002238 <_sbrk+0x64>)
 80021f2:	4a12      	ldr	r2, [pc, #72]	; (800223c <_sbrk+0x68>)
 80021f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021f6:	4b10      	ldr	r3, [pc, #64]	; (8002238 <_sbrk+0x64>)
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4413      	add	r3, r2
 80021fe:	693a      	ldr	r2, [r7, #16]
 8002200:	429a      	cmp	r2, r3
 8002202:	d207      	bcs.n	8002214 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002204:	f006 f8d0 	bl	80083a8 <__errno>
 8002208:	4603      	mov	r3, r0
 800220a:	220c      	movs	r2, #12
 800220c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800220e:	f04f 33ff 	mov.w	r3, #4294967295
 8002212:	e009      	b.n	8002228 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002214:	4b08      	ldr	r3, [pc, #32]	; (8002238 <_sbrk+0x64>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800221a:	4b07      	ldr	r3, [pc, #28]	; (8002238 <_sbrk+0x64>)
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4413      	add	r3, r2
 8002222:	4a05      	ldr	r2, [pc, #20]	; (8002238 <_sbrk+0x64>)
 8002224:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002226:	68fb      	ldr	r3, [r7, #12]
}
 8002228:	4618      	mov	r0, r3
 800222a:	3718      	adds	r7, #24
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	20020000 	.word	0x20020000
 8002234:	00000400 	.word	0x00000400
 8002238:	20000500 	.word	0x20000500
 800223c:	20000528 	.word	0x20000528

08002240 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002244:	4b06      	ldr	r3, [pc, #24]	; (8002260 <SystemInit+0x20>)
 8002246:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800224a:	4a05      	ldr	r2, [pc, #20]	; (8002260 <SystemInit+0x20>)
 800224c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002250:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002254:	bf00      	nop
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	e000ed00 	.word	0xe000ed00

08002264 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002264:	f8df d034 	ldr.w	sp, [pc, #52]	; 800229c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002268:	480d      	ldr	r0, [pc, #52]	; (80022a0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800226a:	490e      	ldr	r1, [pc, #56]	; (80022a4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800226c:	4a0e      	ldr	r2, [pc, #56]	; (80022a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800226e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002270:	e002      	b.n	8002278 <LoopCopyDataInit>

08002272 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002272:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002274:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002276:	3304      	adds	r3, #4

08002278 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002278:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800227a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800227c:	d3f9      	bcc.n	8002272 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800227e:	4a0b      	ldr	r2, [pc, #44]	; (80022ac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002280:	4c0b      	ldr	r4, [pc, #44]	; (80022b0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002282:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002284:	e001      	b.n	800228a <LoopFillZerobss>

08002286 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002286:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002288:	3204      	adds	r2, #4

0800228a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800228a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800228c:	d3fb      	bcc.n	8002286 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800228e:	f7ff ffd7 	bl	8002240 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002292:	f006 f88f 	bl	80083b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002296:	f7fe fe09 	bl	8000eac <main>
  bx  lr    
 800229a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800229c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022a4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80022a8:	0800b66c 	.word	0x0800b66c
  ldr r2, =_sbss
 80022ac:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80022b0:	20000528 	.word	0x20000528

080022b4 <CAN2_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022b4:	e7fe      	b.n	80022b4 <CAN2_RX0_IRQHandler>

080022b6 <AD7193_Init>:

#include "AD7193.h"


void AD7193_Init(AD7193_t *ad7193, SPI_HandleTypeDef *spi, GPIO_TypeDef* SS_GPIO,uint16_t SS_pin) {
 80022b6:	b480      	push	{r7}
 80022b8:	b085      	sub	sp, #20
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	60f8      	str	r0, [r7, #12]
 80022be:	60b9      	str	r1, [r7, #8]
 80022c0:	607a      	str	r2, [r7, #4]
 80022c2:	807b      	strh	r3, [r7, #2]
	ad7193->AD7193_hspi = spi;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	68ba      	ldr	r2, [r7, #8]
 80022c8:	601a      	str	r2, [r3, #0]
	ad7193->SS_GPIO = SS_GPIO;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	605a      	str	r2, [r3, #4]
	ad7193->SS_pin = SS_pin;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	887a      	ldrh	r2, [r7, #2]
 80022d4:	811a      	strh	r2, [r3, #8]
}
 80022d6:	bf00      	nop
 80022d8:	3714      	adds	r7, #20
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr

080022e2 <AD7193_GetRegValue>:
	}
	HAL_GPIO_WritePin(ad7193->SS_GPIO, ad7193->SS_pin, GPIO_PIN_SET);
	HAL_Delay(5);
}

uint8_t AD7193_GetRegValue(AD7193_t *ad7193,uint8_t regAddr, uint8_t data_length) {
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b084      	sub	sp, #16
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
 80022ea:	460b      	mov	r3, r1
 80022ec:	70fb      	strb	r3, [r7, #3]
 80022ee:	4613      	mov	r3, r2
 80022f0:	70bb      	strb	r3, [r7, #2]
//	uint32_t val=0;
	uint8_t buffer=0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	73fb      	strb	r3, [r7, #15]
	uint8_t command= AD7193_COMM_READ | AD7193_COMM_ADDR(regAddr);
 80022f6:	78fb      	ldrb	r3, [r7, #3]
 80022f8:	00db      	lsls	r3, r3, #3
 80022fa:	b25b      	sxtb	r3, r3
 80022fc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002300:	b25b      	sxtb	r3, r3
 8002302:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002306:	b25b      	sxtb	r3, r3
 8002308:	b2db      	uxtb	r3, r3
 800230a:	73bb      	strb	r3, [r7, #14]
	HAL_GPIO_WritePin(ad7193->SS_GPIO, ad7193->SS_pin, GPIO_PIN_RESET);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6858      	ldr	r0, [r3, #4]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	891b      	ldrh	r3, [r3, #8]
 8002314:	2200      	movs	r2, #0
 8002316:	4619      	mov	r1, r3
 8002318:	f001 ffc0 	bl	800429c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(ad7193->AD7193_hspi, &command, 1, AD7193_TIMEOUT);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6818      	ldr	r0, [r3, #0]
 8002320:	f107 010e 	add.w	r1, r7, #14
 8002324:	f04f 33ff 	mov.w	r3, #4294967295
 8002328:	2201      	movs	r2, #1
 800232a:	f003 ff60 	bl	80061ee <HAL_SPI_Transmit>
	HAL_SPI_Receive(ad7193->AD7193_hspi,&buffer, data_length, AD7193_TIMEOUT);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6818      	ldr	r0, [r3, #0]
 8002332:	78bb      	ldrb	r3, [r7, #2]
 8002334:	b29a      	uxth	r2, r3
 8002336:	f107 010f 	add.w	r1, r7, #15
 800233a:	f04f 33ff 	mov.w	r3, #4294967295
 800233e:	f004 f892 	bl	8006466 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ad7193->SS_GPIO, ad7193->SS_pin, GPIO_PIN_SET);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6858      	ldr	r0, [r3, #4]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	891b      	ldrh	r3, [r3, #8]
 800234a:	2201      	movs	r2, #1
 800234c:	4619      	mov	r1, r3
 800234e:	f001 ffa5 	bl	800429c <HAL_GPIO_WritePin>
	return buffer;
 8002352:	7bfb      	ldrb	r3, [r7, #15]
}
 8002354:	4618      	mov	r0, r3
 8002356:	3710      	adds	r7, #16
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <Write16>:
	return ((Value[0] << 8) | Value[1]);
}


void Write16(INA219_t *ina219, uint8_t Register, uint16_t Value)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b088      	sub	sp, #32
 8002360:	af04      	add	r7, sp, #16
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	460b      	mov	r3, r1
 8002366:	70fb      	strb	r3, [r7, #3]
 8002368:	4613      	mov	r3, r2
 800236a:	803b      	strh	r3, [r7, #0]
	uint8_t addr[2];
	addr[0] = (Value >> 8) & 0xff;  // upper byte
 800236c:	883b      	ldrh	r3, [r7, #0]
 800236e:	0a1b      	lsrs	r3, r3, #8
 8002370:	b29b      	uxth	r3, r3
 8002372:	b2db      	uxtb	r3, r3
 8002374:	733b      	strb	r3, [r7, #12]
	addr[1] = (Value >> 0) & 0xff; // lower byte
 8002376:	883b      	ldrh	r3, [r7, #0]
 8002378:	b2db      	uxtb	r3, r3
 800237a:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Mem_Write(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, (uint8_t*)addr, 2, 1000);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6818      	ldr	r0, [r3, #0]
 8002380:	78fb      	ldrb	r3, [r7, #3]
 8002382:	b29a      	uxth	r2, r3
 8002384:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002388:	9302      	str	r3, [sp, #8]
 800238a:	2302      	movs	r3, #2
 800238c:	9301      	str	r3, [sp, #4]
 800238e:	f107 030c 	add.w	r3, r7, #12
 8002392:	9300      	str	r3, [sp, #0]
 8002394:	2301      	movs	r3, #1
 8002396:	2180      	movs	r1, #128	; 0x80
 8002398:	f002 fc1c 	bl	8004bd4 <HAL_I2C_Mem_Write>
}
 800239c:	bf00      	nop
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <INA219_Reset>:

	return (result * 0.01 );
}

void INA219_Reset(INA219_t *ina219)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
	Write16(ina219, INA219_REG_CONFIG, INA219_CONFIG_RESET);
 80023ac:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80023b0:	2100      	movs	r1, #0
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f7ff ffd2 	bl	800235c <Write16>
	HAL_Delay(1);
 80023b8:	2001      	movs	r0, #1
 80023ba:	f000 fb07 	bl	80029cc <HAL_Delay>
}
 80023be:	bf00      	nop
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <INA219_setCalibration>:

void INA219_setCalibration(INA219_t *ina219, uint16_t CalibrationData)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b082      	sub	sp, #8
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
 80023ce:	460b      	mov	r3, r1
 80023d0:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CALIBRATION, CalibrationData);
 80023d2:	887b      	ldrh	r3, [r7, #2]
 80023d4:	461a      	mov	r2, r3
 80023d6:	2105      	movs	r1, #5
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f7ff ffbf 	bl	800235c <Write16>
}
 80023de:	bf00      	nop
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}

080023e6 <INA219_setConfig>:
	uint16_t result = Read16(ina219, INA219_REG_CONFIG);
	return result;
}

void INA219_setConfig(INA219_t *ina219, uint16_t Config)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	b082      	sub	sp, #8
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
 80023ee:	460b      	mov	r3, r1
 80023f0:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CONFIG, Config);
 80023f2:	887b      	ldrh	r3, [r7, #2]
 80023f4:	461a      	mov	r2, r3
 80023f6:	2100      	movs	r1, #0
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f7ff ffaf 	bl	800235c <Write16>
}
 80023fe:	bf00      	nop
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
	...

08002408 <INA219_setCalibration_32V_2A>:

void INA219_setCalibration_32V_2A(INA219_t *ina219)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
	uint16_t config = INA219_CONFIG_BVOLTAGERANGE_32V |
 8002410:	f643 139f 	movw	r3, #14751	; 0x399f
 8002414:	81fb      	strh	r3, [r7, #14]
	             INA219_CONFIG_GAIN_8_320MV | INA219_CONFIG_BADCRES_12BIT |
	             INA219_CONFIG_SADCRES_12BIT_1S_532US |
	             INA219_CONFIG_MODE_SANDBVOLT_CONTINUOUS;

	ina219_calibrationValue = 4096;
 8002416:	4b0c      	ldr	r3, [pc, #48]	; (8002448 <INA219_setCalibration_32V_2A+0x40>)
 8002418:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800241c:	801a      	strh	r2, [r3, #0]
	ina219_currentDivider_mA = 10; // Current LSB = 100uA per bit (1000/100 = 10)
 800241e:	4b0b      	ldr	r3, [pc, #44]	; (800244c <INA219_setCalibration_32V_2A+0x44>)
 8002420:	220a      	movs	r2, #10
 8002422:	801a      	strh	r2, [r3, #0]
	ina219_powerMultiplier_mW = 2; // Power LSB = 1mW per bit (2/1)
 8002424:	4b0a      	ldr	r3, [pc, #40]	; (8002450 <INA219_setCalibration_32V_2A+0x48>)
 8002426:	2202      	movs	r2, #2
 8002428:	801a      	strh	r2, [r3, #0]

	INA219_setCalibration(ina219, ina219_calibrationValue);
 800242a:	4b07      	ldr	r3, [pc, #28]	; (8002448 <INA219_setCalibration_32V_2A+0x40>)
 800242c:	881b      	ldrh	r3, [r3, #0]
 800242e:	4619      	mov	r1, r3
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f7ff ffc8 	bl	80023c6 <INA219_setCalibration>
	INA219_setConfig(ina219, config);
 8002436:	89fb      	ldrh	r3, [r7, #14]
 8002438:	4619      	mov	r1, r3
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f7ff ffd3 	bl	80023e6 <INA219_setConfig>
}
 8002440:	bf00      	nop
 8002442:	3710      	adds	r7, #16
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20000504 	.word	0x20000504
 800244c:	20000506 	.word	0x20000506
 8002450:	20000508 	.word	0x20000508

08002454 <INA219_Init>:
			break;
	}
}

uint8_t INA219_Init(INA219_t *ina219, I2C_HandleTypeDef *i2c, uint8_t Address)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af00      	add	r7, sp, #0
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	60b9      	str	r1, [r7, #8]
 800245e:	4613      	mov	r3, r2
 8002460:	71fb      	strb	r3, [r7, #7]
	ina219->ina219_i2c = i2c;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	68ba      	ldr	r2, [r7, #8]
 8002466:	601a      	str	r2, [r3, #0]
	ina219->Address = Address;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	79fa      	ldrb	r2, [r7, #7]
 800246c:	711a      	strb	r2, [r3, #4]

	ina219_currentDivider_mA = 0;
 800246e:	4b10      	ldr	r3, [pc, #64]	; (80024b0 <INA219_Init+0x5c>)
 8002470:	2200      	movs	r2, #0
 8002472:	801a      	strh	r2, [r3, #0]
	ina219_powerMultiplier_mW = 0;
 8002474:	4b0f      	ldr	r3, [pc, #60]	; (80024b4 <INA219_Init+0x60>)
 8002476:	2200      	movs	r2, #0
 8002478:	801a      	strh	r2, [r3, #0]

	uint8_t ina219_isReady = HAL_I2C_IsDeviceReady(i2c, (Address << 1), 3, 2);
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	b29b      	uxth	r3, r3
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	b299      	uxth	r1, r3
 8002482:	2302      	movs	r3, #2
 8002484:	2203      	movs	r2, #3
 8002486:	68b8      	ldr	r0, [r7, #8]
 8002488:	f002 fc9e 	bl	8004dc8 <HAL_I2C_IsDeviceReady>
 800248c:	4603      	mov	r3, r0
 800248e:	75fb      	strb	r3, [r7, #23]

	if(ina219_isReady == HAL_OK)
 8002490:	7dfb      	ldrb	r3, [r7, #23]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d107      	bne.n	80024a6 <INA219_Init+0x52>
	{

		INA219_Reset(ina219);
 8002496:	68f8      	ldr	r0, [r7, #12]
 8002498:	f7ff ff84 	bl	80023a4 <INA219_Reset>
		INA219_setCalibration_32V_2A(ina219);
 800249c:	68f8      	ldr	r0, [r7, #12]
 800249e:	f7ff ffb3 	bl	8002408 <INA219_setCalibration_32V_2A>

		return 1;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e000      	b.n	80024a8 <INA219_Init+0x54>
	}

	else
	{
		return 0;
 80024a6:	2300      	movs	r3, #0
	}
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3718      	adds	r7, #24
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	20000506 	.word	0x20000506
 80024b4:	20000508 	.word	0x20000508

080024b8 <DS3231_Init>:

/**
 * @brief Initializes the DS3231 module. Set clock halt bit to 0 to start timing.
 * @param hi2c User I2C handle pointer.
 */
void DS3231_Init(I2C_HandleTypeDef *hi2c) {
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
	_ds3231_ui2c = hi2c;
 80024c0:	4a09      	ldr	r2, [pc, #36]	; (80024e8 <DS3231_Init+0x30>)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6013      	str	r3, [r2, #0]
	DS3231_EnableAlarm1(DS3231_DISABLED);
 80024c6:	2000      	movs	r0, #0
 80024c8:	f000 f8a9 	bl	800261e <DS3231_EnableAlarm1>
	DS3231_EnableAlarm2(DS3231_DISABLED);
 80024cc:	2000      	movs	r0, #0
 80024ce:	f000 f86d 	bl	80025ac <DS3231_EnableAlarm2>
	DS3231_ClearAlarm1Flag();
 80024d2:	f000 f8c6 	bl	8002662 <DS3231_ClearAlarm1Flag>
	DS3231_ClearAlarm2Flag();
 80024d6:	f000 f88c 	bl	80025f2 <DS3231_ClearAlarm2Flag>
	DS3231_SetInterruptMode(DS3231_ALARM_INTERRUPT);
 80024da:	2001      	movs	r0, #1
 80024dc:	f000 f846 	bl	800256c <DS3231_SetInterruptMode>
}
 80024e0:	bf00      	nop
 80024e2:	3708      	adds	r7, #8
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	2000050c 	.word	0x2000050c

080024ec <DS3231_SetRegByte>:
/**
 * @brief Set the byte in the designated DS3231 register to value.
 * @param regAddr Register address to write.
 * @param val Value to set, 0 to 255.
 */
void DS3231_SetRegByte(uint8_t regAddr, uint8_t val) {
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b086      	sub	sp, #24
 80024f0:	af02      	add	r7, sp, #8
 80024f2:	4603      	mov	r3, r0
 80024f4:	460a      	mov	r2, r1
 80024f6:	71fb      	strb	r3, [r7, #7]
 80024f8:	4613      	mov	r3, r2
 80024fa:	71bb      	strb	r3, [r7, #6]
	uint8_t bytes[2] = { regAddr, val };
 80024fc:	79fb      	ldrb	r3, [r7, #7]
 80024fe:	733b      	strb	r3, [r7, #12]
 8002500:	79bb      	ldrb	r3, [r7, #6]
 8002502:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_ds3231_ui2c, DS3231_I2C_ADDR << 1, bytes, 2, DS3231_TIMEOUT);
 8002504:	4b07      	ldr	r3, [pc, #28]	; (8002524 <DS3231_SetRegByte+0x38>)
 8002506:	6818      	ldr	r0, [r3, #0]
 8002508:	f107 020c 	add.w	r2, r7, #12
 800250c:	f04f 33ff 	mov.w	r3, #4294967295
 8002510:	9300      	str	r3, [sp, #0]
 8002512:	2302      	movs	r3, #2
 8002514:	21d0      	movs	r1, #208	; 0xd0
 8002516:	f002 f839 	bl	800458c <HAL_I2C_Master_Transmit>
}
 800251a:	bf00      	nop
 800251c:	3710      	adds	r7, #16
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	2000050c 	.word	0x2000050c

08002528 <DS3231_GetRegByte>:
/**
 * @brief Gets the byte in the designated DS3231 register.
 * @param regAddr Register address to read.
 * @return Value stored in the register, 0 to 255.
 */
uint8_t DS3231_GetRegByte(uint8_t regAddr) {
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af02      	add	r7, sp, #8
 800252e:	4603      	mov	r3, r0
 8002530:	71fb      	strb	r3, [r7, #7]
	uint8_t val;
	HAL_I2C_Master_Transmit(_ds3231_ui2c, DS3231_I2C_ADDR << 1, &regAddr, 1, DS3231_TIMEOUT);
 8002532:	4b0d      	ldr	r3, [pc, #52]	; (8002568 <DS3231_GetRegByte+0x40>)
 8002534:	6818      	ldr	r0, [r3, #0]
 8002536:	1dfa      	adds	r2, r7, #7
 8002538:	f04f 33ff 	mov.w	r3, #4294967295
 800253c:	9300      	str	r3, [sp, #0]
 800253e:	2301      	movs	r3, #1
 8002540:	21d0      	movs	r1, #208	; 0xd0
 8002542:	f002 f823 	bl	800458c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_ds3231_ui2c, DS3231_I2C_ADDR << 1, &val, 1, DS3231_TIMEOUT);
 8002546:	4b08      	ldr	r3, [pc, #32]	; (8002568 <DS3231_GetRegByte+0x40>)
 8002548:	6818      	ldr	r0, [r3, #0]
 800254a:	f107 020f 	add.w	r2, r7, #15
 800254e:	f04f 33ff 	mov.w	r3, #4294967295
 8002552:	9300      	str	r3, [sp, #0]
 8002554:	2301      	movs	r3, #1
 8002556:	21d0      	movs	r1, #208	; 0xd0
 8002558:	f002 f916 	bl	8004788 <HAL_I2C_Master_Receive>
	return val;
 800255c:	7bfb      	ldrb	r3, [r7, #15]
}
 800255e:	4618      	mov	r0, r3
 8002560:	3710      	adds	r7, #16
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	2000050c 	.word	0x2000050c

0800256c <DS3231_SetInterruptMode>:

/**
 * @brief Set the interrupt mode to either alarm interrupt or square wave interrupt.
 * @param mode Interrupt mode to set, DS3231_ALARM_INTERRUPT or DS3231_SQUARE_WAVE_INTERRUPT.
 */
void DS3231_SetInterruptMode(DS3231_InterruptMode mode){
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	4603      	mov	r3, r0
 8002574:	71fb      	strb	r3, [r7, #7]
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 8002576:	200e      	movs	r0, #14
 8002578:	f7ff ffd6 	bl	8002528 <DS3231_GetRegByte>
 800257c:	4603      	mov	r3, r0
 800257e:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0xfb) | ((mode & 0x01) << DS3231_INTCN));
 8002580:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002584:	f023 0304 	bic.w	r3, r3, #4
 8002588:	b25a      	sxtb	r2, r3
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	b25b      	sxtb	r3, r3
 8002590:	f003 0304 	and.w	r3, r3, #4
 8002594:	b25b      	sxtb	r3, r3
 8002596:	4313      	orrs	r3, r2
 8002598:	b25b      	sxtb	r3, r3
 800259a:	b2db      	uxtb	r3, r3
 800259c:	4619      	mov	r1, r3
 800259e:	200e      	movs	r0, #14
 80025a0:	f7ff ffa4 	bl	80024ec <DS3231_SetRegByte>
}
 80025a4:	bf00      	nop
 80025a6:	3710      	adds	r7, #16
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}

080025ac <DS3231_EnableAlarm2>:

/**
 * @brief Enables alarm 2.
 * @param enable Enable, DS3231_ENABLED or DS3231_DISABLED.
 */
void DS3231_EnableAlarm2(DS3231_State enable){
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	4603      	mov	r3, r0
 80025b4:	71fb      	strb	r3, [r7, #7]
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 80025b6:	200e      	movs	r0, #14
 80025b8:	f7ff ffb6 	bl	8002528 <DS3231_GetRegByte>
 80025bc:	4603      	mov	r3, r0
 80025be:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0xfd) | ((enable & 0x01) << DS3231_A2IE));
 80025c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025c4:	f023 0302 	bic.w	r3, r3, #2
 80025c8:	b25a      	sxtb	r2, r3
 80025ca:	79fb      	ldrb	r3, [r7, #7]
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	b25b      	sxtb	r3, r3
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	b25b      	sxtb	r3, r3
 80025d6:	4313      	orrs	r3, r2
 80025d8:	b25b      	sxtb	r3, r3
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	4619      	mov	r1, r3
 80025de:	200e      	movs	r0, #14
 80025e0:	f7ff ff84 	bl	80024ec <DS3231_SetRegByte>
	DS3231_SetInterruptMode(DS3231_ALARM_INTERRUPT);
 80025e4:	2001      	movs	r0, #1
 80025e6:	f7ff ffc1 	bl	800256c <DS3231_SetInterruptMode>
}
 80025ea:	bf00      	nop
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <DS3231_ClearAlarm2Flag>:

/**
 * @brief Clears alarm 2 matched flag. Matched flags must be cleared before the next match or the next interrupt will be masked.
 */
void DS3231_ClearAlarm2Flag(){
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b082      	sub	sp, #8
 80025f6:	af00      	add	r7, sp, #0
	uint8_t status = DS3231_GetRegByte(DS3231_REG_STATUS) & 0xfd;
 80025f8:	200f      	movs	r0, #15
 80025fa:	f7ff ff95 	bl	8002528 <DS3231_GetRegByte>
 80025fe:	4603      	mov	r3, r0
 8002600:	f023 0302 	bic.w	r3, r3, #2
 8002604:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_STATUS, status & ~(0x01 << DS3231_A2F));
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	f023 0302 	bic.w	r3, r3, #2
 800260c:	b2db      	uxtb	r3, r3
 800260e:	4619      	mov	r1, r3
 8002610:	200f      	movs	r0, #15
 8002612:	f7ff ff6b 	bl	80024ec <DS3231_SetRegByte>
}
 8002616:	bf00      	nop
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <DS3231_EnableAlarm1>:

/**
 * @brief Enables alarm 1.
 * @param enable Enable, DS3231_ENABLED or DS3231_DISABLED.
 */
void DS3231_EnableAlarm1(DS3231_State enable){
 800261e:	b580      	push	{r7, lr}
 8002620:	b084      	sub	sp, #16
 8002622:	af00      	add	r7, sp, #0
 8002624:	4603      	mov	r3, r0
 8002626:	71fb      	strb	r3, [r7, #7]
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 8002628:	200e      	movs	r0, #14
 800262a:	f7ff ff7d 	bl	8002528 <DS3231_GetRegByte>
 800262e:	4603      	mov	r3, r0
 8002630:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0xfe) | ((enable & 0x01) << DS3231_A1IE));
 8002632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002636:	f023 0301 	bic.w	r3, r3, #1
 800263a:	b25a      	sxtb	r2, r3
 800263c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002640:	f003 0301 	and.w	r3, r3, #1
 8002644:	b25b      	sxtb	r3, r3
 8002646:	4313      	orrs	r3, r2
 8002648:	b25b      	sxtb	r3, r3
 800264a:	b2db      	uxtb	r3, r3
 800264c:	4619      	mov	r1, r3
 800264e:	200e      	movs	r0, #14
 8002650:	f7ff ff4c 	bl	80024ec <DS3231_SetRegByte>
	DS3231_SetInterruptMode(DS3231_ALARM_INTERRUPT);
 8002654:	2001      	movs	r0, #1
 8002656:	f7ff ff89 	bl	800256c <DS3231_SetInterruptMode>
}
 800265a:	bf00      	nop
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}

08002662 <DS3231_ClearAlarm1Flag>:

/**
 * @brief Clears alarm 1 matched flag. Matched flags must be cleared before the next match or the next interrupt will be masked.
 */
void DS3231_ClearAlarm1Flag(){
 8002662:	b580      	push	{r7, lr}
 8002664:	b082      	sub	sp, #8
 8002666:	af00      	add	r7, sp, #0
	uint8_t status = DS3231_GetRegByte(DS3231_REG_STATUS) & 0xfe;
 8002668:	200f      	movs	r0, #15
 800266a:	f7ff ff5d 	bl	8002528 <DS3231_GetRegByte>
 800266e:	4603      	mov	r3, r0
 8002670:	f023 0301 	bic.w	r3, r3, #1
 8002674:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_STATUS, status & ~(0x01 << DS3231_A1F));
 8002676:	79fb      	ldrb	r3, [r7, #7]
 8002678:	f023 0301 	bic.w	r3, r3, #1
 800267c:	b2db      	uxtb	r3, r3
 800267e:	4619      	mov	r1, r3
 8002680:	200f      	movs	r0, #15
 8002682:	f7ff ff33 	bl	80024ec <DS3231_SetRegByte>
}
 8002686:	bf00      	nop
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <DS3231_SetDayOfWeek>:

/**
 * @brief Set the current day of week.
 * @param dayOfWeek Days since last Sunday, 1 to 7.
 */
void DS3231_SetDayOfWeek(uint8_t dayOfWeek) {
 800268e:	b580      	push	{r7, lr}
 8002690:	b082      	sub	sp, #8
 8002692:	af00      	add	r7, sp, #0
 8002694:	4603      	mov	r3, r0
 8002696:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_DOW, DS3231_EncodeBCD(dayOfWeek));
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	4618      	mov	r0, r3
 800269c:	f000 f8f2 	bl	8002884 <DS3231_EncodeBCD>
 80026a0:	4603      	mov	r3, r0
 80026a2:	4619      	mov	r1, r3
 80026a4:	2003      	movs	r0, #3
 80026a6:	f7ff ff21 	bl	80024ec <DS3231_SetRegByte>
}
 80026aa:	bf00      	nop
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <DS3231_SetDate>:

/**
 * @brief Set the current day of month.
 * @param date Day of month, 1 to 31.
 */
void DS3231_SetDate(uint8_t date) {
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b082      	sub	sp, #8
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	4603      	mov	r3, r0
 80026ba:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_DATE, DS3231_EncodeBCD(date));
 80026bc:	79fb      	ldrb	r3, [r7, #7]
 80026be:	4618      	mov	r0, r3
 80026c0:	f000 f8e0 	bl	8002884 <DS3231_EncodeBCD>
 80026c4:	4603      	mov	r3, r0
 80026c6:	4619      	mov	r1, r3
 80026c8:	2004      	movs	r0, #4
 80026ca:	f7ff ff0f 	bl	80024ec <DS3231_SetRegByte>
}
 80026ce:	bf00      	nop
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <DS3231_SetMonth>:

/**
 * @brief Set the current month.
 * @param month Month, 1 to 12.
 */
void DS3231_SetMonth(uint8_t month) {
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b084      	sub	sp, #16
 80026da:	af00      	add	r7, sp, #0
 80026dc:	4603      	mov	r3, r0
 80026de:	71fb      	strb	r3, [r7, #7]
	uint8_t century = DS3231_GetRegByte(DS3231_REG_MONTH) & 0x80;
 80026e0:	2005      	movs	r0, #5
 80026e2:	f7ff ff21 	bl	8002528 <DS3231_GetRegByte>
 80026e6:	4603      	mov	r3, r0
 80026e8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80026ec:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_REG_MONTH, DS3231_EncodeBCD(month) | century);
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f000 f8c7 	bl	8002884 <DS3231_EncodeBCD>
 80026f6:	4603      	mov	r3, r0
 80026f8:	461a      	mov	r2, r3
 80026fa:	7bfb      	ldrb	r3, [r7, #15]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	4619      	mov	r1, r3
 8002702:	2005      	movs	r0, #5
 8002704:	f7ff fef2 	bl	80024ec <DS3231_SetRegByte>
}
 8002708:	bf00      	nop
 800270a:	3710      	adds	r7, #16
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}

08002710 <DS3231_SetYear>:

/**
 * @brief Set the current year.
 * @param year Year, 2000 to 2199.
 */
void DS3231_SetYear(uint16_t year) {
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	4603      	mov	r3, r0
 8002718:	80fb      	strh	r3, [r7, #6]
	uint8_t century = (year / 100) % 20;
 800271a:	88fb      	ldrh	r3, [r7, #6]
 800271c:	4a1c      	ldr	r2, [pc, #112]	; (8002790 <DS3231_SetYear+0x80>)
 800271e:	fba2 2303 	umull	r2, r3, r2, r3
 8002722:	095b      	lsrs	r3, r3, #5
 8002724:	b29a      	uxth	r2, r3
 8002726:	4b1b      	ldr	r3, [pc, #108]	; (8002794 <DS3231_SetYear+0x84>)
 8002728:	fba3 1302 	umull	r1, r3, r3, r2
 800272c:	0919      	lsrs	r1, r3, #4
 800272e:	460b      	mov	r3, r1
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	440b      	add	r3, r1
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	b29b      	uxth	r3, r3
 800273a:	73fb      	strb	r3, [r7, #15]
	uint8_t monthReg = (DS3231_GetRegByte(DS3231_REG_MONTH) & 0x7f) | (century << DS3231_CENTURY);
 800273c:	2005      	movs	r0, #5
 800273e:	f7ff fef3 	bl	8002528 <DS3231_GetRegByte>
 8002742:	4603      	mov	r3, r0
 8002744:	b25b      	sxtb	r3, r3
 8002746:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800274a:	b25a      	sxtb	r2, r3
 800274c:	7bfb      	ldrb	r3, [r7, #15]
 800274e:	01db      	lsls	r3, r3, #7
 8002750:	b25b      	sxtb	r3, r3
 8002752:	4313      	orrs	r3, r2
 8002754:	b25b      	sxtb	r3, r3
 8002756:	73bb      	strb	r3, [r7, #14]
	DS3231_SetRegByte(DS3231_REG_MONTH, monthReg);
 8002758:	7bbb      	ldrb	r3, [r7, #14]
 800275a:	4619      	mov	r1, r3
 800275c:	2005      	movs	r0, #5
 800275e:	f7ff fec5 	bl	80024ec <DS3231_SetRegByte>
	DS3231_SetRegByte(DS3231_REG_YEAR, DS3231_EncodeBCD(year % 100));
 8002762:	88fb      	ldrh	r3, [r7, #6]
 8002764:	4a0a      	ldr	r2, [pc, #40]	; (8002790 <DS3231_SetYear+0x80>)
 8002766:	fba2 1203 	umull	r1, r2, r2, r3
 800276a:	0952      	lsrs	r2, r2, #5
 800276c:	2164      	movs	r1, #100	; 0x64
 800276e:	fb01 f202 	mul.w	r2, r1, r2
 8002772:	1a9b      	subs	r3, r3, r2
 8002774:	b29b      	uxth	r3, r3
 8002776:	b2db      	uxtb	r3, r3
 8002778:	4618      	mov	r0, r3
 800277a:	f000 f883 	bl	8002884 <DS3231_EncodeBCD>
 800277e:	4603      	mov	r3, r0
 8002780:	4619      	mov	r1, r3
 8002782:	2006      	movs	r0, #6
 8002784:	f7ff feb2 	bl	80024ec <DS3231_SetRegByte>
}
 8002788:	bf00      	nop
 800278a:	3710      	adds	r7, #16
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	51eb851f 	.word	0x51eb851f
 8002794:	cccccccd 	.word	0xcccccccd

08002798 <DS3231_SetHour>:

/**
 * @brief Set the current hour, in 24h format.
 * @param hour_24mode Hour in 24h format, 0 to 23.
 */
void DS3231_SetHour(uint8_t hour_24mode) {
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_HOUR, DS3231_EncodeBCD(hour_24mode & 0x3f));
 80027a2:	79fb      	ldrb	r3, [r7, #7]
 80027a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	4618      	mov	r0, r3
 80027ac:	f000 f86a 	bl	8002884 <DS3231_EncodeBCD>
 80027b0:	4603      	mov	r3, r0
 80027b2:	4619      	mov	r1, r3
 80027b4:	2002      	movs	r0, #2
 80027b6:	f7ff fe99 	bl	80024ec <DS3231_SetRegByte>
}
 80027ba:	bf00      	nop
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <DS3231_SetMinute>:

/**
 * @brief Set the current minute.
 * @param minute Minute, 0 to 59.
 */
void DS3231_SetMinute(uint8_t minute) {
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b082      	sub	sp, #8
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	4603      	mov	r3, r0
 80027ca:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_MINUTE, DS3231_EncodeBCD(minute));
 80027cc:	79fb      	ldrb	r3, [r7, #7]
 80027ce:	4618      	mov	r0, r3
 80027d0:	f000 f858 	bl	8002884 <DS3231_EncodeBCD>
 80027d4:	4603      	mov	r3, r0
 80027d6:	4619      	mov	r1, r3
 80027d8:	2001      	movs	r0, #1
 80027da:	f7ff fe87 	bl	80024ec <DS3231_SetRegByte>
}
 80027de:	bf00      	nop
 80027e0:	3708      	adds	r7, #8
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}

080027e6 <DS3231_SetSecond>:

/**
 * @brief Set the current second.
 * @param second Second, 0 to 59.
 */
void DS3231_SetSecond(uint8_t second) {
 80027e6:	b580      	push	{r7, lr}
 80027e8:	b082      	sub	sp, #8
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	4603      	mov	r3, r0
 80027ee:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_SECOND, DS3231_EncodeBCD(second));
 80027f0:	79fb      	ldrb	r3, [r7, #7]
 80027f2:	4618      	mov	r0, r3
 80027f4:	f000 f846 	bl	8002884 <DS3231_EncodeBCD>
 80027f8:	4603      	mov	r3, r0
 80027fa:	4619      	mov	r1, r3
 80027fc:	2000      	movs	r0, #0
 80027fe:	f7ff fe75 	bl	80024ec <DS3231_SetRegByte>
}
 8002802:	bf00      	nop
 8002804:	3708      	adds	r7, #8
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}

0800280a <DS3231_SetFullTime>:
 * @brief Set the current time.
 * @param hour_24mode Hour in 24h format, 0 to 23.
 * @param minute  Minute, 0 to 59.
 * @param second Second, 0 to 59.
 */
void DS3231_SetFullTime(uint8_t  hour_24mode, uint8_t minute, uint8_t second){
 800280a:	b580      	push	{r7, lr}
 800280c:	b082      	sub	sp, #8
 800280e:	af00      	add	r7, sp, #0
 8002810:	4603      	mov	r3, r0
 8002812:	71fb      	strb	r3, [r7, #7]
 8002814:	460b      	mov	r3, r1
 8002816:	71bb      	strb	r3, [r7, #6]
 8002818:	4613      	mov	r3, r2
 800281a:	717b      	strb	r3, [r7, #5]
	DS3231_SetHour(hour_24mode);
 800281c:	79fb      	ldrb	r3, [r7, #7]
 800281e:	4618      	mov	r0, r3
 8002820:	f7ff ffba 	bl	8002798 <DS3231_SetHour>
	DS3231_SetMinute(minute);
 8002824:	79bb      	ldrb	r3, [r7, #6]
 8002826:	4618      	mov	r0, r3
 8002828:	f7ff ffcb 	bl	80027c2 <DS3231_SetMinute>
	DS3231_SetSecond(second);
 800282c:	797b      	ldrb	r3, [r7, #5]
 800282e:	4618      	mov	r0, r3
 8002830:	f7ff ffd9 	bl	80027e6 <DS3231_SetSecond>
}
 8002834:	bf00      	nop
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <DS3231_SetFullDate>:
 * @param date Date, 0 to 31.
 * @param month Month, 1 to 12.
 * @param dow Days since last Sunday, 1 to 7.
 * @param year Year, 2000 to 2199.
 */
void DS3231_SetFullDate(uint8_t date, uint8_t month, uint8_t dow, uint16_t year){
 800283c:	b590      	push	{r4, r7, lr}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	4604      	mov	r4, r0
 8002844:	4608      	mov	r0, r1
 8002846:	4611      	mov	r1, r2
 8002848:	461a      	mov	r2, r3
 800284a:	4623      	mov	r3, r4
 800284c:	71fb      	strb	r3, [r7, #7]
 800284e:	4603      	mov	r3, r0
 8002850:	71bb      	strb	r3, [r7, #6]
 8002852:	460b      	mov	r3, r1
 8002854:	717b      	strb	r3, [r7, #5]
 8002856:	4613      	mov	r3, r2
 8002858:	807b      	strh	r3, [r7, #2]
	DS3231_SetDate(date);
 800285a:	79fb      	ldrb	r3, [r7, #7]
 800285c:	4618      	mov	r0, r3
 800285e:	f7ff ff28 	bl	80026b2 <DS3231_SetDate>
	DS3231_SetMonth(month);
 8002862:	79bb      	ldrb	r3, [r7, #6]
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff ff36 	bl	80026d6 <DS3231_SetMonth>
	DS3231_SetDayOfWeek(dow);
 800286a:	797b      	ldrb	r3, [r7, #5]
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff ff0e 	bl	800268e <DS3231_SetDayOfWeek>
	DS3231_SetYear(year);
 8002872:	887b      	ldrh	r3, [r7, #2]
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff ff4b 	bl	8002710 <DS3231_SetYear>
}
 800287a:	bf00      	nop
 800287c:	370c      	adds	r7, #12
 800287e:	46bd      	mov	sp, r7
 8002880:	bd90      	pop	{r4, r7, pc}
	...

08002884 <DS3231_EncodeBCD>:
/**
 * @brief Encodes a decimal number to binaty-coded decimal for storage in registers.
 * @param dec Decimal number to encode.
 * @return Encoded binary-coded decimal value.
 */
uint8_t DS3231_EncodeBCD(uint8_t dec) {
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	4603      	mov	r3, r0
 800288c:	71fb      	strb	r3, [r7, #7]
	return (dec % 10 + ((dec / 10) << 4));
 800288e:	79fa      	ldrb	r2, [r7, #7]
 8002890:	4b0c      	ldr	r3, [pc, #48]	; (80028c4 <DS3231_EncodeBCD+0x40>)
 8002892:	fba3 1302 	umull	r1, r3, r3, r2
 8002896:	08d9      	lsrs	r1, r3, #3
 8002898:	460b      	mov	r3, r1
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	440b      	add	r3, r1
 800289e:	005b      	lsls	r3, r3, #1
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	b2da      	uxtb	r2, r3
 80028a4:	79fb      	ldrb	r3, [r7, #7]
 80028a6:	4907      	ldr	r1, [pc, #28]	; (80028c4 <DS3231_EncodeBCD+0x40>)
 80028a8:	fba1 1303 	umull	r1, r3, r1, r3
 80028ac:	08db      	lsrs	r3, r3, #3
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	011b      	lsls	r3, r3, #4
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	4413      	add	r3, r2
 80028b6:	b2db      	uxtb	r3, r3
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	cccccccd 	.word	0xcccccccd

080028c8 <M24C32_Init>:
#include "M24C32.h"


I2C_HandleTypeDef *_M24C32_ui2c;

void M24C32_Init(I2C_HandleTypeDef *hi2c) {
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
	_M24C32_ui2c = hi2c;
 80028d0:	4a04      	ldr	r2, [pc, #16]	; (80028e4 <M24C32_Init+0x1c>)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6013      	str	r3, [r2, #0]
}
 80028d6:	bf00      	nop
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	20000510 	.word	0x20000510

080028e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028ec:	4b0e      	ldr	r3, [pc, #56]	; (8002928 <HAL_Init+0x40>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a0d      	ldr	r2, [pc, #52]	; (8002928 <HAL_Init+0x40>)
 80028f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028f8:	4b0b      	ldr	r3, [pc, #44]	; (8002928 <HAL_Init+0x40>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a0a      	ldr	r2, [pc, #40]	; (8002928 <HAL_Init+0x40>)
 80028fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002902:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002904:	4b08      	ldr	r3, [pc, #32]	; (8002928 <HAL_Init+0x40>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a07      	ldr	r2, [pc, #28]	; (8002928 <HAL_Init+0x40>)
 800290a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800290e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002910:	2003      	movs	r0, #3
 8002912:	f001 fabd 	bl	8003e90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002916:	2001      	movs	r0, #1
 8002918:	f000 f808 	bl	800292c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800291c:	f7ff f88c 	bl	8001a38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002920:	2300      	movs	r3, #0
}
 8002922:	4618      	mov	r0, r3
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	40023c00 	.word	0x40023c00

0800292c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002934:	4b12      	ldr	r3, [pc, #72]	; (8002980 <HAL_InitTick+0x54>)
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	4b12      	ldr	r3, [pc, #72]	; (8002984 <HAL_InitTick+0x58>)
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	4619      	mov	r1, r3
 800293e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002942:	fbb3 f3f1 	udiv	r3, r3, r1
 8002946:	fbb2 f3f3 	udiv	r3, r2, r3
 800294a:	4618      	mov	r0, r3
 800294c:	f001 fad5 	bl	8003efa <HAL_SYSTICK_Config>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e00e      	b.n	8002978 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2b0f      	cmp	r3, #15
 800295e:	d80a      	bhi.n	8002976 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002960:	2200      	movs	r2, #0
 8002962:	6879      	ldr	r1, [r7, #4]
 8002964:	f04f 30ff 	mov.w	r0, #4294967295
 8002968:	f001 fa9d 	bl	8003ea6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800296c:	4a06      	ldr	r2, [pc, #24]	; (8002988 <HAL_InitTick+0x5c>)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002972:	2300      	movs	r3, #0
 8002974:	e000      	b.n	8002978 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
}
 8002978:	4618      	mov	r0, r3
 800297a:	3708      	adds	r7, #8
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	20000000 	.word	0x20000000
 8002984:	20000008 	.word	0x20000008
 8002988:	20000004 	.word	0x20000004

0800298c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002990:	4b06      	ldr	r3, [pc, #24]	; (80029ac <HAL_IncTick+0x20>)
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	461a      	mov	r2, r3
 8002996:	4b06      	ldr	r3, [pc, #24]	; (80029b0 <HAL_IncTick+0x24>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4413      	add	r3, r2
 800299c:	4a04      	ldr	r2, [pc, #16]	; (80029b0 <HAL_IncTick+0x24>)
 800299e:	6013      	str	r3, [r2, #0]
}
 80029a0:	bf00      	nop
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	20000008 	.word	0x20000008
 80029b0:	20000514 	.word	0x20000514

080029b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return uwTick;
 80029b8:	4b03      	ldr	r3, [pc, #12]	; (80029c8 <HAL_GetTick+0x14>)
 80029ba:	681b      	ldr	r3, [r3, #0]
}
 80029bc:	4618      	mov	r0, r3
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	20000514 	.word	0x20000514

080029cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029d4:	f7ff ffee 	bl	80029b4 <HAL_GetTick>
 80029d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e4:	d005      	beq.n	80029f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029e6:	4b0a      	ldr	r3, [pc, #40]	; (8002a10 <HAL_Delay+0x44>)
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	461a      	mov	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	4413      	add	r3, r2
 80029f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029f2:	bf00      	nop
 80029f4:	f7ff ffde 	bl	80029b4 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	68fa      	ldr	r2, [r7, #12]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d8f7      	bhi.n	80029f4 <HAL_Delay+0x28>
  {
  }
}
 8002a04:	bf00      	nop
 8002a06:	bf00      	nop
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	20000008 	.word	0x20000008

08002a14 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d101      	bne.n	8002a2a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e033      	b.n	8002a92 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d109      	bne.n	8002a46 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f7ff f8ee 	bl	8001c14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4a:	f003 0310 	and.w	r3, r3, #16
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d118      	bne.n	8002a84 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a56:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a5a:	f023 0302 	bic.w	r3, r3, #2
 8002a5e:	f043 0202 	orr.w	r2, r3, #2
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f000 fb3c 	bl	80030e4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	f023 0303 	bic.w	r3, r3, #3
 8002a7a:	f043 0201 	orr.w	r2, r3, #1
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	641a      	str	r2, [r3, #64]	; 0x40
 8002a82:	e001      	b.n	8002a88 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3710      	adds	r7, #16
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
	...

08002a9c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b085      	sub	sp, #20
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d101      	bne.n	8002ab6 <HAL_ADC_Start_IT+0x1a>
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	e0bd      	b.n	8002c32 <HAL_ADC_Start_IT+0x196>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f003 0301 	and.w	r3, r3, #1
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d018      	beq.n	8002afe <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	689a      	ldr	r2, [r3, #8]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f042 0201 	orr.w	r2, r2, #1
 8002ada:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002adc:	4b58      	ldr	r3, [pc, #352]	; (8002c40 <HAL_ADC_Start_IT+0x1a4>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a58      	ldr	r2, [pc, #352]	; (8002c44 <HAL_ADC_Start_IT+0x1a8>)
 8002ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae6:	0c9a      	lsrs	r2, r3, #18
 8002ae8:	4613      	mov	r3, r2
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	4413      	add	r3, r2
 8002aee:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002af0:	e002      	b.n	8002af8 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	3b01      	subs	r3, #1
 8002af6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d1f9      	bne.n	8002af2 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	f040 8085 	bne.w	8002c18 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b12:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002b16:	f023 0301 	bic.w	r3, r3, #1
 8002b1a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d007      	beq.n	8002b40 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b34:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b38:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b4c:	d106      	bne.n	8002b5c <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b52:	f023 0206 	bic.w	r2, r3, #6
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	645a      	str	r2, [r3, #68]	; 0x44
 8002b5a:	e002      	b.n	8002b62 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b6a:	4b37      	ldr	r3, [pc, #220]	; (8002c48 <HAL_ADC_Start_IT+0x1ac>)
 8002b6c:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002b76:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	6812      	ldr	r2, [r2, #0]
 8002b82:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002b86:	f043 0320 	orr.w	r3, r3, #32
 8002b8a:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f003 031f 	and.w	r3, r3, #31
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d12a      	bne.n	8002bee <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a2b      	ldr	r2, [pc, #172]	; (8002c4c <HAL_ADC_Start_IT+0x1b0>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d015      	beq.n	8002bce <HAL_ADC_Start_IT+0x132>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a2a      	ldr	r2, [pc, #168]	; (8002c50 <HAL_ADC_Start_IT+0x1b4>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d105      	bne.n	8002bb8 <HAL_ADC_Start_IT+0x11c>
 8002bac:	4b26      	ldr	r3, [pc, #152]	; (8002c48 <HAL_ADC_Start_IT+0x1ac>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f003 031f 	and.w	r3, r3, #31
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00a      	beq.n	8002bce <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a25      	ldr	r2, [pc, #148]	; (8002c54 <HAL_ADC_Start_IT+0x1b8>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d136      	bne.n	8002c30 <HAL_ADC_Start_IT+0x194>
 8002bc2:	4b21      	ldr	r3, [pc, #132]	; (8002c48 <HAL_ADC_Start_IT+0x1ac>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	f003 0310 	and.w	r3, r3, #16
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d130      	bne.n	8002c30 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d129      	bne.n	8002c30 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	689a      	ldr	r2, [r3, #8]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002bea:	609a      	str	r2, [r3, #8]
 8002bec:	e020      	b.n	8002c30 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a16      	ldr	r2, [pc, #88]	; (8002c4c <HAL_ADC_Start_IT+0x1b0>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d11b      	bne.n	8002c30 <HAL_ADC_Start_IT+0x194>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d114      	bne.n	8002c30 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	689a      	ldr	r2, [r3, #8]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002c14:	609a      	str	r2, [r3, #8]
 8002c16:	e00b      	b.n	8002c30 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1c:	f043 0210 	orr.w	r2, r3, #16
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c28:	f043 0201 	orr.w	r2, r3, #1
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3714      	adds	r7, #20
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	20000000 	.word	0x20000000
 8002c44:	431bde83 	.word	0x431bde83
 8002c48:	40012300 	.word	0x40012300
 8002c4c:	40012000 	.word	0x40012000
 8002c50:	40012100 	.word	0x40012100
 8002c54:	40012200 	.word	0x40012200

08002c58 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	617b      	str	r3, [r7, #20]
 8002c64:	2300      	movs	r3, #0
 8002c66:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f003 0302 	and.w	r3, r3, #2
 8002c7e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	f003 0320 	and.w	r3, r3, #32
 8002c86:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d049      	beq.n	8002d22 <HAL_ADC_IRQHandler+0xca>
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d046      	beq.n	8002d22 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c98:	f003 0310 	and.w	r3, r3, #16
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d105      	bne.n	8002cac <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d12b      	bne.n	8002d12 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d127      	bne.n	8002d12 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d006      	beq.n	8002cde <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d119      	bne.n	8002d12 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f022 0220 	bic.w	r2, r2, #32
 8002cec:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d105      	bne.n	8002d12 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0a:	f043 0201 	orr.w	r2, r3, #1
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f7fe fa18 	bl	8001148 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f06f 0212 	mvn.w	r2, #18
 8002d20:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f003 0304 	and.w	r3, r3, #4
 8002d28:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d30:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d057      	beq.n	8002de8 <HAL_ADC_IRQHandler+0x190>
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d054      	beq.n	8002de8 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d42:	f003 0310 	and.w	r3, r3, #16
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d105      	bne.n	8002d56 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d139      	bne.n	8002dd8 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d6a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d006      	beq.n	8002d80 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d12b      	bne.n	8002dd8 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d124      	bne.n	8002dd8 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d11d      	bne.n	8002dd8 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d119      	bne.n	8002dd8 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	685a      	ldr	r2, [r3, #4]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002db2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d105      	bne.n	8002dd8 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd0:	f043 0201 	orr.w	r2, r3, #1
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f000 fa7f 	bl	80032dc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f06f 020c 	mvn.w	r2, #12
 8002de6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002df6:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d017      	beq.n	8002e2e <HAL_ADC_IRQHandler+0x1d6>
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d014      	beq.n	8002e2e <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0301 	and.w	r3, r3, #1
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d10d      	bne.n	8002e2e <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e16:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 f82a 	bl	8002e78 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f06f 0201 	mvn.w	r2, #1
 8002e2c:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f003 0320 	and.w	r3, r3, #32
 8002e34:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002e3c:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d015      	beq.n	8002e70 <HAL_ADC_IRQHandler+0x218>
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d012      	beq.n	8002e70 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e4e:	f043 0202 	orr.w	r2, r3, #2
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f06f 0220 	mvn.w	r2, #32
 8002e5e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f000 f813 	bl	8002e8c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f06f 0220 	mvn.w	r2, #32
 8002e6e:	601a      	str	r2, [r3, #0]
  }
}
 8002e70:	bf00      	nop
 8002e72:	3718      	adds	r7, #24
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002e94:	bf00      	nop
 8002e96:	370c      	adds	r7, #12
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d101      	bne.n	8002ebc <HAL_ADC_ConfigChannel+0x1c>
 8002eb8:	2302      	movs	r3, #2
 8002eba:	e105      	b.n	80030c8 <HAL_ADC_ConfigChannel+0x228>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2b09      	cmp	r3, #9
 8002eca:	d925      	bls.n	8002f18 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	68d9      	ldr	r1, [r3, #12]
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4613      	mov	r3, r2
 8002edc:	005b      	lsls	r3, r3, #1
 8002ede:	4413      	add	r3, r2
 8002ee0:	3b1e      	subs	r3, #30
 8002ee2:	2207      	movs	r2, #7
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43da      	mvns	r2, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	400a      	ands	r2, r1
 8002ef0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68d9      	ldr	r1, [r3, #12]
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	689a      	ldr	r2, [r3, #8]
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	4618      	mov	r0, r3
 8002f04:	4603      	mov	r3, r0
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	4403      	add	r3, r0
 8002f0a:	3b1e      	subs	r3, #30
 8002f0c:	409a      	lsls	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	430a      	orrs	r2, r1
 8002f14:	60da      	str	r2, [r3, #12]
 8002f16:	e022      	b.n	8002f5e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	6919      	ldr	r1, [r3, #16]
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	461a      	mov	r2, r3
 8002f26:	4613      	mov	r3, r2
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	4413      	add	r3, r2
 8002f2c:	2207      	movs	r2, #7
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	43da      	mvns	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	400a      	ands	r2, r1
 8002f3a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	6919      	ldr	r1, [r3, #16]
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	689a      	ldr	r2, [r3, #8]
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	4603      	mov	r3, r0
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	4403      	add	r3, r0
 8002f54:	409a      	lsls	r2, r3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	2b06      	cmp	r3, #6
 8002f64:	d824      	bhi.n	8002fb0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	685a      	ldr	r2, [r3, #4]
 8002f70:	4613      	mov	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	4413      	add	r3, r2
 8002f76:	3b05      	subs	r3, #5
 8002f78:	221f      	movs	r2, #31
 8002f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7e:	43da      	mvns	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	400a      	ands	r2, r1
 8002f86:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	4618      	mov	r0, r3
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	685a      	ldr	r2, [r3, #4]
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	4413      	add	r3, r2
 8002fa0:	3b05      	subs	r3, #5
 8002fa2:	fa00 f203 	lsl.w	r2, r0, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	430a      	orrs	r2, r1
 8002fac:	635a      	str	r2, [r3, #52]	; 0x34
 8002fae:	e04c      	b.n	800304a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	2b0c      	cmp	r3, #12
 8002fb6:	d824      	bhi.n	8003002 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	685a      	ldr	r2, [r3, #4]
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	4413      	add	r3, r2
 8002fc8:	3b23      	subs	r3, #35	; 0x23
 8002fca:	221f      	movs	r2, #31
 8002fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd0:	43da      	mvns	r2, r3
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	400a      	ands	r2, r1
 8002fd8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	685a      	ldr	r2, [r3, #4]
 8002fec:	4613      	mov	r3, r2
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	4413      	add	r3, r2
 8002ff2:	3b23      	subs	r3, #35	; 0x23
 8002ff4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	631a      	str	r2, [r3, #48]	; 0x30
 8003000:	e023      	b.n	800304a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685a      	ldr	r2, [r3, #4]
 800300c:	4613      	mov	r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	4413      	add	r3, r2
 8003012:	3b41      	subs	r3, #65	; 0x41
 8003014:	221f      	movs	r2, #31
 8003016:	fa02 f303 	lsl.w	r3, r2, r3
 800301a:	43da      	mvns	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	400a      	ands	r2, r1
 8003022:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	b29b      	uxth	r3, r3
 8003030:	4618      	mov	r0, r3
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685a      	ldr	r2, [r3, #4]
 8003036:	4613      	mov	r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	4413      	add	r3, r2
 800303c:	3b41      	subs	r3, #65	; 0x41
 800303e:	fa00 f203 	lsl.w	r2, r0, r3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	430a      	orrs	r2, r1
 8003048:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800304a:	4b22      	ldr	r3, [pc, #136]	; (80030d4 <HAL_ADC_ConfigChannel+0x234>)
 800304c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a21      	ldr	r2, [pc, #132]	; (80030d8 <HAL_ADC_ConfigChannel+0x238>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d109      	bne.n	800306c <HAL_ADC_ConfigChannel+0x1cc>
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2b12      	cmp	r3, #18
 800305e:	d105      	bne.n	800306c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a19      	ldr	r2, [pc, #100]	; (80030d8 <HAL_ADC_ConfigChannel+0x238>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d123      	bne.n	80030be <HAL_ADC_ConfigChannel+0x21e>
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2b10      	cmp	r3, #16
 800307c:	d003      	beq.n	8003086 <HAL_ADC_ConfigChannel+0x1e6>
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2b11      	cmp	r3, #17
 8003084:	d11b      	bne.n	80030be <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2b10      	cmp	r3, #16
 8003098:	d111      	bne.n	80030be <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800309a:	4b10      	ldr	r3, [pc, #64]	; (80030dc <HAL_ADC_ConfigChannel+0x23c>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a10      	ldr	r2, [pc, #64]	; (80030e0 <HAL_ADC_ConfigChannel+0x240>)
 80030a0:	fba2 2303 	umull	r2, r3, r2, r3
 80030a4:	0c9a      	lsrs	r2, r3, #18
 80030a6:	4613      	mov	r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	4413      	add	r3, r2
 80030ac:	005b      	lsls	r3, r3, #1
 80030ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80030b0:	e002      	b.n	80030b8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	3b01      	subs	r3, #1
 80030b6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1f9      	bne.n	80030b2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80030c6:	2300      	movs	r3, #0
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3714      	adds	r7, #20
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr
 80030d4:	40012300 	.word	0x40012300
 80030d8:	40012000 	.word	0x40012000
 80030dc:	20000000 	.word	0x20000000
 80030e0:	431bde83 	.word	0x431bde83

080030e4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b085      	sub	sp, #20
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030ec:	4b79      	ldr	r3, [pc, #484]	; (80032d4 <ADC_Init+0x1f0>)
 80030ee:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	685a      	ldr	r2, [r3, #4]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	431a      	orrs	r2, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	685a      	ldr	r2, [r3, #4]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003118:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	6859      	ldr	r1, [r3, #4]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	691b      	ldr	r3, [r3, #16]
 8003124:	021a      	lsls	r2, r3, #8
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	430a      	orrs	r2, r1
 800312c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	685a      	ldr	r2, [r3, #4]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800313c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	6859      	ldr	r1, [r3, #4]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689a      	ldr	r2, [r3, #8]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	430a      	orrs	r2, r1
 800314e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	689a      	ldr	r2, [r3, #8]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800315e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6899      	ldr	r1, [r3, #8]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	68da      	ldr	r2, [r3, #12]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003176:	4a58      	ldr	r2, [pc, #352]	; (80032d8 <ADC_Init+0x1f4>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d022      	beq.n	80031c2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689a      	ldr	r2, [r3, #8]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800318a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6899      	ldr	r1, [r3, #8]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	430a      	orrs	r2, r1
 800319c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	689a      	ldr	r2, [r3, #8]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80031ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	6899      	ldr	r1, [r3, #8]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	430a      	orrs	r2, r1
 80031be:	609a      	str	r2, [r3, #8]
 80031c0:	e00f      	b.n	80031e2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	689a      	ldr	r2, [r3, #8]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80031e0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689a      	ldr	r2, [r3, #8]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 0202 	bic.w	r2, r2, #2
 80031f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	6899      	ldr	r1, [r3, #8]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	7e1b      	ldrb	r3, [r3, #24]
 80031fc:	005a      	lsls	r2, r3, #1
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	430a      	orrs	r2, r1
 8003204:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f893 3020 	ldrb.w	r3, [r3, #32]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d01b      	beq.n	8003248 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	685a      	ldr	r2, [r3, #4]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800321e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	685a      	ldr	r2, [r3, #4]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800322e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	6859      	ldr	r1, [r3, #4]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323a:	3b01      	subs	r3, #1
 800323c:	035a      	lsls	r2, r3, #13
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	430a      	orrs	r2, r1
 8003244:	605a      	str	r2, [r3, #4]
 8003246:	e007      	b.n	8003258 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	685a      	ldr	r2, [r3, #4]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003256:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003266:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	69db      	ldr	r3, [r3, #28]
 8003272:	3b01      	subs	r3, #1
 8003274:	051a      	lsls	r2, r3, #20
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	430a      	orrs	r2, r1
 800327c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	689a      	ldr	r2, [r3, #8]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800328c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	6899      	ldr	r1, [r3, #8]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800329a:	025a      	lsls	r2, r3, #9
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	430a      	orrs	r2, r1
 80032a2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	689a      	ldr	r2, [r3, #8]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	6899      	ldr	r1, [r3, #8]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	029a      	lsls	r2, r3, #10
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	430a      	orrs	r2, r1
 80032c6:	609a      	str	r2, [r3, #8]
}
 80032c8:	bf00      	nop
 80032ca:	3714      	adds	r7, #20
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr
 80032d4:	40012300 	.word	0x40012300
 80032d8:	0f000001 	.word	0x0f000001

080032dc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80032e4:	bf00      	nop
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr

080032f0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d101      	bne.n	8003302 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e0ed      	b.n	80034de <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d102      	bne.n	8003314 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f7fe fccc 	bl	8001cac <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f042 0201 	orr.w	r2, r2, #1
 8003322:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003324:	f7ff fb46 	bl	80029b4 <HAL_GetTick>
 8003328:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800332a:	e012      	b.n	8003352 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800332c:	f7ff fb42 	bl	80029b4 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b0a      	cmp	r3, #10
 8003338:	d90b      	bls.n	8003352 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800333e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2205      	movs	r2, #5
 800334a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e0c5      	b.n	80034de <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f003 0301 	and.w	r3, r3, #1
 800335c:	2b00      	cmp	r3, #0
 800335e:	d0e5      	beq.n	800332c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f022 0202 	bic.w	r2, r2, #2
 800336e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003370:	f7ff fb20 	bl	80029b4 <HAL_GetTick>
 8003374:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003376:	e012      	b.n	800339e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003378:	f7ff fb1c 	bl	80029b4 <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	2b0a      	cmp	r3, #10
 8003384:	d90b      	bls.n	800339e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2205      	movs	r2, #5
 8003396:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e09f      	b.n	80034de <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d1e5      	bne.n	8003378 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	7e1b      	ldrb	r3, [r3, #24]
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d108      	bne.n	80033c6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80033c2:	601a      	str	r2, [r3, #0]
 80033c4:	e007      	b.n	80033d6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	7e5b      	ldrb	r3, [r3, #25]
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d108      	bne.n	80033f0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033ec:	601a      	str	r2, [r3, #0]
 80033ee:	e007      	b.n	8003400 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	7e9b      	ldrb	r3, [r3, #26]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d108      	bne.n	800341a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f042 0220 	orr.w	r2, r2, #32
 8003416:	601a      	str	r2, [r3, #0]
 8003418:	e007      	b.n	800342a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f022 0220 	bic.w	r2, r2, #32
 8003428:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	7edb      	ldrb	r3, [r3, #27]
 800342e:	2b01      	cmp	r3, #1
 8003430:	d108      	bne.n	8003444 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f022 0210 	bic.w	r2, r2, #16
 8003440:	601a      	str	r2, [r3, #0]
 8003442:	e007      	b.n	8003454 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0210 	orr.w	r2, r2, #16
 8003452:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	7f1b      	ldrb	r3, [r3, #28]
 8003458:	2b01      	cmp	r3, #1
 800345a:	d108      	bne.n	800346e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f042 0208 	orr.w	r2, r2, #8
 800346a:	601a      	str	r2, [r3, #0]
 800346c:	e007      	b.n	800347e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f022 0208 	bic.w	r2, r2, #8
 800347c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	7f5b      	ldrb	r3, [r3, #29]
 8003482:	2b01      	cmp	r3, #1
 8003484:	d108      	bne.n	8003498 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f042 0204 	orr.w	r2, r2, #4
 8003494:	601a      	str	r2, [r3, #0]
 8003496:	e007      	b.n	80034a8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f022 0204 	bic.w	r2, r2, #4
 80034a6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	689a      	ldr	r2, [r3, #8]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	431a      	orrs	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	691b      	ldr	r3, [r3, #16]
 80034b6:	431a      	orrs	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	695b      	ldr	r3, [r3, #20]
 80034bc:	ea42 0103 	orr.w	r1, r2, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	1e5a      	subs	r2, r3, #1
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2201      	movs	r2, #1
 80034d8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80034dc:	2300      	movs	r3, #0
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3710      	adds	r7, #16
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
	...

080034e8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b087      	sub	sp, #28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034fe:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003500:	7cfb      	ldrb	r3, [r7, #19]
 8003502:	2b01      	cmp	r3, #1
 8003504:	d003      	beq.n	800350e <HAL_CAN_ConfigFilter+0x26>
 8003506:	7cfb      	ldrb	r3, [r7, #19]
 8003508:	2b02      	cmp	r3, #2
 800350a:	f040 80be 	bne.w	800368a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800350e:	4b65      	ldr	r3, [pc, #404]	; (80036a4 <HAL_CAN_ConfigFilter+0x1bc>)
 8003510:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003518:	f043 0201 	orr.w	r2, r3, #1
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003528:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353c:	021b      	lsls	r3, r3, #8
 800353e:	431a      	orrs	r2, r3
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	f003 031f 	and.w	r3, r3, #31
 800354e:	2201      	movs	r2, #1
 8003550:	fa02 f303 	lsl.w	r3, r2, r3
 8003554:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	43db      	mvns	r3, r3
 8003560:	401a      	ands	r2, r3
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	69db      	ldr	r3, [r3, #28]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d123      	bne.n	80035b8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	43db      	mvns	r3, r3
 800357a:	401a      	ands	r2, r3
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800358e:	683a      	ldr	r2, [r7, #0]
 8003590:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003592:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	3248      	adds	r2, #72	; 0x48
 8003598:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80035ac:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80035ae:	6979      	ldr	r1, [r7, #20]
 80035b0:	3348      	adds	r3, #72	; 0x48
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	440b      	add	r3, r1
 80035b6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	69db      	ldr	r3, [r3, #28]
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d122      	bne.n	8003606 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	431a      	orrs	r2, r3
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80035e0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	3248      	adds	r2, #72	; 0x48
 80035e6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80035fa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80035fc:	6979      	ldr	r1, [r7, #20]
 80035fe:	3348      	adds	r3, #72	; 0x48
 8003600:	00db      	lsls	r3, r3, #3
 8003602:	440b      	add	r3, r1
 8003604:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d109      	bne.n	8003622 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	43db      	mvns	r3, r3
 8003618:	401a      	ands	r2, r3
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003620:	e007      	b.n	8003632 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	431a      	orrs	r2, r3
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	691b      	ldr	r3, [r3, #16]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d109      	bne.n	800364e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	43db      	mvns	r3, r3
 8003644:	401a      	ands	r2, r3
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800364c:	e007      	b.n	800365e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	431a      	orrs	r2, r3
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	6a1b      	ldr	r3, [r3, #32]
 8003662:	2b01      	cmp	r3, #1
 8003664:	d107      	bne.n	8003676 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	431a      	orrs	r2, r3
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800367c:	f023 0201 	bic.w	r2, r3, #1
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003686:	2300      	movs	r3, #0
 8003688:	e006      	b.n	8003698 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800368e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
  }
}
 8003698:	4618      	mov	r0, r3
 800369a:	371c      	adds	r7, #28
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr
 80036a4:	40006400 	.word	0x40006400

080036a8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80036a8:	b480      	push	{r7}
 80036aa:	b087      	sub	sp, #28
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	607a      	str	r2, [r7, #4]
 80036b4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036bc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80036be:	7dfb      	ldrb	r3, [r7, #23]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d003      	beq.n	80036cc <HAL_CAN_GetRxMessage+0x24>
 80036c4:	7dfb      	ldrb	r3, [r7, #23]
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	f040 80f3 	bne.w	80038b2 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10e      	bne.n	80036f0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	f003 0303 	and.w	r3, r3, #3
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d116      	bne.n	800370e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e0e7      	b.n	80038c0 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	691b      	ldr	r3, [r3, #16]
 80036f6:	f003 0303 	and.w	r3, r3, #3
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d107      	bne.n	800370e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003702:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e0d8      	b.n	80038c0 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	331b      	adds	r3, #27
 8003716:	011b      	lsls	r3, r3, #4
 8003718:	4413      	add	r3, r2
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0204 	and.w	r2, r3, #4
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d10c      	bne.n	8003746 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	331b      	adds	r3, #27
 8003734:	011b      	lsls	r3, r3, #4
 8003736:	4413      	add	r3, r2
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	0d5b      	lsrs	r3, r3, #21
 800373c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	601a      	str	r2, [r3, #0]
 8003744:	e00b      	b.n	800375e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	331b      	adds	r3, #27
 800374e:	011b      	lsls	r3, r3, #4
 8003750:	4413      	add	r3, r2
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	08db      	lsrs	r3, r3, #3
 8003756:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	331b      	adds	r3, #27
 8003766:	011b      	lsls	r3, r3, #4
 8003768:	4413      	add	r3, r2
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 0202 	and.w	r2, r3, #2
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	331b      	adds	r3, #27
 800377c:	011b      	lsls	r3, r3, #4
 800377e:	4413      	add	r3, r2
 8003780:	3304      	adds	r3, #4
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 020f 	and.w	r2, r3, #15
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	331b      	adds	r3, #27
 8003794:	011b      	lsls	r3, r3, #4
 8003796:	4413      	add	r3, r2
 8003798:	3304      	adds	r3, #4
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	0a1b      	lsrs	r3, r3, #8
 800379e:	b2da      	uxtb	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	331b      	adds	r3, #27
 80037ac:	011b      	lsls	r3, r3, #4
 80037ae:	4413      	add	r3, r2
 80037b0:	3304      	adds	r3, #4
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	0c1b      	lsrs	r3, r3, #16
 80037b6:	b29a      	uxth	r2, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	011b      	lsls	r3, r3, #4
 80037c4:	4413      	add	r3, r2
 80037c6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	b2da      	uxtb	r2, r3
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	011b      	lsls	r3, r3, #4
 80037da:	4413      	add	r3, r2
 80037dc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	0a1a      	lsrs	r2, r3, #8
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	3301      	adds	r3, #1
 80037e8:	b2d2      	uxtb	r2, r2
 80037ea:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	011b      	lsls	r3, r3, #4
 80037f4:	4413      	add	r3, r2
 80037f6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	0c1a      	lsrs	r2, r3, #16
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	3302      	adds	r3, #2
 8003802:	b2d2      	uxtb	r2, r2
 8003804:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	011b      	lsls	r3, r3, #4
 800380e:	4413      	add	r3, r2
 8003810:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	0e1a      	lsrs	r2, r3, #24
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	3303      	adds	r3, #3
 800381c:	b2d2      	uxtb	r2, r2
 800381e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	011b      	lsls	r3, r3, #4
 8003828:	4413      	add	r3, r2
 800382a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	3304      	adds	r3, #4
 8003834:	b2d2      	uxtb	r2, r2
 8003836:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	011b      	lsls	r3, r3, #4
 8003840:	4413      	add	r3, r2
 8003842:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	0a1a      	lsrs	r2, r3, #8
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	3305      	adds	r3, #5
 800384e:	b2d2      	uxtb	r2, r2
 8003850:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	011b      	lsls	r3, r3, #4
 800385a:	4413      	add	r3, r2
 800385c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	0c1a      	lsrs	r2, r3, #16
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	3306      	adds	r3, #6
 8003868:	b2d2      	uxtb	r2, r2
 800386a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	011b      	lsls	r3, r3, #4
 8003874:	4413      	add	r3, r2
 8003876:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	0e1a      	lsrs	r2, r3, #24
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	3307      	adds	r3, #7
 8003882:	b2d2      	uxtb	r2, r2
 8003884:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d108      	bne.n	800389e <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68da      	ldr	r2, [r3, #12]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f042 0220 	orr.w	r2, r2, #32
 800389a:	60da      	str	r2, [r3, #12]
 800389c:	e007      	b.n	80038ae <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	691a      	ldr	r2, [r3, #16]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f042 0220 	orr.w	r2, r2, #32
 80038ac:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80038ae:	2300      	movs	r3, #0
 80038b0:	e006      	b.n	80038c0 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
  }
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	371c      	adds	r7, #28
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b08a      	sub	sp, #40	; 0x28
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80038d4:	2300      	movs	r3, #0
 80038d6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	691b      	ldr	r3, [r3, #16]
 80038fe:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	699b      	ldr	r3, [r3, #24]
 8003906:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003908:	6a3b      	ldr	r3, [r7, #32]
 800390a:	f003 0301 	and.w	r3, r3, #1
 800390e:	2b00      	cmp	r3, #0
 8003910:	d07c      	beq.n	8003a0c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	f003 0301 	and.w	r3, r3, #1
 8003918:	2b00      	cmp	r3, #0
 800391a:	d023      	beq.n	8003964 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	2201      	movs	r2, #1
 8003922:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d003      	beq.n	8003936 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f7fd fbc8 	bl	80010c4 <HAL_CAN_TxMailbox0CompleteCallback>
 8003934:	e016      	b.n	8003964 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	f003 0304 	and.w	r3, r3, #4
 800393c:	2b00      	cmp	r3, #0
 800393e:	d004      	beq.n	800394a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003942:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003946:	627b      	str	r3, [r7, #36]	; 0x24
 8003948:	e00c      	b.n	8003964 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	f003 0308 	and.w	r3, r3, #8
 8003950:	2b00      	cmp	r3, #0
 8003952:	d004      	beq.n	800395e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003956:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800395a:	627b      	str	r3, [r7, #36]	; 0x24
 800395c:	e002      	b.n	8003964 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f000 f96b 	bl	8003c3a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800396a:	2b00      	cmp	r3, #0
 800396c:	d024      	beq.n	80039b8 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003976:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800397e:	2b00      	cmp	r3, #0
 8003980:	d003      	beq.n	800398a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f7fd fbac 	bl	80010e0 <HAL_CAN_TxMailbox1CompleteCallback>
 8003988:	e016      	b.n	80039b8 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003990:	2b00      	cmp	r3, #0
 8003992:	d004      	beq.n	800399e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003996:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800399a:	627b      	str	r3, [r7, #36]	; 0x24
 800399c:	e00c      	b.n	80039b8 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d004      	beq.n	80039b2 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80039a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039ae:	627b      	str	r3, [r7, #36]	; 0x24
 80039b0:	e002      	b.n	80039b8 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f000 f94b 	bl	8003c4e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80039b8:	69bb      	ldr	r3, [r7, #24]
 80039ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d024      	beq.n	8003a0c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80039ca:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f7fd fb90 	bl	80010fc <HAL_CAN_TxMailbox2CompleteCallback>
 80039dc:	e016      	b.n	8003a0c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d004      	beq.n	80039f2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80039e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80039ee:	627b      	str	r3, [r7, #36]	; 0x24
 80039f0:	e00c      	b.n	8003a0c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d004      	beq.n	8003a06 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80039fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a02:	627b      	str	r3, [r7, #36]	; 0x24
 8003a04:	e002      	b.n	8003a0c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f000 f92b 	bl	8003c62 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003a0c:	6a3b      	ldr	r3, [r7, #32]
 8003a0e:	f003 0308 	and.w	r3, r3, #8
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00c      	beq.n	8003a30 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	f003 0310 	and.w	r3, r3, #16
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d007      	beq.n	8003a30 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a26:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2210      	movs	r2, #16
 8003a2e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003a30:	6a3b      	ldr	r3, [r7, #32]
 8003a32:	f003 0304 	and.w	r3, r3, #4
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d00b      	beq.n	8003a52 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	f003 0308 	and.w	r3, r3, #8
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d006      	beq.n	8003a52 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2208      	movs	r2, #8
 8003a4a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f000 f912 	bl	8003c76 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003a52:	6a3b      	ldr	r3, [r7, #32]
 8003a54:	f003 0302 	and.w	r3, r3, #2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d009      	beq.n	8003a70 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	f003 0303 	and.w	r3, r3, #3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d002      	beq.n	8003a70 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f7fd fb54 	bl	8001118 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003a70:	6a3b      	ldr	r3, [r7, #32]
 8003a72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d00c      	beq.n	8003a94 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	f003 0310 	and.w	r3, r3, #16
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d007      	beq.n	8003a94 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a8a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2210      	movs	r2, #16
 8003a92:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003a94:	6a3b      	ldr	r3, [r7, #32]
 8003a96:	f003 0320 	and.w	r3, r3, #32
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00b      	beq.n	8003ab6 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	f003 0308 	and.w	r3, r3, #8
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d006      	beq.n	8003ab6 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2208      	movs	r2, #8
 8003aae:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f000 f8f4 	bl	8003c9e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003ab6:	6a3b      	ldr	r3, [r7, #32]
 8003ab8:	f003 0310 	and.w	r3, r3, #16
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d009      	beq.n	8003ad4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	691b      	ldr	r3, [r3, #16]
 8003ac6:	f003 0303 	and.w	r3, r3, #3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d002      	beq.n	8003ad4 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f000 f8db 	bl	8003c8a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003ad4:	6a3b      	ldr	r3, [r7, #32]
 8003ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d00b      	beq.n	8003af6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	f003 0310 	and.w	r3, r3, #16
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d006      	beq.n	8003af6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2210      	movs	r2, #16
 8003aee:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	f000 f8de 	bl	8003cb2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003af6:	6a3b      	ldr	r3, [r7, #32]
 8003af8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d00b      	beq.n	8003b18 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	f003 0308 	and.w	r3, r3, #8
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d006      	beq.n	8003b18 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2208      	movs	r2, #8
 8003b10:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f000 f8d7 	bl	8003cc6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003b18:	6a3b      	ldr	r3, [r7, #32]
 8003b1a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d07b      	beq.n	8003c1a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	f003 0304 	and.w	r3, r3, #4
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d072      	beq.n	8003c12 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003b2c:	6a3b      	ldr	r3, [r7, #32]
 8003b2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d008      	beq.n	8003b48 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d003      	beq.n	8003b48 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b42:	f043 0301 	orr.w	r3, r3, #1
 8003b46:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003b48:	6a3b      	ldr	r3, [r7, #32]
 8003b4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d008      	beq.n	8003b64 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d003      	beq.n	8003b64 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5e:	f043 0302 	orr.w	r3, r3, #2
 8003b62:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003b64:	6a3b      	ldr	r3, [r7, #32]
 8003b66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d008      	beq.n	8003b80 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d003      	beq.n	8003b80 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7a:	f043 0304 	orr.w	r3, r3, #4
 8003b7e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003b80:	6a3b      	ldr	r3, [r7, #32]
 8003b82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d043      	beq.n	8003c12 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d03e      	beq.n	8003c12 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003b9a:	2b60      	cmp	r3, #96	; 0x60
 8003b9c:	d02b      	beq.n	8003bf6 <HAL_CAN_IRQHandler+0x32a>
 8003b9e:	2b60      	cmp	r3, #96	; 0x60
 8003ba0:	d82e      	bhi.n	8003c00 <HAL_CAN_IRQHandler+0x334>
 8003ba2:	2b50      	cmp	r3, #80	; 0x50
 8003ba4:	d022      	beq.n	8003bec <HAL_CAN_IRQHandler+0x320>
 8003ba6:	2b50      	cmp	r3, #80	; 0x50
 8003ba8:	d82a      	bhi.n	8003c00 <HAL_CAN_IRQHandler+0x334>
 8003baa:	2b40      	cmp	r3, #64	; 0x40
 8003bac:	d019      	beq.n	8003be2 <HAL_CAN_IRQHandler+0x316>
 8003bae:	2b40      	cmp	r3, #64	; 0x40
 8003bb0:	d826      	bhi.n	8003c00 <HAL_CAN_IRQHandler+0x334>
 8003bb2:	2b30      	cmp	r3, #48	; 0x30
 8003bb4:	d010      	beq.n	8003bd8 <HAL_CAN_IRQHandler+0x30c>
 8003bb6:	2b30      	cmp	r3, #48	; 0x30
 8003bb8:	d822      	bhi.n	8003c00 <HAL_CAN_IRQHandler+0x334>
 8003bba:	2b10      	cmp	r3, #16
 8003bbc:	d002      	beq.n	8003bc4 <HAL_CAN_IRQHandler+0x2f8>
 8003bbe:	2b20      	cmp	r3, #32
 8003bc0:	d005      	beq.n	8003bce <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003bc2:	e01d      	b.n	8003c00 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc6:	f043 0308 	orr.w	r3, r3, #8
 8003bca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003bcc:	e019      	b.n	8003c02 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd0:	f043 0310 	orr.w	r3, r3, #16
 8003bd4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003bd6:	e014      	b.n	8003c02 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bda:	f043 0320 	orr.w	r3, r3, #32
 8003bde:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003be0:	e00f      	b.n	8003c02 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003be8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003bea:	e00a      	b.n	8003c02 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bf2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003bf4:	e005      	b.n	8003c02 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bfc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003bfe:	e000      	b.n	8003c02 <HAL_CAN_IRQHandler+0x336>
            break;
 8003c00:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	699a      	ldr	r2, [r3, #24]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c10:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	2204      	movs	r2, #4
 8003c18:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d008      	beq.n	8003c32 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c26:	431a      	orrs	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f000 f854 	bl	8003cda <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003c32:	bf00      	nop
 8003c34:	3728      	adds	r7, #40	; 0x28
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}

08003c3a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003c3a:	b480      	push	{r7}
 8003c3c:	b083      	sub	sp, #12
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003c42:	bf00      	nop
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr

08003c4e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003c4e:	b480      	push	{r7}
 8003c50:	b083      	sub	sp, #12
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003c56:	bf00      	nop
 8003c58:	370c      	adds	r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr

08003c62 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003c62:	b480      	push	{r7}
 8003c64:	b083      	sub	sp, #12
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003c6a:	bf00      	nop
 8003c6c:	370c      	adds	r7, #12
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr

08003c76 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003c76:	b480      	push	{r7}
 8003c78:	b083      	sub	sp, #12
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003c7e:	bf00      	nop
 8003c80:	370c      	adds	r7, #12
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr

08003c8a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003c8a:	b480      	push	{r7}
 8003c8c:	b083      	sub	sp, #12
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003c92:	bf00      	nop
 8003c94:	370c      	adds	r7, #12
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr

08003c9e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003c9e:	b480      	push	{r7}
 8003ca0:	b083      	sub	sp, #12
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003ca6:	bf00      	nop
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr

08003cb2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003cb2:	b480      	push	{r7}
 8003cb4:	b083      	sub	sp, #12
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003cba:	bf00      	nop
 8003cbc:	370c      	adds	r7, #12
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr

08003cc6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	b083      	sub	sp, #12
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003cce:	bf00      	nop
 8003cd0:	370c      	adds	r7, #12
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr

08003cda <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003cda:	b480      	push	{r7}
 8003cdc:	b083      	sub	sp, #12
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003ce2:	bf00      	nop
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
	...

08003cf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b085      	sub	sp, #20
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f003 0307 	and.w	r3, r3, #7
 8003cfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d00:	4b0c      	ldr	r3, [pc, #48]	; (8003d34 <__NVIC_SetPriorityGrouping+0x44>)
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d06:	68ba      	ldr	r2, [r7, #8]
 8003d08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d22:	4a04      	ldr	r2, [pc, #16]	; (8003d34 <__NVIC_SetPriorityGrouping+0x44>)
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	60d3      	str	r3, [r2, #12]
}
 8003d28:	bf00      	nop
 8003d2a:	3714      	adds	r7, #20
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr
 8003d34:	e000ed00 	.word	0xe000ed00

08003d38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d3c:	4b04      	ldr	r3, [pc, #16]	; (8003d50 <__NVIC_GetPriorityGrouping+0x18>)
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	0a1b      	lsrs	r3, r3, #8
 8003d42:	f003 0307 	and.w	r3, r3, #7
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr
 8003d50:	e000ed00 	.word	0xe000ed00

08003d54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	db0b      	blt.n	8003d7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d66:	79fb      	ldrb	r3, [r7, #7]
 8003d68:	f003 021f 	and.w	r2, r3, #31
 8003d6c:	4907      	ldr	r1, [pc, #28]	; (8003d8c <__NVIC_EnableIRQ+0x38>)
 8003d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d72:	095b      	lsrs	r3, r3, #5
 8003d74:	2001      	movs	r0, #1
 8003d76:	fa00 f202 	lsl.w	r2, r0, r2
 8003d7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d7e:	bf00      	nop
 8003d80:	370c      	adds	r7, #12
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	e000e100 	.word	0xe000e100

08003d90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b083      	sub	sp, #12
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	4603      	mov	r3, r0
 8003d98:	6039      	str	r1, [r7, #0]
 8003d9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	db0a      	blt.n	8003dba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	b2da      	uxtb	r2, r3
 8003da8:	490c      	ldr	r1, [pc, #48]	; (8003ddc <__NVIC_SetPriority+0x4c>)
 8003daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dae:	0112      	lsls	r2, r2, #4
 8003db0:	b2d2      	uxtb	r2, r2
 8003db2:	440b      	add	r3, r1
 8003db4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003db8:	e00a      	b.n	8003dd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	b2da      	uxtb	r2, r3
 8003dbe:	4908      	ldr	r1, [pc, #32]	; (8003de0 <__NVIC_SetPriority+0x50>)
 8003dc0:	79fb      	ldrb	r3, [r7, #7]
 8003dc2:	f003 030f 	and.w	r3, r3, #15
 8003dc6:	3b04      	subs	r3, #4
 8003dc8:	0112      	lsls	r2, r2, #4
 8003dca:	b2d2      	uxtb	r2, r2
 8003dcc:	440b      	add	r3, r1
 8003dce:	761a      	strb	r2, [r3, #24]
}
 8003dd0:	bf00      	nop
 8003dd2:	370c      	adds	r7, #12
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr
 8003ddc:	e000e100 	.word	0xe000e100
 8003de0:	e000ed00 	.word	0xe000ed00

08003de4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b089      	sub	sp, #36	; 0x24
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	60b9      	str	r1, [r7, #8]
 8003dee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f003 0307 	and.w	r3, r3, #7
 8003df6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	f1c3 0307 	rsb	r3, r3, #7
 8003dfe:	2b04      	cmp	r3, #4
 8003e00:	bf28      	it	cs
 8003e02:	2304      	movcs	r3, #4
 8003e04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	3304      	adds	r3, #4
 8003e0a:	2b06      	cmp	r3, #6
 8003e0c:	d902      	bls.n	8003e14 <NVIC_EncodePriority+0x30>
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	3b03      	subs	r3, #3
 8003e12:	e000      	b.n	8003e16 <NVIC_EncodePriority+0x32>
 8003e14:	2300      	movs	r3, #0
 8003e16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e18:	f04f 32ff 	mov.w	r2, #4294967295
 8003e1c:	69bb      	ldr	r3, [r7, #24]
 8003e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e22:	43da      	mvns	r2, r3
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	401a      	ands	r2, r3
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e2c:	f04f 31ff 	mov.w	r1, #4294967295
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	fa01 f303 	lsl.w	r3, r1, r3
 8003e36:	43d9      	mvns	r1, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e3c:	4313      	orrs	r3, r2
         );
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3724      	adds	r7, #36	; 0x24
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
	...

08003e4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	3b01      	subs	r3, #1
 8003e58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e5c:	d301      	bcc.n	8003e62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e00f      	b.n	8003e82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e62:	4a0a      	ldr	r2, [pc, #40]	; (8003e8c <SysTick_Config+0x40>)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	3b01      	subs	r3, #1
 8003e68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e6a:	210f      	movs	r1, #15
 8003e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e70:	f7ff ff8e 	bl	8003d90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e74:	4b05      	ldr	r3, [pc, #20]	; (8003e8c <SysTick_Config+0x40>)
 8003e76:	2200      	movs	r2, #0
 8003e78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e7a:	4b04      	ldr	r3, [pc, #16]	; (8003e8c <SysTick_Config+0x40>)
 8003e7c:	2207      	movs	r2, #7
 8003e7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3708      	adds	r7, #8
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	e000e010 	.word	0xe000e010

08003e90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	f7ff ff29 	bl	8003cf0 <__NVIC_SetPriorityGrouping>
}
 8003e9e:	bf00      	nop
 8003ea0:	3708      	adds	r7, #8
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}

08003ea6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ea6:	b580      	push	{r7, lr}
 8003ea8:	b086      	sub	sp, #24
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	4603      	mov	r3, r0
 8003eae:	60b9      	str	r1, [r7, #8]
 8003eb0:	607a      	str	r2, [r7, #4]
 8003eb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003eb8:	f7ff ff3e 	bl	8003d38 <__NVIC_GetPriorityGrouping>
 8003ebc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	68b9      	ldr	r1, [r7, #8]
 8003ec2:	6978      	ldr	r0, [r7, #20]
 8003ec4:	f7ff ff8e 	bl	8003de4 <NVIC_EncodePriority>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ece:	4611      	mov	r1, r2
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f7ff ff5d 	bl	8003d90 <__NVIC_SetPriority>
}
 8003ed6:	bf00      	nop
 8003ed8:	3718      	adds	r7, #24
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b082      	sub	sp, #8
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eec:	4618      	mov	r0, r3
 8003eee:	f7ff ff31 	bl	8003d54 <__NVIC_EnableIRQ>
}
 8003ef2:	bf00      	nop
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}

08003efa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003efa:	b580      	push	{r7, lr}
 8003efc:	b082      	sub	sp, #8
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f7ff ffa2 	bl	8003e4c <SysTick_Config>
 8003f08:	4603      	mov	r3, r0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3708      	adds	r7, #8
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003f16:	f7fd f993 	bl	8001240 <HAL_SYSTICK_Callback>
}
 8003f1a:	bf00      	nop
 8003f1c:	bd80      	pop	{r7, pc}

08003f1e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003f1e:	b480      	push	{r7}
 8003f20:	b083      	sub	sp, #12
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d004      	beq.n	8003f3c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2280      	movs	r2, #128	; 0x80
 8003f36:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e00c      	b.n	8003f56 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2205      	movs	r2, #5
 8003f40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f022 0201 	bic.w	r2, r2, #1
 8003f52:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	370c      	adds	r7, #12
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr
	...

08003f64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b089      	sub	sp, #36	; 0x24
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
 8003f6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f72:	2300      	movs	r3, #0
 8003f74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003f76:	2300      	movs	r3, #0
 8003f78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	61fb      	str	r3, [r7, #28]
 8003f7e:	e16b      	b.n	8004258 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f80:	2201      	movs	r2, #1
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	fa02 f303 	lsl.w	r3, r2, r3
 8003f88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	697a      	ldr	r2, [r7, #20]
 8003f90:	4013      	ands	r3, r2
 8003f92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f94:	693a      	ldr	r2, [r7, #16]
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	f040 815a 	bne.w	8004252 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	f003 0303 	and.w	r3, r3, #3
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d005      	beq.n	8003fb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d130      	bne.n	8004018 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	005b      	lsls	r3, r3, #1
 8003fc0:	2203      	movs	r2, #3
 8003fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc6:	43db      	mvns	r3, r3
 8003fc8:	69ba      	ldr	r2, [r7, #24]
 8003fca:	4013      	ands	r3, r2
 8003fcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	68da      	ldr	r2, [r3, #12]
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	005b      	lsls	r3, r3, #1
 8003fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fda:	69ba      	ldr	r2, [r7, #24]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	69ba      	ldr	r2, [r7, #24]
 8003fe4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003fec:	2201      	movs	r2, #1
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff4:	43db      	mvns	r3, r3
 8003ff6:	69ba      	ldr	r2, [r7, #24]
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	091b      	lsrs	r3, r3, #4
 8004002:	f003 0201 	and.w	r2, r3, #1
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	fa02 f303 	lsl.w	r3, r2, r3
 800400c:	69ba      	ldr	r2, [r7, #24]
 800400e:	4313      	orrs	r3, r2
 8004010:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	69ba      	ldr	r2, [r7, #24]
 8004016:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f003 0303 	and.w	r3, r3, #3
 8004020:	2b03      	cmp	r3, #3
 8004022:	d017      	beq.n	8004054 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	2203      	movs	r2, #3
 8004030:	fa02 f303 	lsl.w	r3, r2, r3
 8004034:	43db      	mvns	r3, r3
 8004036:	69ba      	ldr	r2, [r7, #24]
 8004038:	4013      	ands	r3, r2
 800403a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	689a      	ldr	r2, [r3, #8]
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	005b      	lsls	r3, r3, #1
 8004044:	fa02 f303 	lsl.w	r3, r2, r3
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	4313      	orrs	r3, r2
 800404c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	69ba      	ldr	r2, [r7, #24]
 8004052:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	f003 0303 	and.w	r3, r3, #3
 800405c:	2b02      	cmp	r3, #2
 800405e:	d123      	bne.n	80040a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	08da      	lsrs	r2, r3, #3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	3208      	adds	r2, #8
 8004068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800406c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	f003 0307 	and.w	r3, r3, #7
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	220f      	movs	r2, #15
 8004078:	fa02 f303 	lsl.w	r3, r2, r3
 800407c:	43db      	mvns	r3, r3
 800407e:	69ba      	ldr	r2, [r7, #24]
 8004080:	4013      	ands	r3, r2
 8004082:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	691a      	ldr	r2, [r3, #16]
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	f003 0307 	and.w	r3, r3, #7
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	fa02 f303 	lsl.w	r3, r2, r3
 8004094:	69ba      	ldr	r2, [r7, #24]
 8004096:	4313      	orrs	r3, r2
 8004098:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	08da      	lsrs	r2, r3, #3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	3208      	adds	r2, #8
 80040a2:	69b9      	ldr	r1, [r7, #24]
 80040a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	005b      	lsls	r3, r3, #1
 80040b2:	2203      	movs	r2, #3
 80040b4:	fa02 f303 	lsl.w	r3, r2, r3
 80040b8:	43db      	mvns	r3, r3
 80040ba:	69ba      	ldr	r2, [r7, #24]
 80040bc:	4013      	ands	r3, r2
 80040be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f003 0203 	and.w	r2, r3, #3
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	005b      	lsls	r3, r3, #1
 80040cc:	fa02 f303 	lsl.w	r3, r2, r3
 80040d0:	69ba      	ldr	r2, [r7, #24]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	69ba      	ldr	r2, [r7, #24]
 80040da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	f000 80b4 	beq.w	8004252 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040ea:	2300      	movs	r3, #0
 80040ec:	60fb      	str	r3, [r7, #12]
 80040ee:	4b60      	ldr	r3, [pc, #384]	; (8004270 <HAL_GPIO_Init+0x30c>)
 80040f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040f2:	4a5f      	ldr	r2, [pc, #380]	; (8004270 <HAL_GPIO_Init+0x30c>)
 80040f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040f8:	6453      	str	r3, [r2, #68]	; 0x44
 80040fa:	4b5d      	ldr	r3, [pc, #372]	; (8004270 <HAL_GPIO_Init+0x30c>)
 80040fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004102:	60fb      	str	r3, [r7, #12]
 8004104:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004106:	4a5b      	ldr	r2, [pc, #364]	; (8004274 <HAL_GPIO_Init+0x310>)
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	089b      	lsrs	r3, r3, #2
 800410c:	3302      	adds	r3, #2
 800410e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004112:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004114:	69fb      	ldr	r3, [r7, #28]
 8004116:	f003 0303 	and.w	r3, r3, #3
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	220f      	movs	r2, #15
 800411e:	fa02 f303 	lsl.w	r3, r2, r3
 8004122:	43db      	mvns	r3, r3
 8004124:	69ba      	ldr	r2, [r7, #24]
 8004126:	4013      	ands	r3, r2
 8004128:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a52      	ldr	r2, [pc, #328]	; (8004278 <HAL_GPIO_Init+0x314>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d02b      	beq.n	800418a <HAL_GPIO_Init+0x226>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a51      	ldr	r2, [pc, #324]	; (800427c <HAL_GPIO_Init+0x318>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d025      	beq.n	8004186 <HAL_GPIO_Init+0x222>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a50      	ldr	r2, [pc, #320]	; (8004280 <HAL_GPIO_Init+0x31c>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d01f      	beq.n	8004182 <HAL_GPIO_Init+0x21e>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a4f      	ldr	r2, [pc, #316]	; (8004284 <HAL_GPIO_Init+0x320>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d019      	beq.n	800417e <HAL_GPIO_Init+0x21a>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a4e      	ldr	r2, [pc, #312]	; (8004288 <HAL_GPIO_Init+0x324>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d013      	beq.n	800417a <HAL_GPIO_Init+0x216>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a4d      	ldr	r2, [pc, #308]	; (800428c <HAL_GPIO_Init+0x328>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d00d      	beq.n	8004176 <HAL_GPIO_Init+0x212>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a4c      	ldr	r2, [pc, #304]	; (8004290 <HAL_GPIO_Init+0x32c>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d007      	beq.n	8004172 <HAL_GPIO_Init+0x20e>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a4b      	ldr	r2, [pc, #300]	; (8004294 <HAL_GPIO_Init+0x330>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d101      	bne.n	800416e <HAL_GPIO_Init+0x20a>
 800416a:	2307      	movs	r3, #7
 800416c:	e00e      	b.n	800418c <HAL_GPIO_Init+0x228>
 800416e:	2308      	movs	r3, #8
 8004170:	e00c      	b.n	800418c <HAL_GPIO_Init+0x228>
 8004172:	2306      	movs	r3, #6
 8004174:	e00a      	b.n	800418c <HAL_GPIO_Init+0x228>
 8004176:	2305      	movs	r3, #5
 8004178:	e008      	b.n	800418c <HAL_GPIO_Init+0x228>
 800417a:	2304      	movs	r3, #4
 800417c:	e006      	b.n	800418c <HAL_GPIO_Init+0x228>
 800417e:	2303      	movs	r3, #3
 8004180:	e004      	b.n	800418c <HAL_GPIO_Init+0x228>
 8004182:	2302      	movs	r3, #2
 8004184:	e002      	b.n	800418c <HAL_GPIO_Init+0x228>
 8004186:	2301      	movs	r3, #1
 8004188:	e000      	b.n	800418c <HAL_GPIO_Init+0x228>
 800418a:	2300      	movs	r3, #0
 800418c:	69fa      	ldr	r2, [r7, #28]
 800418e:	f002 0203 	and.w	r2, r2, #3
 8004192:	0092      	lsls	r2, r2, #2
 8004194:	4093      	lsls	r3, r2
 8004196:	69ba      	ldr	r2, [r7, #24]
 8004198:	4313      	orrs	r3, r2
 800419a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800419c:	4935      	ldr	r1, [pc, #212]	; (8004274 <HAL_GPIO_Init+0x310>)
 800419e:	69fb      	ldr	r3, [r7, #28]
 80041a0:	089b      	lsrs	r3, r3, #2
 80041a2:	3302      	adds	r3, #2
 80041a4:	69ba      	ldr	r2, [r7, #24]
 80041a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041aa:	4b3b      	ldr	r3, [pc, #236]	; (8004298 <HAL_GPIO_Init+0x334>)
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	43db      	mvns	r3, r3
 80041b4:	69ba      	ldr	r2, [r7, #24]
 80041b6:	4013      	ands	r3, r2
 80041b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d003      	beq.n	80041ce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80041c6:	69ba      	ldr	r2, [r7, #24]
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80041ce:	4a32      	ldr	r2, [pc, #200]	; (8004298 <HAL_GPIO_Init+0x334>)
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80041d4:	4b30      	ldr	r3, [pc, #192]	; (8004298 <HAL_GPIO_Init+0x334>)
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	43db      	mvns	r3, r3
 80041de:	69ba      	ldr	r2, [r7, #24]
 80041e0:	4013      	ands	r3, r2
 80041e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d003      	beq.n	80041f8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80041f0:	69ba      	ldr	r2, [r7, #24]
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80041f8:	4a27      	ldr	r2, [pc, #156]	; (8004298 <HAL_GPIO_Init+0x334>)
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80041fe:	4b26      	ldr	r3, [pc, #152]	; (8004298 <HAL_GPIO_Init+0x334>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	43db      	mvns	r3, r3
 8004208:	69ba      	ldr	r2, [r7, #24]
 800420a:	4013      	ands	r3, r2
 800420c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d003      	beq.n	8004222 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800421a:	69ba      	ldr	r2, [r7, #24]
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	4313      	orrs	r3, r2
 8004220:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004222:	4a1d      	ldr	r2, [pc, #116]	; (8004298 <HAL_GPIO_Init+0x334>)
 8004224:	69bb      	ldr	r3, [r7, #24]
 8004226:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004228:	4b1b      	ldr	r3, [pc, #108]	; (8004298 <HAL_GPIO_Init+0x334>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	43db      	mvns	r3, r3
 8004232:	69ba      	ldr	r2, [r7, #24]
 8004234:	4013      	ands	r3, r2
 8004236:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d003      	beq.n	800424c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004244:	69ba      	ldr	r2, [r7, #24]
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	4313      	orrs	r3, r2
 800424a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800424c:	4a12      	ldr	r2, [pc, #72]	; (8004298 <HAL_GPIO_Init+0x334>)
 800424e:	69bb      	ldr	r3, [r7, #24]
 8004250:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	3301      	adds	r3, #1
 8004256:	61fb      	str	r3, [r7, #28]
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	2b0f      	cmp	r3, #15
 800425c:	f67f ae90 	bls.w	8003f80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004260:	bf00      	nop
 8004262:	bf00      	nop
 8004264:	3724      	adds	r7, #36	; 0x24
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr
 800426e:	bf00      	nop
 8004270:	40023800 	.word	0x40023800
 8004274:	40013800 	.word	0x40013800
 8004278:	40020000 	.word	0x40020000
 800427c:	40020400 	.word	0x40020400
 8004280:	40020800 	.word	0x40020800
 8004284:	40020c00 	.word	0x40020c00
 8004288:	40021000 	.word	0x40021000
 800428c:	40021400 	.word	0x40021400
 8004290:	40021800 	.word	0x40021800
 8004294:	40021c00 	.word	0x40021c00
 8004298:	40013c00 	.word	0x40013c00

0800429c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	460b      	mov	r3, r1
 80042a6:	807b      	strh	r3, [r7, #2]
 80042a8:	4613      	mov	r3, r2
 80042aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042ac:	787b      	ldrb	r3, [r7, #1]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d003      	beq.n	80042ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042b2:	887a      	ldrh	r2, [r7, #2]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80042b8:	e003      	b.n	80042c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80042ba:	887b      	ldrh	r3, [r7, #2]
 80042bc:	041a      	lsls	r2, r3, #16
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	619a      	str	r2, [r3, #24]
}
 80042c2:	bf00      	nop
 80042c4:	370c      	adds	r7, #12
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr

080042ce <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80042ce:	b480      	push	{r7}
 80042d0:	b085      	sub	sp, #20
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	6078      	str	r0, [r7, #4]
 80042d6:	460b      	mov	r3, r1
 80042d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80042e0:	887a      	ldrh	r2, [r7, #2]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	4013      	ands	r3, r2
 80042e6:	041a      	lsls	r2, r3, #16
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	43d9      	mvns	r1, r3
 80042ec:	887b      	ldrh	r3, [r7, #2]
 80042ee:	400b      	ands	r3, r1
 80042f0:	431a      	orrs	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	619a      	str	r2, [r3, #24]
}
 80042f6:	bf00      	nop
 80042f8:	3714      	adds	r7, #20
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
	...

08004304 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d101      	bne.n	8004316 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e12b      	b.n	800456e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800431c:	b2db      	uxtb	r3, r3
 800431e:	2b00      	cmp	r3, #0
 8004320:	d106      	bne.n	8004330 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f7fd fd26 	bl	8001d7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2224      	movs	r2, #36	; 0x24
 8004334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f022 0201 	bic.w	r2, r2, #1
 8004346:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004356:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004366:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004368:	f001 fe90 	bl	800608c <HAL_RCC_GetPCLK1Freq>
 800436c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	4a81      	ldr	r2, [pc, #516]	; (8004578 <HAL_I2C_Init+0x274>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d807      	bhi.n	8004388 <HAL_I2C_Init+0x84>
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	4a80      	ldr	r2, [pc, #512]	; (800457c <HAL_I2C_Init+0x278>)
 800437c:	4293      	cmp	r3, r2
 800437e:	bf94      	ite	ls
 8004380:	2301      	movls	r3, #1
 8004382:	2300      	movhi	r3, #0
 8004384:	b2db      	uxtb	r3, r3
 8004386:	e006      	b.n	8004396 <HAL_I2C_Init+0x92>
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	4a7d      	ldr	r2, [pc, #500]	; (8004580 <HAL_I2C_Init+0x27c>)
 800438c:	4293      	cmp	r3, r2
 800438e:	bf94      	ite	ls
 8004390:	2301      	movls	r3, #1
 8004392:	2300      	movhi	r3, #0
 8004394:	b2db      	uxtb	r3, r3
 8004396:	2b00      	cmp	r3, #0
 8004398:	d001      	beq.n	800439e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e0e7      	b.n	800456e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	4a78      	ldr	r2, [pc, #480]	; (8004584 <HAL_I2C_Init+0x280>)
 80043a2:	fba2 2303 	umull	r2, r3, r2, r3
 80043a6:	0c9b      	lsrs	r3, r3, #18
 80043a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68ba      	ldr	r2, [r7, #8]
 80043ba:	430a      	orrs	r2, r1
 80043bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	6a1b      	ldr	r3, [r3, #32]
 80043c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	4a6a      	ldr	r2, [pc, #424]	; (8004578 <HAL_I2C_Init+0x274>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d802      	bhi.n	80043d8 <HAL_I2C_Init+0xd4>
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	3301      	adds	r3, #1
 80043d6:	e009      	b.n	80043ec <HAL_I2C_Init+0xe8>
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80043de:	fb02 f303 	mul.w	r3, r2, r3
 80043e2:	4a69      	ldr	r2, [pc, #420]	; (8004588 <HAL_I2C_Init+0x284>)
 80043e4:	fba2 2303 	umull	r2, r3, r2, r3
 80043e8:	099b      	lsrs	r3, r3, #6
 80043ea:	3301      	adds	r3, #1
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	6812      	ldr	r2, [r2, #0]
 80043f0:	430b      	orrs	r3, r1
 80043f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	69db      	ldr	r3, [r3, #28]
 80043fa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80043fe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	495c      	ldr	r1, [pc, #368]	; (8004578 <HAL_I2C_Init+0x274>)
 8004408:	428b      	cmp	r3, r1
 800440a:	d819      	bhi.n	8004440 <HAL_I2C_Init+0x13c>
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	1e59      	subs	r1, r3, #1
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	005b      	lsls	r3, r3, #1
 8004416:	fbb1 f3f3 	udiv	r3, r1, r3
 800441a:	1c59      	adds	r1, r3, #1
 800441c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004420:	400b      	ands	r3, r1
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00a      	beq.n	800443c <HAL_I2C_Init+0x138>
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	1e59      	subs	r1, r3, #1
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	005b      	lsls	r3, r3, #1
 8004430:	fbb1 f3f3 	udiv	r3, r1, r3
 8004434:	3301      	adds	r3, #1
 8004436:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800443a:	e051      	b.n	80044e0 <HAL_I2C_Init+0x1dc>
 800443c:	2304      	movs	r3, #4
 800443e:	e04f      	b.n	80044e0 <HAL_I2C_Init+0x1dc>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d111      	bne.n	800446c <HAL_I2C_Init+0x168>
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	1e58      	subs	r0, r3, #1
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6859      	ldr	r1, [r3, #4]
 8004450:	460b      	mov	r3, r1
 8004452:	005b      	lsls	r3, r3, #1
 8004454:	440b      	add	r3, r1
 8004456:	fbb0 f3f3 	udiv	r3, r0, r3
 800445a:	3301      	adds	r3, #1
 800445c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004460:	2b00      	cmp	r3, #0
 8004462:	bf0c      	ite	eq
 8004464:	2301      	moveq	r3, #1
 8004466:	2300      	movne	r3, #0
 8004468:	b2db      	uxtb	r3, r3
 800446a:	e012      	b.n	8004492 <HAL_I2C_Init+0x18e>
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	1e58      	subs	r0, r3, #1
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6859      	ldr	r1, [r3, #4]
 8004474:	460b      	mov	r3, r1
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	440b      	add	r3, r1
 800447a:	0099      	lsls	r1, r3, #2
 800447c:	440b      	add	r3, r1
 800447e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004482:	3301      	adds	r3, #1
 8004484:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004488:	2b00      	cmp	r3, #0
 800448a:	bf0c      	ite	eq
 800448c:	2301      	moveq	r3, #1
 800448e:	2300      	movne	r3, #0
 8004490:	b2db      	uxtb	r3, r3
 8004492:	2b00      	cmp	r3, #0
 8004494:	d001      	beq.n	800449a <HAL_I2C_Init+0x196>
 8004496:	2301      	movs	r3, #1
 8004498:	e022      	b.n	80044e0 <HAL_I2C_Init+0x1dc>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d10e      	bne.n	80044c0 <HAL_I2C_Init+0x1bc>
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	1e58      	subs	r0, r3, #1
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6859      	ldr	r1, [r3, #4]
 80044aa:	460b      	mov	r3, r1
 80044ac:	005b      	lsls	r3, r3, #1
 80044ae:	440b      	add	r3, r1
 80044b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80044b4:	3301      	adds	r3, #1
 80044b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80044be:	e00f      	b.n	80044e0 <HAL_I2C_Init+0x1dc>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	1e58      	subs	r0, r3, #1
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6859      	ldr	r1, [r3, #4]
 80044c8:	460b      	mov	r3, r1
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	440b      	add	r3, r1
 80044ce:	0099      	lsls	r1, r3, #2
 80044d0:	440b      	add	r3, r1
 80044d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80044d6:	3301      	adds	r3, #1
 80044d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80044e0:	6879      	ldr	r1, [r7, #4]
 80044e2:	6809      	ldr	r1, [r1, #0]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	69da      	ldr	r2, [r3, #28]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a1b      	ldr	r3, [r3, #32]
 80044fa:	431a      	orrs	r2, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	430a      	orrs	r2, r1
 8004502:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800450e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	6911      	ldr	r1, [r2, #16]
 8004516:	687a      	ldr	r2, [r7, #4]
 8004518:	68d2      	ldr	r2, [r2, #12]
 800451a:	4311      	orrs	r1, r2
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	6812      	ldr	r2, [r2, #0]
 8004520:	430b      	orrs	r3, r1
 8004522:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	695a      	ldr	r2, [r3, #20]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	699b      	ldr	r3, [r3, #24]
 8004536:	431a      	orrs	r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	430a      	orrs	r2, r1
 800453e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f042 0201 	orr.w	r2, r2, #1
 800454e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2220      	movs	r2, #32
 800455a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	3710      	adds	r7, #16
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	000186a0 	.word	0x000186a0
 800457c:	001e847f 	.word	0x001e847f
 8004580:	003d08ff 	.word	0x003d08ff
 8004584:	431bde83 	.word	0x431bde83
 8004588:	10624dd3 	.word	0x10624dd3

0800458c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b088      	sub	sp, #32
 8004590:	af02      	add	r7, sp, #8
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	607a      	str	r2, [r7, #4]
 8004596:	461a      	mov	r2, r3
 8004598:	460b      	mov	r3, r1
 800459a:	817b      	strh	r3, [r7, #10]
 800459c:	4613      	mov	r3, r2
 800459e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80045a0:	f7fe fa08 	bl	80029b4 <HAL_GetTick>
 80045a4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b20      	cmp	r3, #32
 80045b0:	f040 80e0 	bne.w	8004774 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	2319      	movs	r3, #25
 80045ba:	2201      	movs	r2, #1
 80045bc:	4970      	ldr	r1, [pc, #448]	; (8004780 <HAL_I2C_Master_Transmit+0x1f4>)
 80045be:	68f8      	ldr	r0, [r7, #12]
 80045c0:	f000 ff16 	bl	80053f0 <I2C_WaitOnFlagUntilTimeout>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d001      	beq.n	80045ce <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80045ca:	2302      	movs	r3, #2
 80045cc:	e0d3      	b.n	8004776 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d101      	bne.n	80045dc <HAL_I2C_Master_Transmit+0x50>
 80045d8:	2302      	movs	r3, #2
 80045da:	e0cc      	b.n	8004776 <HAL_I2C_Master_Transmit+0x1ea>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0301 	and.w	r3, r3, #1
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d007      	beq.n	8004602 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f042 0201 	orr.w	r2, r2, #1
 8004600:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004610:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2221      	movs	r2, #33	; 0x21
 8004616:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2210      	movs	r2, #16
 800461e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2200      	movs	r2, #0
 8004626:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	893a      	ldrh	r2, [r7, #8]
 8004632:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004638:	b29a      	uxth	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	4a50      	ldr	r2, [pc, #320]	; (8004784 <HAL_I2C_Master_Transmit+0x1f8>)
 8004642:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004644:	8979      	ldrh	r1, [r7, #10]
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	6a3a      	ldr	r2, [r7, #32]
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f000 fcea 	bl	8005024 <I2C_MasterRequestWrite>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d001      	beq.n	800465a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e08d      	b.n	8004776 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800465a:	2300      	movs	r3, #0
 800465c:	613b      	str	r3, [r7, #16]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	695b      	ldr	r3, [r3, #20]
 8004664:	613b      	str	r3, [r7, #16]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	613b      	str	r3, [r7, #16]
 800466e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004670:	e066      	b.n	8004740 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004672:	697a      	ldr	r2, [r7, #20]
 8004674:	6a39      	ldr	r1, [r7, #32]
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f000 ff90 	bl	800559c <I2C_WaitOnTXEFlagUntilTimeout>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00d      	beq.n	800469e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004686:	2b04      	cmp	r3, #4
 8004688:	d107      	bne.n	800469a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004698:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e06b      	b.n	8004776 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a2:	781a      	ldrb	r2, [r3, #0]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ae:	1c5a      	adds	r2, r3, #1
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	3b01      	subs	r3, #1
 80046bc:	b29a      	uxth	r2, r3
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046c6:	3b01      	subs	r3, #1
 80046c8:	b29a      	uxth	r2, r3
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	695b      	ldr	r3, [r3, #20]
 80046d4:	f003 0304 	and.w	r3, r3, #4
 80046d8:	2b04      	cmp	r3, #4
 80046da:	d11b      	bne.n	8004714 <HAL_I2C_Master_Transmit+0x188>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d017      	beq.n	8004714 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e8:	781a      	ldrb	r2, [r3, #0]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f4:	1c5a      	adds	r2, r3, #1
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046fe:	b29b      	uxth	r3, r3
 8004700:	3b01      	subs	r3, #1
 8004702:	b29a      	uxth	r2, r3
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800470c:	3b01      	subs	r3, #1
 800470e:	b29a      	uxth	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004714:	697a      	ldr	r2, [r7, #20]
 8004716:	6a39      	ldr	r1, [r7, #32]
 8004718:	68f8      	ldr	r0, [r7, #12]
 800471a:	f000 ff80 	bl	800561e <I2C_WaitOnBTFFlagUntilTimeout>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d00d      	beq.n	8004740 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004728:	2b04      	cmp	r3, #4
 800472a:	d107      	bne.n	800473c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800473a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e01a      	b.n	8004776 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004744:	2b00      	cmp	r3, #0
 8004746:	d194      	bne.n	8004672 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004756:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2220      	movs	r2, #32
 800475c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2200      	movs	r2, #0
 8004764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004770:	2300      	movs	r3, #0
 8004772:	e000      	b.n	8004776 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004774:	2302      	movs	r3, #2
  }
}
 8004776:	4618      	mov	r0, r3
 8004778:	3718      	adds	r7, #24
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
 800477e:	bf00      	nop
 8004780:	00100002 	.word	0x00100002
 8004784:	ffff0000 	.word	0xffff0000

08004788 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b08c      	sub	sp, #48	; 0x30
 800478c:	af02      	add	r7, sp, #8
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	607a      	str	r2, [r7, #4]
 8004792:	461a      	mov	r2, r3
 8004794:	460b      	mov	r3, r1
 8004796:	817b      	strh	r3, [r7, #10]
 8004798:	4613      	mov	r3, r2
 800479a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800479c:	f7fe f90a 	bl	80029b4 <HAL_GetTick>
 80047a0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	2b20      	cmp	r3, #32
 80047ac:	f040 820b 	bne.w	8004bc6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80047b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b2:	9300      	str	r3, [sp, #0]
 80047b4:	2319      	movs	r3, #25
 80047b6:	2201      	movs	r2, #1
 80047b8:	497c      	ldr	r1, [pc, #496]	; (80049ac <HAL_I2C_Master_Receive+0x224>)
 80047ba:	68f8      	ldr	r0, [r7, #12]
 80047bc:	f000 fe18 	bl	80053f0 <I2C_WaitOnFlagUntilTimeout>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d001      	beq.n	80047ca <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80047c6:	2302      	movs	r3, #2
 80047c8:	e1fe      	b.n	8004bc8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d101      	bne.n	80047d8 <HAL_I2C_Master_Receive+0x50>
 80047d4:	2302      	movs	r3, #2
 80047d6:	e1f7      	b.n	8004bc8 <HAL_I2C_Master_Receive+0x440>
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 0301 	and.w	r3, r3, #1
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d007      	beq.n	80047fe <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f042 0201 	orr.w	r2, r2, #1
 80047fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800480c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2222      	movs	r2, #34	; 0x22
 8004812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2210      	movs	r2, #16
 800481a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2200      	movs	r2, #0
 8004822:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	893a      	ldrh	r2, [r7, #8]
 800482e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004834:	b29a      	uxth	r2, r3
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	4a5c      	ldr	r2, [pc, #368]	; (80049b0 <HAL_I2C_Master_Receive+0x228>)
 800483e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004840:	8979      	ldrh	r1, [r7, #10]
 8004842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004844:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004846:	68f8      	ldr	r0, [r7, #12]
 8004848:	f000 fc6e 	bl	8005128 <I2C_MasterRequestRead>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e1b8      	b.n	8004bc8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800485a:	2b00      	cmp	r3, #0
 800485c:	d113      	bne.n	8004886 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800485e:	2300      	movs	r3, #0
 8004860:	623b      	str	r3, [r7, #32]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	695b      	ldr	r3, [r3, #20]
 8004868:	623b      	str	r3, [r7, #32]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	623b      	str	r3, [r7, #32]
 8004872:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004882:	601a      	str	r2, [r3, #0]
 8004884:	e18c      	b.n	8004ba0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800488a:	2b01      	cmp	r3, #1
 800488c:	d11b      	bne.n	80048c6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800489c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800489e:	2300      	movs	r3, #0
 80048a0:	61fb      	str	r3, [r7, #28]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	695b      	ldr	r3, [r3, #20]
 80048a8:	61fb      	str	r3, [r7, #28]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	699b      	ldr	r3, [r3, #24]
 80048b0:	61fb      	str	r3, [r7, #28]
 80048b2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048c2:	601a      	str	r2, [r3, #0]
 80048c4:	e16c      	b.n	8004ba0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ca:	2b02      	cmp	r3, #2
 80048cc:	d11b      	bne.n	8004906 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048dc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048ec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048ee:	2300      	movs	r3, #0
 80048f0:	61bb      	str	r3, [r7, #24]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	695b      	ldr	r3, [r3, #20]
 80048f8:	61bb      	str	r3, [r7, #24]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	699b      	ldr	r3, [r3, #24]
 8004900:	61bb      	str	r3, [r7, #24]
 8004902:	69bb      	ldr	r3, [r7, #24]
 8004904:	e14c      	b.n	8004ba0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004914:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004916:	2300      	movs	r3, #0
 8004918:	617b      	str	r3, [r7, #20]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	695b      	ldr	r3, [r3, #20]
 8004920:	617b      	str	r3, [r7, #20]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	617b      	str	r3, [r7, #20]
 800492a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800492c:	e138      	b.n	8004ba0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004932:	2b03      	cmp	r3, #3
 8004934:	f200 80f1 	bhi.w	8004b1a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800493c:	2b01      	cmp	r3, #1
 800493e:	d123      	bne.n	8004988 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004940:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004942:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004944:	68f8      	ldr	r0, [r7, #12]
 8004946:	f000 feab 	bl	80056a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800494a:	4603      	mov	r3, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d001      	beq.n	8004954 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e139      	b.n	8004bc8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	691a      	ldr	r2, [r3, #16]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495e:	b2d2      	uxtb	r2, r2
 8004960:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004966:	1c5a      	adds	r2, r3, #1
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004970:	3b01      	subs	r3, #1
 8004972:	b29a      	uxth	r2, r3
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800497c:	b29b      	uxth	r3, r3
 800497e:	3b01      	subs	r3, #1
 8004980:	b29a      	uxth	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004986:	e10b      	b.n	8004ba0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800498c:	2b02      	cmp	r3, #2
 800498e:	d14e      	bne.n	8004a2e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004992:	9300      	str	r3, [sp, #0]
 8004994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004996:	2200      	movs	r2, #0
 8004998:	4906      	ldr	r1, [pc, #24]	; (80049b4 <HAL_I2C_Master_Receive+0x22c>)
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	f000 fd28 	bl	80053f0 <I2C_WaitOnFlagUntilTimeout>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d008      	beq.n	80049b8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e10e      	b.n	8004bc8 <HAL_I2C_Master_Receive+0x440>
 80049aa:	bf00      	nop
 80049ac:	00100002 	.word	0x00100002
 80049b0:	ffff0000 	.word	0xffff0000
 80049b4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	691a      	ldr	r2, [r3, #16]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d2:	b2d2      	uxtb	r2, r2
 80049d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049da:	1c5a      	adds	r2, r3, #1
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049e4:	3b01      	subs	r3, #1
 80049e6:	b29a      	uxth	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	3b01      	subs	r3, #1
 80049f4:	b29a      	uxth	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	691a      	ldr	r2, [r3, #16]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a04:	b2d2      	uxtb	r2, r2
 8004a06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0c:	1c5a      	adds	r2, r3, #1
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a16:	3b01      	subs	r3, #1
 8004a18:	b29a      	uxth	r2, r3
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a22:	b29b      	uxth	r3, r3
 8004a24:	3b01      	subs	r3, #1
 8004a26:	b29a      	uxth	r2, r3
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a2c:	e0b8      	b.n	8004ba0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a30:	9300      	str	r3, [sp, #0]
 8004a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a34:	2200      	movs	r2, #0
 8004a36:	4966      	ldr	r1, [pc, #408]	; (8004bd0 <HAL_I2C_Master_Receive+0x448>)
 8004a38:	68f8      	ldr	r0, [r7, #12]
 8004a3a:	f000 fcd9 	bl	80053f0 <I2C_WaitOnFlagUntilTimeout>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d001      	beq.n	8004a48 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	e0bf      	b.n	8004bc8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	691a      	ldr	r2, [r3, #16]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a62:	b2d2      	uxtb	r2, r2
 8004a64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a6a:	1c5a      	adds	r2, r3, #1
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a74:	3b01      	subs	r3, #1
 8004a76:	b29a      	uxth	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	3b01      	subs	r3, #1
 8004a84:	b29a      	uxth	r2, r3
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8c:	9300      	str	r3, [sp, #0]
 8004a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a90:	2200      	movs	r2, #0
 8004a92:	494f      	ldr	r1, [pc, #316]	; (8004bd0 <HAL_I2C_Master_Receive+0x448>)
 8004a94:	68f8      	ldr	r0, [r7, #12]
 8004a96:	f000 fcab 	bl	80053f0 <I2C_WaitOnFlagUntilTimeout>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d001      	beq.n	8004aa4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e091      	b.n	8004bc8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ab2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	691a      	ldr	r2, [r3, #16]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004abe:	b2d2      	uxtb	r2, r2
 8004ac0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac6:	1c5a      	adds	r2, r3, #1
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ad0:	3b01      	subs	r3, #1
 8004ad2:	b29a      	uxth	r2, r3
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	b29a      	uxth	r2, r3
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	691a      	ldr	r2, [r3, #16]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af0:	b2d2      	uxtb	r2, r2
 8004af2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af8:	1c5a      	adds	r2, r3, #1
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b02:	3b01      	subs	r3, #1
 8004b04:	b29a      	uxth	r2, r3
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	3b01      	subs	r3, #1
 8004b12:	b29a      	uxth	r2, r3
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b18:	e042      	b.n	8004ba0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b1c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b1e:	68f8      	ldr	r0, [r7, #12]
 8004b20:	f000 fdbe 	bl	80056a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b24:	4603      	mov	r3, r0
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d001      	beq.n	8004b2e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e04c      	b.n	8004bc8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	691a      	ldr	r2, [r3, #16]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b38:	b2d2      	uxtb	r2, r2
 8004b3a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b40:	1c5a      	adds	r2, r3, #1
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	b29a      	uxth	r2, r3
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	b29a      	uxth	r2, r3
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	695b      	ldr	r3, [r3, #20]
 8004b66:	f003 0304 	and.w	r3, r3, #4
 8004b6a:	2b04      	cmp	r3, #4
 8004b6c:	d118      	bne.n	8004ba0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	691a      	ldr	r2, [r3, #16]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b78:	b2d2      	uxtb	r2, r2
 8004b7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b80:	1c5a      	adds	r2, r3, #1
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f47f aec2 	bne.w	800492e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2220      	movs	r2, #32
 8004bae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	e000      	b.n	8004bc8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004bc6:	2302      	movs	r3, #2
  }
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3728      	adds	r7, #40	; 0x28
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	00010004 	.word	0x00010004

08004bd4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b088      	sub	sp, #32
 8004bd8:	af02      	add	r7, sp, #8
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	4608      	mov	r0, r1
 8004bde:	4611      	mov	r1, r2
 8004be0:	461a      	mov	r2, r3
 8004be2:	4603      	mov	r3, r0
 8004be4:	817b      	strh	r3, [r7, #10]
 8004be6:	460b      	mov	r3, r1
 8004be8:	813b      	strh	r3, [r7, #8]
 8004bea:	4613      	mov	r3, r2
 8004bec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bee:	f7fd fee1 	bl	80029b4 <HAL_GetTick>
 8004bf2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	2b20      	cmp	r3, #32
 8004bfe:	f040 80d9 	bne.w	8004db4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	9300      	str	r3, [sp, #0]
 8004c06:	2319      	movs	r3, #25
 8004c08:	2201      	movs	r2, #1
 8004c0a:	496d      	ldr	r1, [pc, #436]	; (8004dc0 <HAL_I2C_Mem_Write+0x1ec>)
 8004c0c:	68f8      	ldr	r0, [r7, #12]
 8004c0e:	f000 fbef 	bl	80053f0 <I2C_WaitOnFlagUntilTimeout>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d001      	beq.n	8004c1c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004c18:	2302      	movs	r3, #2
 8004c1a:	e0cc      	b.n	8004db6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d101      	bne.n	8004c2a <HAL_I2C_Mem_Write+0x56>
 8004c26:	2302      	movs	r3, #2
 8004c28:	e0c5      	b.n	8004db6 <HAL_I2C_Mem_Write+0x1e2>
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0301 	and.w	r3, r3, #1
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d007      	beq.n	8004c50 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f042 0201 	orr.w	r2, r2, #1
 8004c4e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c5e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2221      	movs	r2, #33	; 0x21
 8004c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2240      	movs	r2, #64	; 0x40
 8004c6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2200      	movs	r2, #0
 8004c74:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6a3a      	ldr	r2, [r7, #32]
 8004c7a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004c80:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c86:	b29a      	uxth	r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	4a4d      	ldr	r2, [pc, #308]	; (8004dc4 <HAL_I2C_Mem_Write+0x1f0>)
 8004c90:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004c92:	88f8      	ldrh	r0, [r7, #6]
 8004c94:	893a      	ldrh	r2, [r7, #8]
 8004c96:	8979      	ldrh	r1, [r7, #10]
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	9301      	str	r3, [sp, #4]
 8004c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c9e:	9300      	str	r3, [sp, #0]
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	68f8      	ldr	r0, [r7, #12]
 8004ca4:	f000 fb0e 	bl	80052c4 <I2C_RequestMemoryWrite>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d052      	beq.n	8004d54 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e081      	b.n	8004db6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cb2:	697a      	ldr	r2, [r7, #20]
 8004cb4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004cb6:	68f8      	ldr	r0, [r7, #12]
 8004cb8:	f000 fc70 	bl	800559c <I2C_WaitOnTXEFlagUntilTimeout>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d00d      	beq.n	8004cde <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc6:	2b04      	cmp	r3, #4
 8004cc8:	d107      	bne.n	8004cda <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cd8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e06b      	b.n	8004db6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce2:	781a      	ldrb	r2, [r3, #0]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cee:	1c5a      	adds	r2, r3, #1
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cf8:	3b01      	subs	r3, #1
 8004cfa:	b29a      	uxth	r2, r3
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	3b01      	subs	r3, #1
 8004d08:	b29a      	uxth	r2, r3
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	695b      	ldr	r3, [r3, #20]
 8004d14:	f003 0304 	and.w	r3, r3, #4
 8004d18:	2b04      	cmp	r3, #4
 8004d1a:	d11b      	bne.n	8004d54 <HAL_I2C_Mem_Write+0x180>
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d017      	beq.n	8004d54 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d28:	781a      	ldrb	r2, [r3, #0]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d34:	1c5a      	adds	r2, r3, #1
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d3e:	3b01      	subs	r3, #1
 8004d40:	b29a      	uxth	r2, r3
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	b29a      	uxth	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d1aa      	bne.n	8004cb2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d5c:	697a      	ldr	r2, [r7, #20]
 8004d5e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f000 fc5c 	bl	800561e <I2C_WaitOnBTFFlagUntilTimeout>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d00d      	beq.n	8004d88 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d70:	2b04      	cmp	r3, #4
 8004d72:	d107      	bne.n	8004d84 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d82:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	e016      	b.n	8004db6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2220      	movs	r2, #32
 8004d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2200      	movs	r2, #0
 8004dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004db0:	2300      	movs	r3, #0
 8004db2:	e000      	b.n	8004db6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004db4:	2302      	movs	r3, #2
  }
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3718      	adds	r7, #24
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	00100002 	.word	0x00100002
 8004dc4:	ffff0000 	.word	0xffff0000

08004dc8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b08a      	sub	sp, #40	; 0x28
 8004dcc:	af02      	add	r7, sp, #8
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	607a      	str	r2, [r7, #4]
 8004dd2:	603b      	str	r3, [r7, #0]
 8004dd4:	460b      	mov	r3, r1
 8004dd6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004dd8:	f7fd fdec 	bl	80029b4 <HAL_GetTick>
 8004ddc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004dde:	2300      	movs	r3, #0
 8004de0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	2b20      	cmp	r3, #32
 8004dec:	f040 8111 	bne.w	8005012 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	9300      	str	r3, [sp, #0]
 8004df4:	2319      	movs	r3, #25
 8004df6:	2201      	movs	r2, #1
 8004df8:	4988      	ldr	r1, [pc, #544]	; (800501c <HAL_I2C_IsDeviceReady+0x254>)
 8004dfa:	68f8      	ldr	r0, [r7, #12]
 8004dfc:	f000 faf8 	bl	80053f0 <I2C_WaitOnFlagUntilTimeout>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d001      	beq.n	8004e0a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004e06:	2302      	movs	r3, #2
 8004e08:	e104      	b.n	8005014 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d101      	bne.n	8004e18 <HAL_I2C_IsDeviceReady+0x50>
 8004e14:	2302      	movs	r3, #2
 8004e16:	e0fd      	b.n	8005014 <HAL_I2C_IsDeviceReady+0x24c>
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0301 	and.w	r3, r3, #1
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d007      	beq.n	8004e3e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f042 0201 	orr.w	r2, r2, #1
 8004e3c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e4c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2224      	movs	r2, #36	; 0x24
 8004e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	4a70      	ldr	r2, [pc, #448]	; (8005020 <HAL_I2C_IsDeviceReady+0x258>)
 8004e60:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e70:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004e72:	69fb      	ldr	r3, [r7, #28]
 8004e74:	9300      	str	r3, [sp, #0]
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e7e:	68f8      	ldr	r0, [r7, #12]
 8004e80:	f000 fab6 	bl	80053f0 <I2C_WaitOnFlagUntilTimeout>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d00d      	beq.n	8004ea6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e98:	d103      	bne.n	8004ea2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ea0:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e0b6      	b.n	8005014 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ea6:	897b      	ldrh	r3, [r7, #10]
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	461a      	mov	r2, r3
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004eb4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004eb6:	f7fd fd7d 	bl	80029b4 <HAL_GetTick>
 8004eba:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	f003 0302 	and.w	r3, r3, #2
 8004ec6:	2b02      	cmp	r3, #2
 8004ec8:	bf0c      	ite	eq
 8004eca:	2301      	moveq	r3, #1
 8004ecc:	2300      	movne	r3, #0
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	695b      	ldr	r3, [r3, #20]
 8004ed8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004edc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ee0:	bf0c      	ite	eq
 8004ee2:	2301      	moveq	r3, #1
 8004ee4:	2300      	movne	r3, #0
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004eea:	e025      	b.n	8004f38 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004eec:	f7fd fd62 	bl	80029b4 <HAL_GetTick>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	69fb      	ldr	r3, [r7, #28]
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	683a      	ldr	r2, [r7, #0]
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d302      	bcc.n	8004f02 <HAL_I2C_IsDeviceReady+0x13a>
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d103      	bne.n	8004f0a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	22a0      	movs	r2, #160	; 0xa0
 8004f06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	695b      	ldr	r3, [r3, #20]
 8004f10:	f003 0302 	and.w	r3, r3, #2
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	bf0c      	ite	eq
 8004f18:	2301      	moveq	r3, #1
 8004f1a:	2300      	movne	r3, #0
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f2e:	bf0c      	ite	eq
 8004f30:	2301      	moveq	r3, #1
 8004f32:	2300      	movne	r3, #0
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	2ba0      	cmp	r3, #160	; 0xa0
 8004f42:	d005      	beq.n	8004f50 <HAL_I2C_IsDeviceReady+0x188>
 8004f44:	7dfb      	ldrb	r3, [r7, #23]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d102      	bne.n	8004f50 <HAL_I2C_IsDeviceReady+0x188>
 8004f4a:	7dbb      	ldrb	r3, [r7, #22]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d0cd      	beq.n	8004eec <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2220      	movs	r2, #32
 8004f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	695b      	ldr	r3, [r3, #20]
 8004f5e:	f003 0302 	and.w	r3, r3, #2
 8004f62:	2b02      	cmp	r3, #2
 8004f64:	d129      	bne.n	8004fba <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f74:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f76:	2300      	movs	r3, #0
 8004f78:	613b      	str	r3, [r7, #16]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	695b      	ldr	r3, [r3, #20]
 8004f80:	613b      	str	r3, [r7, #16]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	699b      	ldr	r3, [r3, #24]
 8004f88:	613b      	str	r3, [r7, #16]
 8004f8a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f8c:	69fb      	ldr	r3, [r7, #28]
 8004f8e:	9300      	str	r3, [sp, #0]
 8004f90:	2319      	movs	r3, #25
 8004f92:	2201      	movs	r2, #1
 8004f94:	4921      	ldr	r1, [pc, #132]	; (800501c <HAL_I2C_IsDeviceReady+0x254>)
 8004f96:	68f8      	ldr	r0, [r7, #12]
 8004f98:	f000 fa2a 	bl	80053f0 <I2C_WaitOnFlagUntilTimeout>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d001      	beq.n	8004fa6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e036      	b.n	8005014 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2220      	movs	r2, #32
 8004faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	e02c      	b.n	8005014 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fc8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004fd2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	9300      	str	r3, [sp, #0]
 8004fd8:	2319      	movs	r3, #25
 8004fda:	2201      	movs	r2, #1
 8004fdc:	490f      	ldr	r1, [pc, #60]	; (800501c <HAL_I2C_IsDeviceReady+0x254>)
 8004fde:	68f8      	ldr	r0, [r7, #12]
 8004fe0:	f000 fa06 	bl	80053f0 <I2C_WaitOnFlagUntilTimeout>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d001      	beq.n	8004fee <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e012      	b.n	8005014 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004fee:	69bb      	ldr	r3, [r7, #24]
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004ff4:	69ba      	ldr	r2, [r7, #24]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	f4ff af32 	bcc.w	8004e62 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2220      	movs	r2, #32
 8005002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e000      	b.n	8005014 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005012:	2302      	movs	r3, #2
  }
}
 8005014:	4618      	mov	r0, r3
 8005016:	3720      	adds	r7, #32
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}
 800501c:	00100002 	.word	0x00100002
 8005020:	ffff0000 	.word	0xffff0000

08005024 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b088      	sub	sp, #32
 8005028:	af02      	add	r7, sp, #8
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	607a      	str	r2, [r7, #4]
 800502e:	603b      	str	r3, [r7, #0]
 8005030:	460b      	mov	r3, r1
 8005032:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005038:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	2b08      	cmp	r3, #8
 800503e:	d006      	beq.n	800504e <I2C_MasterRequestWrite+0x2a>
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	2b01      	cmp	r3, #1
 8005044:	d003      	beq.n	800504e <I2C_MasterRequestWrite+0x2a>
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800504c:	d108      	bne.n	8005060 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800505c:	601a      	str	r2, [r3, #0]
 800505e:	e00b      	b.n	8005078 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005064:	2b12      	cmp	r3, #18
 8005066:	d107      	bne.n	8005078 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005076:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	9300      	str	r3, [sp, #0]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005084:	68f8      	ldr	r0, [r7, #12]
 8005086:	f000 f9b3 	bl	80053f0 <I2C_WaitOnFlagUntilTimeout>
 800508a:	4603      	mov	r3, r0
 800508c:	2b00      	cmp	r3, #0
 800508e:	d00d      	beq.n	80050ac <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800509a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800509e:	d103      	bne.n	80050a8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050a6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80050a8:	2303      	movs	r3, #3
 80050aa:	e035      	b.n	8005118 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	691b      	ldr	r3, [r3, #16]
 80050b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80050b4:	d108      	bne.n	80050c8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80050b6:	897b      	ldrh	r3, [r7, #10]
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	461a      	mov	r2, r3
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80050c4:	611a      	str	r2, [r3, #16]
 80050c6:	e01b      	b.n	8005100 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80050c8:	897b      	ldrh	r3, [r7, #10]
 80050ca:	11db      	asrs	r3, r3, #7
 80050cc:	b2db      	uxtb	r3, r3
 80050ce:	f003 0306 	and.w	r3, r3, #6
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	f063 030f 	orn	r3, r3, #15
 80050d8:	b2da      	uxtb	r2, r3
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	490e      	ldr	r1, [pc, #56]	; (8005120 <I2C_MasterRequestWrite+0xfc>)
 80050e6:	68f8      	ldr	r0, [r7, #12]
 80050e8:	f000 f9d9 	bl	800549e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d001      	beq.n	80050f6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e010      	b.n	8005118 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80050f6:	897b      	ldrh	r3, [r7, #10]
 80050f8:	b2da      	uxtb	r2, r3
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	4907      	ldr	r1, [pc, #28]	; (8005124 <I2C_MasterRequestWrite+0x100>)
 8005106:	68f8      	ldr	r0, [r7, #12]
 8005108:	f000 f9c9 	bl	800549e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d001      	beq.n	8005116 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e000      	b.n	8005118 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005116:	2300      	movs	r3, #0
}
 8005118:	4618      	mov	r0, r3
 800511a:	3718      	adds	r7, #24
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}
 8005120:	00010008 	.word	0x00010008
 8005124:	00010002 	.word	0x00010002

08005128 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b088      	sub	sp, #32
 800512c:	af02      	add	r7, sp, #8
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	607a      	str	r2, [r7, #4]
 8005132:	603b      	str	r3, [r7, #0]
 8005134:	460b      	mov	r3, r1
 8005136:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800513c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800514c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	2b08      	cmp	r3, #8
 8005152:	d006      	beq.n	8005162 <I2C_MasterRequestRead+0x3a>
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d003      	beq.n	8005162 <I2C_MasterRequestRead+0x3a>
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005160:	d108      	bne.n	8005174 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005170:	601a      	str	r2, [r3, #0]
 8005172:	e00b      	b.n	800518c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005178:	2b11      	cmp	r3, #17
 800517a:	d107      	bne.n	800518c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800518a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	9300      	str	r3, [sp, #0]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2200      	movs	r2, #0
 8005194:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005198:	68f8      	ldr	r0, [r7, #12]
 800519a:	f000 f929 	bl	80053f0 <I2C_WaitOnFlagUntilTimeout>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00d      	beq.n	80051c0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051b2:	d103      	bne.n	80051bc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80051bc:	2303      	movs	r3, #3
 80051be:	e079      	b.n	80052b4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	691b      	ldr	r3, [r3, #16]
 80051c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051c8:	d108      	bne.n	80051dc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80051ca:	897b      	ldrh	r3, [r7, #10]
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	f043 0301 	orr.w	r3, r3, #1
 80051d2:	b2da      	uxtb	r2, r3
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	611a      	str	r2, [r3, #16]
 80051da:	e05f      	b.n	800529c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80051dc:	897b      	ldrh	r3, [r7, #10]
 80051de:	11db      	asrs	r3, r3, #7
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	f003 0306 	and.w	r3, r3, #6
 80051e6:	b2db      	uxtb	r3, r3
 80051e8:	f063 030f 	orn	r3, r3, #15
 80051ec:	b2da      	uxtb	r2, r3
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	4930      	ldr	r1, [pc, #192]	; (80052bc <I2C_MasterRequestRead+0x194>)
 80051fa:	68f8      	ldr	r0, [r7, #12]
 80051fc:	f000 f94f 	bl	800549e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005200:	4603      	mov	r3, r0
 8005202:	2b00      	cmp	r3, #0
 8005204:	d001      	beq.n	800520a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e054      	b.n	80052b4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800520a:	897b      	ldrh	r3, [r7, #10]
 800520c:	b2da      	uxtb	r2, r3
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	4929      	ldr	r1, [pc, #164]	; (80052c0 <I2C_MasterRequestRead+0x198>)
 800521a:	68f8      	ldr	r0, [r7, #12]
 800521c:	f000 f93f 	bl	800549e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d001      	beq.n	800522a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e044      	b.n	80052b4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800522a:	2300      	movs	r3, #0
 800522c:	613b      	str	r3, [r7, #16]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	695b      	ldr	r3, [r3, #20]
 8005234:	613b      	str	r3, [r7, #16]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	699b      	ldr	r3, [r3, #24]
 800523c:	613b      	str	r3, [r7, #16]
 800523e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800524e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	9300      	str	r3, [sp, #0]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800525c:	68f8      	ldr	r0, [r7, #12]
 800525e:	f000 f8c7 	bl	80053f0 <I2C_WaitOnFlagUntilTimeout>
 8005262:	4603      	mov	r3, r0
 8005264:	2b00      	cmp	r3, #0
 8005266:	d00d      	beq.n	8005284 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005272:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005276:	d103      	bne.n	8005280 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800527e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	e017      	b.n	80052b4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005284:	897b      	ldrh	r3, [r7, #10]
 8005286:	11db      	asrs	r3, r3, #7
 8005288:	b2db      	uxtb	r3, r3
 800528a:	f003 0306 	and.w	r3, r3, #6
 800528e:	b2db      	uxtb	r3, r3
 8005290:	f063 030e 	orn	r3, r3, #14
 8005294:	b2da      	uxtb	r2, r3
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	4907      	ldr	r1, [pc, #28]	; (80052c0 <I2C_MasterRequestRead+0x198>)
 80052a2:	68f8      	ldr	r0, [r7, #12]
 80052a4:	f000 f8fb 	bl	800549e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d001      	beq.n	80052b2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e000      	b.n	80052b4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80052b2:	2300      	movs	r3, #0
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3718      	adds	r7, #24
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	00010008 	.word	0x00010008
 80052c0:	00010002 	.word	0x00010002

080052c4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b088      	sub	sp, #32
 80052c8:	af02      	add	r7, sp, #8
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	4608      	mov	r0, r1
 80052ce:	4611      	mov	r1, r2
 80052d0:	461a      	mov	r2, r3
 80052d2:	4603      	mov	r3, r0
 80052d4:	817b      	strh	r3, [r7, #10]
 80052d6:	460b      	mov	r3, r1
 80052d8:	813b      	strh	r3, [r7, #8]
 80052da:	4613      	mov	r3, r2
 80052dc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052ec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f0:	9300      	str	r3, [sp, #0]
 80052f2:	6a3b      	ldr	r3, [r7, #32]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80052fa:	68f8      	ldr	r0, [r7, #12]
 80052fc:	f000 f878 	bl	80053f0 <I2C_WaitOnFlagUntilTimeout>
 8005300:	4603      	mov	r3, r0
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00d      	beq.n	8005322 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005310:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005314:	d103      	bne.n	800531e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f44f 7200 	mov.w	r2, #512	; 0x200
 800531c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800531e:	2303      	movs	r3, #3
 8005320:	e05f      	b.n	80053e2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005322:	897b      	ldrh	r3, [r7, #10]
 8005324:	b2db      	uxtb	r3, r3
 8005326:	461a      	mov	r2, r3
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005330:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005334:	6a3a      	ldr	r2, [r7, #32]
 8005336:	492d      	ldr	r1, [pc, #180]	; (80053ec <I2C_RequestMemoryWrite+0x128>)
 8005338:	68f8      	ldr	r0, [r7, #12]
 800533a:	f000 f8b0 	bl	800549e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d001      	beq.n	8005348 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	e04c      	b.n	80053e2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005348:	2300      	movs	r3, #0
 800534a:	617b      	str	r3, [r7, #20]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	695b      	ldr	r3, [r3, #20]
 8005352:	617b      	str	r3, [r7, #20]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	617b      	str	r3, [r7, #20]
 800535c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800535e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005360:	6a39      	ldr	r1, [r7, #32]
 8005362:	68f8      	ldr	r0, [r7, #12]
 8005364:	f000 f91a 	bl	800559c <I2C_WaitOnTXEFlagUntilTimeout>
 8005368:	4603      	mov	r3, r0
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00d      	beq.n	800538a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005372:	2b04      	cmp	r3, #4
 8005374:	d107      	bne.n	8005386 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005384:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e02b      	b.n	80053e2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800538a:	88fb      	ldrh	r3, [r7, #6]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d105      	bne.n	800539c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005390:	893b      	ldrh	r3, [r7, #8]
 8005392:	b2da      	uxtb	r2, r3
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	611a      	str	r2, [r3, #16]
 800539a:	e021      	b.n	80053e0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800539c:	893b      	ldrh	r3, [r7, #8]
 800539e:	0a1b      	lsrs	r3, r3, #8
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	b2da      	uxtb	r2, r3
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053ac:	6a39      	ldr	r1, [r7, #32]
 80053ae:	68f8      	ldr	r0, [r7, #12]
 80053b0:	f000 f8f4 	bl	800559c <I2C_WaitOnTXEFlagUntilTimeout>
 80053b4:	4603      	mov	r3, r0
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00d      	beq.n	80053d6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053be:	2b04      	cmp	r3, #4
 80053c0:	d107      	bne.n	80053d2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053d0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e005      	b.n	80053e2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80053d6:	893b      	ldrh	r3, [r7, #8]
 80053d8:	b2da      	uxtb	r2, r3
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3718      	adds	r7, #24
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	00010002 	.word	0x00010002

080053f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	60b9      	str	r1, [r7, #8]
 80053fa:	603b      	str	r3, [r7, #0]
 80053fc:	4613      	mov	r3, r2
 80053fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005400:	e025      	b.n	800544e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005408:	d021      	beq.n	800544e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800540a:	f7fd fad3 	bl	80029b4 <HAL_GetTick>
 800540e:	4602      	mov	r2, r0
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	683a      	ldr	r2, [r7, #0]
 8005416:	429a      	cmp	r2, r3
 8005418:	d302      	bcc.n	8005420 <I2C_WaitOnFlagUntilTimeout+0x30>
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d116      	bne.n	800544e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2200      	movs	r2, #0
 8005424:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2220      	movs	r2, #32
 800542a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800543a:	f043 0220 	orr.w	r2, r3, #32
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2200      	movs	r2, #0
 8005446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e023      	b.n	8005496 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	0c1b      	lsrs	r3, r3, #16
 8005452:	b2db      	uxtb	r3, r3
 8005454:	2b01      	cmp	r3, #1
 8005456:	d10d      	bne.n	8005474 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	695b      	ldr	r3, [r3, #20]
 800545e:	43da      	mvns	r2, r3
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	4013      	ands	r3, r2
 8005464:	b29b      	uxth	r3, r3
 8005466:	2b00      	cmp	r3, #0
 8005468:	bf0c      	ite	eq
 800546a:	2301      	moveq	r3, #1
 800546c:	2300      	movne	r3, #0
 800546e:	b2db      	uxtb	r3, r3
 8005470:	461a      	mov	r2, r3
 8005472:	e00c      	b.n	800548e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	699b      	ldr	r3, [r3, #24]
 800547a:	43da      	mvns	r2, r3
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	4013      	ands	r3, r2
 8005480:	b29b      	uxth	r3, r3
 8005482:	2b00      	cmp	r3, #0
 8005484:	bf0c      	ite	eq
 8005486:	2301      	moveq	r3, #1
 8005488:	2300      	movne	r3, #0
 800548a:	b2db      	uxtb	r3, r3
 800548c:	461a      	mov	r2, r3
 800548e:	79fb      	ldrb	r3, [r7, #7]
 8005490:	429a      	cmp	r2, r3
 8005492:	d0b6      	beq.n	8005402 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	3710      	adds	r7, #16
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}

0800549e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800549e:	b580      	push	{r7, lr}
 80054a0:	b084      	sub	sp, #16
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	60f8      	str	r0, [r7, #12]
 80054a6:	60b9      	str	r1, [r7, #8]
 80054a8:	607a      	str	r2, [r7, #4]
 80054aa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80054ac:	e051      	b.n	8005552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054bc:	d123      	bne.n	8005506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054cc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80054d6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2220      	movs	r2, #32
 80054e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f2:	f043 0204 	orr.w	r2, r3, #4
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2200      	movs	r2, #0
 80054fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e046      	b.n	8005594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800550c:	d021      	beq.n	8005552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800550e:	f7fd fa51 	bl	80029b4 <HAL_GetTick>
 8005512:	4602      	mov	r2, r0
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	1ad3      	subs	r3, r2, r3
 8005518:	687a      	ldr	r2, [r7, #4]
 800551a:	429a      	cmp	r2, r3
 800551c:	d302      	bcc.n	8005524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d116      	bne.n	8005552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2200      	movs	r2, #0
 8005528:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2220      	movs	r2, #32
 800552e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800553e:	f043 0220 	orr.w	r2, r3, #32
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e020      	b.n	8005594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	0c1b      	lsrs	r3, r3, #16
 8005556:	b2db      	uxtb	r3, r3
 8005558:	2b01      	cmp	r3, #1
 800555a:	d10c      	bne.n	8005576 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	43da      	mvns	r2, r3
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	4013      	ands	r3, r2
 8005568:	b29b      	uxth	r3, r3
 800556a:	2b00      	cmp	r3, #0
 800556c:	bf14      	ite	ne
 800556e:	2301      	movne	r3, #1
 8005570:	2300      	moveq	r3, #0
 8005572:	b2db      	uxtb	r3, r3
 8005574:	e00b      	b.n	800558e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	699b      	ldr	r3, [r3, #24]
 800557c:	43da      	mvns	r2, r3
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	4013      	ands	r3, r2
 8005582:	b29b      	uxth	r3, r3
 8005584:	2b00      	cmp	r3, #0
 8005586:	bf14      	ite	ne
 8005588:	2301      	movne	r3, #1
 800558a:	2300      	moveq	r3, #0
 800558c:	b2db      	uxtb	r3, r3
 800558e:	2b00      	cmp	r3, #0
 8005590:	d18d      	bne.n	80054ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	3710      	adds	r7, #16
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}

0800559c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	60f8      	str	r0, [r7, #12]
 80055a4:	60b9      	str	r1, [r7, #8]
 80055a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80055a8:	e02d      	b.n	8005606 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80055aa:	68f8      	ldr	r0, [r7, #12]
 80055ac:	f000 f8ce 	bl	800574c <I2C_IsAcknowledgeFailed>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d001      	beq.n	80055ba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e02d      	b.n	8005616 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055c0:	d021      	beq.n	8005606 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055c2:	f7fd f9f7 	bl	80029b4 <HAL_GetTick>
 80055c6:	4602      	mov	r2, r0
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	68ba      	ldr	r2, [r7, #8]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d302      	bcc.n	80055d8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d116      	bne.n	8005606 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2200      	movs	r2, #0
 80055dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2220      	movs	r2, #32
 80055e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f2:	f043 0220 	orr.w	r2, r3, #32
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e007      	b.n	8005616 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	695b      	ldr	r3, [r3, #20]
 800560c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005610:	2b80      	cmp	r3, #128	; 0x80
 8005612:	d1ca      	bne.n	80055aa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005614:	2300      	movs	r3, #0
}
 8005616:	4618      	mov	r0, r3
 8005618:	3710      	adds	r7, #16
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}

0800561e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800561e:	b580      	push	{r7, lr}
 8005620:	b084      	sub	sp, #16
 8005622:	af00      	add	r7, sp, #0
 8005624:	60f8      	str	r0, [r7, #12]
 8005626:	60b9      	str	r1, [r7, #8]
 8005628:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800562a:	e02d      	b.n	8005688 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800562c:	68f8      	ldr	r0, [r7, #12]
 800562e:	f000 f88d 	bl	800574c <I2C_IsAcknowledgeFailed>
 8005632:	4603      	mov	r3, r0
 8005634:	2b00      	cmp	r3, #0
 8005636:	d001      	beq.n	800563c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e02d      	b.n	8005698 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005642:	d021      	beq.n	8005688 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005644:	f7fd f9b6 	bl	80029b4 <HAL_GetTick>
 8005648:	4602      	mov	r2, r0
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	68ba      	ldr	r2, [r7, #8]
 8005650:	429a      	cmp	r2, r3
 8005652:	d302      	bcc.n	800565a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d116      	bne.n	8005688 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2200      	movs	r2, #0
 800565e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2220      	movs	r2, #32
 8005664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2200      	movs	r2, #0
 800566c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005674:	f043 0220 	orr.w	r2, r3, #32
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005684:	2301      	movs	r3, #1
 8005686:	e007      	b.n	8005698 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	695b      	ldr	r3, [r3, #20]
 800568e:	f003 0304 	and.w	r3, r3, #4
 8005692:	2b04      	cmp	r3, #4
 8005694:	d1ca      	bne.n	800562c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005696:	2300      	movs	r3, #0
}
 8005698:	4618      	mov	r0, r3
 800569a:	3710      	adds	r7, #16
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}

080056a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80056ac:	e042      	b.n	8005734 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	695b      	ldr	r3, [r3, #20]
 80056b4:	f003 0310 	and.w	r3, r3, #16
 80056b8:	2b10      	cmp	r3, #16
 80056ba:	d119      	bne.n	80056f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f06f 0210 	mvn.w	r2, #16
 80056c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2200      	movs	r2, #0
 80056ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2220      	movs	r2, #32
 80056d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2200      	movs	r2, #0
 80056d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e029      	b.n	8005744 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056f0:	f7fd f960 	bl	80029b4 <HAL_GetTick>
 80056f4:	4602      	mov	r2, r0
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	68ba      	ldr	r2, [r7, #8]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d302      	bcc.n	8005706 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d116      	bne.n	8005734 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2200      	movs	r2, #0
 800570a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2220      	movs	r2, #32
 8005710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2200      	movs	r2, #0
 8005718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005720:	f043 0220 	orr.w	r2, r3, #32
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2200      	movs	r2, #0
 800572c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e007      	b.n	8005744 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800573e:	2b40      	cmp	r3, #64	; 0x40
 8005740:	d1b5      	bne.n	80056ae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005742:	2300      	movs	r3, #0
}
 8005744:	4618      	mov	r0, r3
 8005746:	3710      	adds	r7, #16
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}

0800574c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	695b      	ldr	r3, [r3, #20]
 800575a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800575e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005762:	d11b      	bne.n	800579c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800576c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2220      	movs	r2, #32
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005788:	f043 0204 	orr.w	r2, r3, #4
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	e000      	b.n	800579e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800579c:	2300      	movs	r3, #0
}
 800579e:	4618      	mov	r0, r3
 80057a0:	370c      	adds	r7, #12
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr
	...

080057ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b086      	sub	sp, #24
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d101      	bne.n	80057be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e267      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 0301 	and.w	r3, r3, #1
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d075      	beq.n	80058b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80057ca:	4b88      	ldr	r3, [pc, #544]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	f003 030c 	and.w	r3, r3, #12
 80057d2:	2b04      	cmp	r3, #4
 80057d4:	d00c      	beq.n	80057f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80057d6:	4b85      	ldr	r3, [pc, #532]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80057de:	2b08      	cmp	r3, #8
 80057e0:	d112      	bne.n	8005808 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80057e2:	4b82      	ldr	r3, [pc, #520]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80057ee:	d10b      	bne.n	8005808 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057f0:	4b7e      	ldr	r3, [pc, #504]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d05b      	beq.n	80058b4 <HAL_RCC_OscConfig+0x108>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d157      	bne.n	80058b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e242      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005810:	d106      	bne.n	8005820 <HAL_RCC_OscConfig+0x74>
 8005812:	4b76      	ldr	r3, [pc, #472]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a75      	ldr	r2, [pc, #468]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 8005818:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800581c:	6013      	str	r3, [r2, #0]
 800581e:	e01d      	b.n	800585c <HAL_RCC_OscConfig+0xb0>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005828:	d10c      	bne.n	8005844 <HAL_RCC_OscConfig+0x98>
 800582a:	4b70      	ldr	r3, [pc, #448]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a6f      	ldr	r2, [pc, #444]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 8005830:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005834:	6013      	str	r3, [r2, #0]
 8005836:	4b6d      	ldr	r3, [pc, #436]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a6c      	ldr	r2, [pc, #432]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 800583c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005840:	6013      	str	r3, [r2, #0]
 8005842:	e00b      	b.n	800585c <HAL_RCC_OscConfig+0xb0>
 8005844:	4b69      	ldr	r3, [pc, #420]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a68      	ldr	r2, [pc, #416]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 800584a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800584e:	6013      	str	r3, [r2, #0]
 8005850:	4b66      	ldr	r3, [pc, #408]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a65      	ldr	r2, [pc, #404]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 8005856:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800585a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d013      	beq.n	800588c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005864:	f7fd f8a6 	bl	80029b4 <HAL_GetTick>
 8005868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800586a:	e008      	b.n	800587e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800586c:	f7fd f8a2 	bl	80029b4 <HAL_GetTick>
 8005870:	4602      	mov	r2, r0
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	1ad3      	subs	r3, r2, r3
 8005876:	2b64      	cmp	r3, #100	; 0x64
 8005878:	d901      	bls.n	800587e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800587a:	2303      	movs	r3, #3
 800587c:	e207      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800587e:	4b5b      	ldr	r3, [pc, #364]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005886:	2b00      	cmp	r3, #0
 8005888:	d0f0      	beq.n	800586c <HAL_RCC_OscConfig+0xc0>
 800588a:	e014      	b.n	80058b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800588c:	f7fd f892 	bl	80029b4 <HAL_GetTick>
 8005890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005892:	e008      	b.n	80058a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005894:	f7fd f88e 	bl	80029b4 <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	2b64      	cmp	r3, #100	; 0x64
 80058a0:	d901      	bls.n	80058a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	e1f3      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058a6:	4b51      	ldr	r3, [pc, #324]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d1f0      	bne.n	8005894 <HAL_RCC_OscConfig+0xe8>
 80058b2:	e000      	b.n	80058b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 0302 	and.w	r3, r3, #2
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d063      	beq.n	800598a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80058c2:	4b4a      	ldr	r3, [pc, #296]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	f003 030c 	and.w	r3, r3, #12
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d00b      	beq.n	80058e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80058ce:	4b47      	ldr	r3, [pc, #284]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80058d6:	2b08      	cmp	r3, #8
 80058d8:	d11c      	bne.n	8005914 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80058da:	4b44      	ldr	r3, [pc, #272]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d116      	bne.n	8005914 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058e6:	4b41      	ldr	r3, [pc, #260]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0302 	and.w	r3, r3, #2
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d005      	beq.n	80058fe <HAL_RCC_OscConfig+0x152>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	68db      	ldr	r3, [r3, #12]
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d001      	beq.n	80058fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	e1c7      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058fe:	4b3b      	ldr	r3, [pc, #236]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	00db      	lsls	r3, r3, #3
 800590c:	4937      	ldr	r1, [pc, #220]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 800590e:	4313      	orrs	r3, r2
 8005910:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005912:	e03a      	b.n	800598a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d020      	beq.n	800595e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800591c:	4b34      	ldr	r3, [pc, #208]	; (80059f0 <HAL_RCC_OscConfig+0x244>)
 800591e:	2201      	movs	r2, #1
 8005920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005922:	f7fd f847 	bl	80029b4 <HAL_GetTick>
 8005926:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005928:	e008      	b.n	800593c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800592a:	f7fd f843 	bl	80029b4 <HAL_GetTick>
 800592e:	4602      	mov	r2, r0
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	2b02      	cmp	r3, #2
 8005936:	d901      	bls.n	800593c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005938:	2303      	movs	r3, #3
 800593a:	e1a8      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800593c:	4b2b      	ldr	r3, [pc, #172]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 0302 	and.w	r3, r3, #2
 8005944:	2b00      	cmp	r3, #0
 8005946:	d0f0      	beq.n	800592a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005948:	4b28      	ldr	r3, [pc, #160]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	691b      	ldr	r3, [r3, #16]
 8005954:	00db      	lsls	r3, r3, #3
 8005956:	4925      	ldr	r1, [pc, #148]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 8005958:	4313      	orrs	r3, r2
 800595a:	600b      	str	r3, [r1, #0]
 800595c:	e015      	b.n	800598a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800595e:	4b24      	ldr	r3, [pc, #144]	; (80059f0 <HAL_RCC_OscConfig+0x244>)
 8005960:	2200      	movs	r2, #0
 8005962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005964:	f7fd f826 	bl	80029b4 <HAL_GetTick>
 8005968:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800596a:	e008      	b.n	800597e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800596c:	f7fd f822 	bl	80029b4 <HAL_GetTick>
 8005970:	4602      	mov	r2, r0
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	2b02      	cmp	r3, #2
 8005978:	d901      	bls.n	800597e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800597a:	2303      	movs	r3, #3
 800597c:	e187      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800597e:	4b1b      	ldr	r3, [pc, #108]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 0302 	and.w	r3, r3, #2
 8005986:	2b00      	cmp	r3, #0
 8005988:	d1f0      	bne.n	800596c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 0308 	and.w	r3, r3, #8
 8005992:	2b00      	cmp	r3, #0
 8005994:	d036      	beq.n	8005a04 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	695b      	ldr	r3, [r3, #20]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d016      	beq.n	80059cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800599e:	4b15      	ldr	r3, [pc, #84]	; (80059f4 <HAL_RCC_OscConfig+0x248>)
 80059a0:	2201      	movs	r2, #1
 80059a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059a4:	f7fd f806 	bl	80029b4 <HAL_GetTick>
 80059a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059aa:	e008      	b.n	80059be <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059ac:	f7fd f802 	bl	80029b4 <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d901      	bls.n	80059be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	e167      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059be:	4b0b      	ldr	r3, [pc, #44]	; (80059ec <HAL_RCC_OscConfig+0x240>)
 80059c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059c2:	f003 0302 	and.w	r3, r3, #2
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d0f0      	beq.n	80059ac <HAL_RCC_OscConfig+0x200>
 80059ca:	e01b      	b.n	8005a04 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059cc:	4b09      	ldr	r3, [pc, #36]	; (80059f4 <HAL_RCC_OscConfig+0x248>)
 80059ce:	2200      	movs	r2, #0
 80059d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059d2:	f7fc ffef 	bl	80029b4 <HAL_GetTick>
 80059d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059d8:	e00e      	b.n	80059f8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059da:	f7fc ffeb 	bl	80029b4 <HAL_GetTick>
 80059de:	4602      	mov	r2, r0
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	2b02      	cmp	r3, #2
 80059e6:	d907      	bls.n	80059f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80059e8:	2303      	movs	r3, #3
 80059ea:	e150      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
 80059ec:	40023800 	.word	0x40023800
 80059f0:	42470000 	.word	0x42470000
 80059f4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059f8:	4b88      	ldr	r3, [pc, #544]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 80059fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059fc:	f003 0302 	and.w	r3, r3, #2
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d1ea      	bne.n	80059da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 0304 	and.w	r3, r3, #4
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	f000 8097 	beq.w	8005b40 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a12:	2300      	movs	r3, #0
 8005a14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a16:	4b81      	ldr	r3, [pc, #516]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d10f      	bne.n	8005a42 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a22:	2300      	movs	r3, #0
 8005a24:	60bb      	str	r3, [r7, #8]
 8005a26:	4b7d      	ldr	r3, [pc, #500]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a2a:	4a7c      	ldr	r2, [pc, #496]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005a2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a30:	6413      	str	r3, [r2, #64]	; 0x40
 8005a32:	4b7a      	ldr	r3, [pc, #488]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a3a:	60bb      	str	r3, [r7, #8]
 8005a3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a42:	4b77      	ldr	r3, [pc, #476]	; (8005c20 <HAL_RCC_OscConfig+0x474>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d118      	bne.n	8005a80 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a4e:	4b74      	ldr	r3, [pc, #464]	; (8005c20 <HAL_RCC_OscConfig+0x474>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a73      	ldr	r2, [pc, #460]	; (8005c20 <HAL_RCC_OscConfig+0x474>)
 8005a54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a5a:	f7fc ffab 	bl	80029b4 <HAL_GetTick>
 8005a5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a60:	e008      	b.n	8005a74 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a62:	f7fc ffa7 	bl	80029b4 <HAL_GetTick>
 8005a66:	4602      	mov	r2, r0
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	2b02      	cmp	r3, #2
 8005a6e:	d901      	bls.n	8005a74 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e10c      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a74:	4b6a      	ldr	r3, [pc, #424]	; (8005c20 <HAL_RCC_OscConfig+0x474>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d0f0      	beq.n	8005a62 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d106      	bne.n	8005a96 <HAL_RCC_OscConfig+0x2ea>
 8005a88:	4b64      	ldr	r3, [pc, #400]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005a8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a8c:	4a63      	ldr	r2, [pc, #396]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005a8e:	f043 0301 	orr.w	r3, r3, #1
 8005a92:	6713      	str	r3, [r2, #112]	; 0x70
 8005a94:	e01c      	b.n	8005ad0 <HAL_RCC_OscConfig+0x324>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	2b05      	cmp	r3, #5
 8005a9c:	d10c      	bne.n	8005ab8 <HAL_RCC_OscConfig+0x30c>
 8005a9e:	4b5f      	ldr	r3, [pc, #380]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005aa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aa2:	4a5e      	ldr	r2, [pc, #376]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005aa4:	f043 0304 	orr.w	r3, r3, #4
 8005aa8:	6713      	str	r3, [r2, #112]	; 0x70
 8005aaa:	4b5c      	ldr	r3, [pc, #368]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005aac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aae:	4a5b      	ldr	r2, [pc, #364]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005ab0:	f043 0301 	orr.w	r3, r3, #1
 8005ab4:	6713      	str	r3, [r2, #112]	; 0x70
 8005ab6:	e00b      	b.n	8005ad0 <HAL_RCC_OscConfig+0x324>
 8005ab8:	4b58      	ldr	r3, [pc, #352]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005abc:	4a57      	ldr	r2, [pc, #348]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005abe:	f023 0301 	bic.w	r3, r3, #1
 8005ac2:	6713      	str	r3, [r2, #112]	; 0x70
 8005ac4:	4b55      	ldr	r3, [pc, #340]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ac8:	4a54      	ldr	r2, [pc, #336]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005aca:	f023 0304 	bic.w	r3, r3, #4
 8005ace:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d015      	beq.n	8005b04 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ad8:	f7fc ff6c 	bl	80029b4 <HAL_GetTick>
 8005adc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ade:	e00a      	b.n	8005af6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ae0:	f7fc ff68 	bl	80029b4 <HAL_GetTick>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	1ad3      	subs	r3, r2, r3
 8005aea:	f241 3288 	movw	r2, #5000	; 0x1388
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d901      	bls.n	8005af6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005af2:	2303      	movs	r3, #3
 8005af4:	e0cb      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005af6:	4b49      	ldr	r3, [pc, #292]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005afa:	f003 0302 	and.w	r3, r3, #2
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d0ee      	beq.n	8005ae0 <HAL_RCC_OscConfig+0x334>
 8005b02:	e014      	b.n	8005b2e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b04:	f7fc ff56 	bl	80029b4 <HAL_GetTick>
 8005b08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b0a:	e00a      	b.n	8005b22 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b0c:	f7fc ff52 	bl	80029b4 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d901      	bls.n	8005b22 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e0b5      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b22:	4b3e      	ldr	r3, [pc, #248]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005b24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b26:	f003 0302 	and.w	r3, r3, #2
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1ee      	bne.n	8005b0c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b2e:	7dfb      	ldrb	r3, [r7, #23]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d105      	bne.n	8005b40 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b34:	4b39      	ldr	r3, [pc, #228]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b38:	4a38      	ldr	r2, [pc, #224]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005b3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b3e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	699b      	ldr	r3, [r3, #24]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	f000 80a1 	beq.w	8005c8c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005b4a:	4b34      	ldr	r3, [pc, #208]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	f003 030c 	and.w	r3, r3, #12
 8005b52:	2b08      	cmp	r3, #8
 8005b54:	d05c      	beq.n	8005c10 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	699b      	ldr	r3, [r3, #24]
 8005b5a:	2b02      	cmp	r3, #2
 8005b5c:	d141      	bne.n	8005be2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b5e:	4b31      	ldr	r3, [pc, #196]	; (8005c24 <HAL_RCC_OscConfig+0x478>)
 8005b60:	2200      	movs	r2, #0
 8005b62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b64:	f7fc ff26 	bl	80029b4 <HAL_GetTick>
 8005b68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b6a:	e008      	b.n	8005b7e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b6c:	f7fc ff22 	bl	80029b4 <HAL_GetTick>
 8005b70:	4602      	mov	r2, r0
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	1ad3      	subs	r3, r2, r3
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d901      	bls.n	8005b7e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e087      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b7e:	4b27      	ldr	r3, [pc, #156]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d1f0      	bne.n	8005b6c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	69da      	ldr	r2, [r3, #28]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a1b      	ldr	r3, [r3, #32]
 8005b92:	431a      	orrs	r2, r3
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b98:	019b      	lsls	r3, r3, #6
 8005b9a:	431a      	orrs	r2, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ba0:	085b      	lsrs	r3, r3, #1
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	041b      	lsls	r3, r3, #16
 8005ba6:	431a      	orrs	r2, r3
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bac:	061b      	lsls	r3, r3, #24
 8005bae:	491b      	ldr	r1, [pc, #108]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bb4:	4b1b      	ldr	r3, [pc, #108]	; (8005c24 <HAL_RCC_OscConfig+0x478>)
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bba:	f7fc fefb 	bl	80029b4 <HAL_GetTick>
 8005bbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bc0:	e008      	b.n	8005bd4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005bc2:	f7fc fef7 	bl	80029b4 <HAL_GetTick>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	1ad3      	subs	r3, r2, r3
 8005bcc:	2b02      	cmp	r3, #2
 8005bce:	d901      	bls.n	8005bd4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	e05c      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bd4:	4b11      	ldr	r3, [pc, #68]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d0f0      	beq.n	8005bc2 <HAL_RCC_OscConfig+0x416>
 8005be0:	e054      	b.n	8005c8c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005be2:	4b10      	ldr	r3, [pc, #64]	; (8005c24 <HAL_RCC_OscConfig+0x478>)
 8005be4:	2200      	movs	r2, #0
 8005be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005be8:	f7fc fee4 	bl	80029b4 <HAL_GetTick>
 8005bec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bee:	e008      	b.n	8005c02 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005bf0:	f7fc fee0 	bl	80029b4 <HAL_GetTick>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	1ad3      	subs	r3, r2, r3
 8005bfa:	2b02      	cmp	r3, #2
 8005bfc:	d901      	bls.n	8005c02 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005bfe:	2303      	movs	r3, #3
 8005c00:	e045      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c02:	4b06      	ldr	r3, [pc, #24]	; (8005c1c <HAL_RCC_OscConfig+0x470>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d1f0      	bne.n	8005bf0 <HAL_RCC_OscConfig+0x444>
 8005c0e:	e03d      	b.n	8005c8c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	699b      	ldr	r3, [r3, #24]
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d107      	bne.n	8005c28 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e038      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
 8005c1c:	40023800 	.word	0x40023800
 8005c20:	40007000 	.word	0x40007000
 8005c24:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005c28:	4b1b      	ldr	r3, [pc, #108]	; (8005c98 <HAL_RCC_OscConfig+0x4ec>)
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	699b      	ldr	r3, [r3, #24]
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d028      	beq.n	8005c88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d121      	bne.n	8005c88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c4e:	429a      	cmp	r2, r3
 8005c50:	d11a      	bne.n	8005c88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c52:	68fa      	ldr	r2, [r7, #12]
 8005c54:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005c58:	4013      	ands	r3, r2
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005c5e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d111      	bne.n	8005c88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c6e:	085b      	lsrs	r3, r3, #1
 8005c70:	3b01      	subs	r3, #1
 8005c72:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c74:	429a      	cmp	r2, r3
 8005c76:	d107      	bne.n	8005c88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c82:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d001      	beq.n	8005c8c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e000      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3718      	adds	r7, #24
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	40023800 	.word	0x40023800

08005c9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
 8005ca4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d101      	bne.n	8005cb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	e0cc      	b.n	8005e4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005cb0:	4b68      	ldr	r3, [pc, #416]	; (8005e54 <HAL_RCC_ClockConfig+0x1b8>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f003 0307 	and.w	r3, r3, #7
 8005cb8:	683a      	ldr	r2, [r7, #0]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d90c      	bls.n	8005cd8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cbe:	4b65      	ldr	r3, [pc, #404]	; (8005e54 <HAL_RCC_ClockConfig+0x1b8>)
 8005cc0:	683a      	ldr	r2, [r7, #0]
 8005cc2:	b2d2      	uxtb	r2, r2
 8005cc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cc6:	4b63      	ldr	r3, [pc, #396]	; (8005e54 <HAL_RCC_ClockConfig+0x1b8>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f003 0307 	and.w	r3, r3, #7
 8005cce:	683a      	ldr	r2, [r7, #0]
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d001      	beq.n	8005cd8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	e0b8      	b.n	8005e4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f003 0302 	and.w	r3, r3, #2
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d020      	beq.n	8005d26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 0304 	and.w	r3, r3, #4
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d005      	beq.n	8005cfc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005cf0:	4b59      	ldr	r3, [pc, #356]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	4a58      	ldr	r2, [pc, #352]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005cf6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005cfa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0308 	and.w	r3, r3, #8
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d005      	beq.n	8005d14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d08:	4b53      	ldr	r3, [pc, #332]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	4a52      	ldr	r2, [pc, #328]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005d0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005d12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d14:	4b50      	ldr	r3, [pc, #320]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	494d      	ldr	r1, [pc, #308]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005d22:	4313      	orrs	r3, r2
 8005d24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f003 0301 	and.w	r3, r3, #1
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d044      	beq.n	8005dbc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	2b01      	cmp	r3, #1
 8005d38:	d107      	bne.n	8005d4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d3a:	4b47      	ldr	r3, [pc, #284]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d119      	bne.n	8005d7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	e07f      	b.n	8005e4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	d003      	beq.n	8005d5a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d56:	2b03      	cmp	r3, #3
 8005d58:	d107      	bne.n	8005d6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d5a:	4b3f      	ldr	r3, [pc, #252]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d109      	bne.n	8005d7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d66:	2301      	movs	r3, #1
 8005d68:	e06f      	b.n	8005e4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d6a:	4b3b      	ldr	r3, [pc, #236]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f003 0302 	and.w	r3, r3, #2
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d101      	bne.n	8005d7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e067      	b.n	8005e4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d7a:	4b37      	ldr	r3, [pc, #220]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	f023 0203 	bic.w	r2, r3, #3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	4934      	ldr	r1, [pc, #208]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d8c:	f7fc fe12 	bl	80029b4 <HAL_GetTick>
 8005d90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d92:	e00a      	b.n	8005daa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d94:	f7fc fe0e 	bl	80029b4 <HAL_GetTick>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d901      	bls.n	8005daa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005da6:	2303      	movs	r3, #3
 8005da8:	e04f      	b.n	8005e4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005daa:	4b2b      	ldr	r3, [pc, #172]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	f003 020c 	and.w	r2, r3, #12
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	009b      	lsls	r3, r3, #2
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d1eb      	bne.n	8005d94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005dbc:	4b25      	ldr	r3, [pc, #148]	; (8005e54 <HAL_RCC_ClockConfig+0x1b8>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 0307 	and.w	r3, r3, #7
 8005dc4:	683a      	ldr	r2, [r7, #0]
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d20c      	bcs.n	8005de4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dca:	4b22      	ldr	r3, [pc, #136]	; (8005e54 <HAL_RCC_ClockConfig+0x1b8>)
 8005dcc:	683a      	ldr	r2, [r7, #0]
 8005dce:	b2d2      	uxtb	r2, r2
 8005dd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dd2:	4b20      	ldr	r3, [pc, #128]	; (8005e54 <HAL_RCC_ClockConfig+0x1b8>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 0307 	and.w	r3, r3, #7
 8005dda:	683a      	ldr	r2, [r7, #0]
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d001      	beq.n	8005de4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	e032      	b.n	8005e4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0304 	and.w	r3, r3, #4
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d008      	beq.n	8005e02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005df0:	4b19      	ldr	r3, [pc, #100]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	68db      	ldr	r3, [r3, #12]
 8005dfc:	4916      	ldr	r1, [pc, #88]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f003 0308 	and.w	r3, r3, #8
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d009      	beq.n	8005e22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e0e:	4b12      	ldr	r3, [pc, #72]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	00db      	lsls	r3, r3, #3
 8005e1c:	490e      	ldr	r1, [pc, #56]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005e22:	f000 f821 	bl	8005e68 <HAL_RCC_GetSysClockFreq>
 8005e26:	4602      	mov	r2, r0
 8005e28:	4b0b      	ldr	r3, [pc, #44]	; (8005e58 <HAL_RCC_ClockConfig+0x1bc>)
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	091b      	lsrs	r3, r3, #4
 8005e2e:	f003 030f 	and.w	r3, r3, #15
 8005e32:	490a      	ldr	r1, [pc, #40]	; (8005e5c <HAL_RCC_ClockConfig+0x1c0>)
 8005e34:	5ccb      	ldrb	r3, [r1, r3]
 8005e36:	fa22 f303 	lsr.w	r3, r2, r3
 8005e3a:	4a09      	ldr	r2, [pc, #36]	; (8005e60 <HAL_RCC_ClockConfig+0x1c4>)
 8005e3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005e3e:	4b09      	ldr	r3, [pc, #36]	; (8005e64 <HAL_RCC_ClockConfig+0x1c8>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4618      	mov	r0, r3
 8005e44:	f7fc fd72 	bl	800292c <HAL_InitTick>

  return HAL_OK;
 8005e48:	2300      	movs	r3, #0
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3710      	adds	r7, #16
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}
 8005e52:	bf00      	nop
 8005e54:	40023c00 	.word	0x40023c00
 8005e58:	40023800 	.word	0x40023800
 8005e5c:	0800b26c 	.word	0x0800b26c
 8005e60:	20000000 	.word	0x20000000
 8005e64:	20000004 	.word	0x20000004

08005e68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e6c:	b094      	sub	sp, #80	; 0x50
 8005e6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005e70:	2300      	movs	r3, #0
 8005e72:	647b      	str	r3, [r7, #68]	; 0x44
 8005e74:	2300      	movs	r3, #0
 8005e76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e78:	2300      	movs	r3, #0
 8005e7a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005e80:	4b79      	ldr	r3, [pc, #484]	; (8006068 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	f003 030c 	and.w	r3, r3, #12
 8005e88:	2b08      	cmp	r3, #8
 8005e8a:	d00d      	beq.n	8005ea8 <HAL_RCC_GetSysClockFreq+0x40>
 8005e8c:	2b08      	cmp	r3, #8
 8005e8e:	f200 80e1 	bhi.w	8006054 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d002      	beq.n	8005e9c <HAL_RCC_GetSysClockFreq+0x34>
 8005e96:	2b04      	cmp	r3, #4
 8005e98:	d003      	beq.n	8005ea2 <HAL_RCC_GetSysClockFreq+0x3a>
 8005e9a:	e0db      	b.n	8006054 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005e9c:	4b73      	ldr	r3, [pc, #460]	; (800606c <HAL_RCC_GetSysClockFreq+0x204>)
 8005e9e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005ea0:	e0db      	b.n	800605a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ea2:	4b73      	ldr	r3, [pc, #460]	; (8006070 <HAL_RCC_GetSysClockFreq+0x208>)
 8005ea4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005ea6:	e0d8      	b.n	800605a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ea8:	4b6f      	ldr	r3, [pc, #444]	; (8006068 <HAL_RCC_GetSysClockFreq+0x200>)
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005eb0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005eb2:	4b6d      	ldr	r3, [pc, #436]	; (8006068 <HAL_RCC_GetSysClockFreq+0x200>)
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d063      	beq.n	8005f86 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ebe:	4b6a      	ldr	r3, [pc, #424]	; (8006068 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	099b      	lsrs	r3, r3, #6
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ec8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005eca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ecc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ed0:	633b      	str	r3, [r7, #48]	; 0x30
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	637b      	str	r3, [r7, #52]	; 0x34
 8005ed6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005eda:	4622      	mov	r2, r4
 8005edc:	462b      	mov	r3, r5
 8005ede:	f04f 0000 	mov.w	r0, #0
 8005ee2:	f04f 0100 	mov.w	r1, #0
 8005ee6:	0159      	lsls	r1, r3, #5
 8005ee8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005eec:	0150      	lsls	r0, r2, #5
 8005eee:	4602      	mov	r2, r0
 8005ef0:	460b      	mov	r3, r1
 8005ef2:	4621      	mov	r1, r4
 8005ef4:	1a51      	subs	r1, r2, r1
 8005ef6:	6139      	str	r1, [r7, #16]
 8005ef8:	4629      	mov	r1, r5
 8005efa:	eb63 0301 	sbc.w	r3, r3, r1
 8005efe:	617b      	str	r3, [r7, #20]
 8005f00:	f04f 0200 	mov.w	r2, #0
 8005f04:	f04f 0300 	mov.w	r3, #0
 8005f08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f0c:	4659      	mov	r1, fp
 8005f0e:	018b      	lsls	r3, r1, #6
 8005f10:	4651      	mov	r1, sl
 8005f12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005f16:	4651      	mov	r1, sl
 8005f18:	018a      	lsls	r2, r1, #6
 8005f1a:	4651      	mov	r1, sl
 8005f1c:	ebb2 0801 	subs.w	r8, r2, r1
 8005f20:	4659      	mov	r1, fp
 8005f22:	eb63 0901 	sbc.w	r9, r3, r1
 8005f26:	f04f 0200 	mov.w	r2, #0
 8005f2a:	f04f 0300 	mov.w	r3, #0
 8005f2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f3a:	4690      	mov	r8, r2
 8005f3c:	4699      	mov	r9, r3
 8005f3e:	4623      	mov	r3, r4
 8005f40:	eb18 0303 	adds.w	r3, r8, r3
 8005f44:	60bb      	str	r3, [r7, #8]
 8005f46:	462b      	mov	r3, r5
 8005f48:	eb49 0303 	adc.w	r3, r9, r3
 8005f4c:	60fb      	str	r3, [r7, #12]
 8005f4e:	f04f 0200 	mov.w	r2, #0
 8005f52:	f04f 0300 	mov.w	r3, #0
 8005f56:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005f5a:	4629      	mov	r1, r5
 8005f5c:	024b      	lsls	r3, r1, #9
 8005f5e:	4621      	mov	r1, r4
 8005f60:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005f64:	4621      	mov	r1, r4
 8005f66:	024a      	lsls	r2, r1, #9
 8005f68:	4610      	mov	r0, r2
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f6e:	2200      	movs	r2, #0
 8005f70:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f72:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f74:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005f78:	f7fa fe16 	bl	8000ba8 <__aeabi_uldivmod>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	460b      	mov	r3, r1
 8005f80:	4613      	mov	r3, r2
 8005f82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f84:	e058      	b.n	8006038 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f86:	4b38      	ldr	r3, [pc, #224]	; (8006068 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	099b      	lsrs	r3, r3, #6
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	4618      	mov	r0, r3
 8005f90:	4611      	mov	r1, r2
 8005f92:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005f96:	623b      	str	r3, [r7, #32]
 8005f98:	2300      	movs	r3, #0
 8005f9a:	627b      	str	r3, [r7, #36]	; 0x24
 8005f9c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005fa0:	4642      	mov	r2, r8
 8005fa2:	464b      	mov	r3, r9
 8005fa4:	f04f 0000 	mov.w	r0, #0
 8005fa8:	f04f 0100 	mov.w	r1, #0
 8005fac:	0159      	lsls	r1, r3, #5
 8005fae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005fb2:	0150      	lsls	r0, r2, #5
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	460b      	mov	r3, r1
 8005fb8:	4641      	mov	r1, r8
 8005fba:	ebb2 0a01 	subs.w	sl, r2, r1
 8005fbe:	4649      	mov	r1, r9
 8005fc0:	eb63 0b01 	sbc.w	fp, r3, r1
 8005fc4:	f04f 0200 	mov.w	r2, #0
 8005fc8:	f04f 0300 	mov.w	r3, #0
 8005fcc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005fd0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005fd4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005fd8:	ebb2 040a 	subs.w	r4, r2, sl
 8005fdc:	eb63 050b 	sbc.w	r5, r3, fp
 8005fe0:	f04f 0200 	mov.w	r2, #0
 8005fe4:	f04f 0300 	mov.w	r3, #0
 8005fe8:	00eb      	lsls	r3, r5, #3
 8005fea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005fee:	00e2      	lsls	r2, r4, #3
 8005ff0:	4614      	mov	r4, r2
 8005ff2:	461d      	mov	r5, r3
 8005ff4:	4643      	mov	r3, r8
 8005ff6:	18e3      	adds	r3, r4, r3
 8005ff8:	603b      	str	r3, [r7, #0]
 8005ffa:	464b      	mov	r3, r9
 8005ffc:	eb45 0303 	adc.w	r3, r5, r3
 8006000:	607b      	str	r3, [r7, #4]
 8006002:	f04f 0200 	mov.w	r2, #0
 8006006:	f04f 0300 	mov.w	r3, #0
 800600a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800600e:	4629      	mov	r1, r5
 8006010:	028b      	lsls	r3, r1, #10
 8006012:	4621      	mov	r1, r4
 8006014:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006018:	4621      	mov	r1, r4
 800601a:	028a      	lsls	r2, r1, #10
 800601c:	4610      	mov	r0, r2
 800601e:	4619      	mov	r1, r3
 8006020:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006022:	2200      	movs	r2, #0
 8006024:	61bb      	str	r3, [r7, #24]
 8006026:	61fa      	str	r2, [r7, #28]
 8006028:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800602c:	f7fa fdbc 	bl	8000ba8 <__aeabi_uldivmod>
 8006030:	4602      	mov	r2, r0
 8006032:	460b      	mov	r3, r1
 8006034:	4613      	mov	r3, r2
 8006036:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006038:	4b0b      	ldr	r3, [pc, #44]	; (8006068 <HAL_RCC_GetSysClockFreq+0x200>)
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	0c1b      	lsrs	r3, r3, #16
 800603e:	f003 0303 	and.w	r3, r3, #3
 8006042:	3301      	adds	r3, #1
 8006044:	005b      	lsls	r3, r3, #1
 8006046:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006048:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800604a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800604c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006050:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006052:	e002      	b.n	800605a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006054:	4b05      	ldr	r3, [pc, #20]	; (800606c <HAL_RCC_GetSysClockFreq+0x204>)
 8006056:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006058:	bf00      	nop
    }
  }
  return sysclockfreq;
 800605a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800605c:	4618      	mov	r0, r3
 800605e:	3750      	adds	r7, #80	; 0x50
 8006060:	46bd      	mov	sp, r7
 8006062:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006066:	bf00      	nop
 8006068:	40023800 	.word	0x40023800
 800606c:	00f42400 	.word	0x00f42400
 8006070:	007a1200 	.word	0x007a1200

08006074 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006074:	b480      	push	{r7}
 8006076:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006078:	4b03      	ldr	r3, [pc, #12]	; (8006088 <HAL_RCC_GetHCLKFreq+0x14>)
 800607a:	681b      	ldr	r3, [r3, #0]
}
 800607c:	4618      	mov	r0, r3
 800607e:	46bd      	mov	sp, r7
 8006080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006084:	4770      	bx	lr
 8006086:	bf00      	nop
 8006088:	20000000 	.word	0x20000000

0800608c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006090:	f7ff fff0 	bl	8006074 <HAL_RCC_GetHCLKFreq>
 8006094:	4602      	mov	r2, r0
 8006096:	4b05      	ldr	r3, [pc, #20]	; (80060ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	0a9b      	lsrs	r3, r3, #10
 800609c:	f003 0307 	and.w	r3, r3, #7
 80060a0:	4903      	ldr	r1, [pc, #12]	; (80060b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80060a2:	5ccb      	ldrb	r3, [r1, r3]
 80060a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	bd80      	pop	{r7, pc}
 80060ac:	40023800 	.word	0x40023800
 80060b0:	0800b27c 	.word	0x0800b27c

080060b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80060b8:	f7ff ffdc 	bl	8006074 <HAL_RCC_GetHCLKFreq>
 80060bc:	4602      	mov	r2, r0
 80060be:	4b05      	ldr	r3, [pc, #20]	; (80060d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	0b5b      	lsrs	r3, r3, #13
 80060c4:	f003 0307 	and.w	r3, r3, #7
 80060c8:	4903      	ldr	r1, [pc, #12]	; (80060d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80060ca:	5ccb      	ldrb	r3, [r1, r3]
 80060cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	bd80      	pop	{r7, pc}
 80060d4:	40023800 	.word	0x40023800
 80060d8:	0800b27c 	.word	0x0800b27c

080060dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b082      	sub	sp, #8
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d101      	bne.n	80060ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	e07b      	b.n	80061e6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d108      	bne.n	8006108 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060fe:	d009      	beq.n	8006114 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	61da      	str	r2, [r3, #28]
 8006106:	e005      	b.n	8006114 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2200      	movs	r2, #0
 800610c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006120:	b2db      	uxtb	r3, r3
 8006122:	2b00      	cmp	r3, #0
 8006124:	d106      	bne.n	8006134 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f7fb fe6c 	bl	8001e0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2202      	movs	r2, #2
 8006138:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800614a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800615c:	431a      	orrs	r2, r3
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006166:	431a      	orrs	r2, r3
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	691b      	ldr	r3, [r3, #16]
 800616c:	f003 0302 	and.w	r3, r3, #2
 8006170:	431a      	orrs	r2, r3
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	695b      	ldr	r3, [r3, #20]
 8006176:	f003 0301 	and.w	r3, r3, #1
 800617a:	431a      	orrs	r2, r3
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	699b      	ldr	r3, [r3, #24]
 8006180:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006184:	431a      	orrs	r2, r3
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	69db      	ldr	r3, [r3, #28]
 800618a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800618e:	431a      	orrs	r2, r3
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6a1b      	ldr	r3, [r3, #32]
 8006194:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006198:	ea42 0103 	orr.w	r1, r2, r3
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061a0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	430a      	orrs	r2, r1
 80061aa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	699b      	ldr	r3, [r3, #24]
 80061b0:	0c1b      	lsrs	r3, r3, #16
 80061b2:	f003 0104 	and.w	r1, r3, #4
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ba:	f003 0210 	and.w	r2, r3, #16
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	430a      	orrs	r2, r1
 80061c4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	69da      	ldr	r2, [r3, #28]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80061d4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80061e4:	2300      	movs	r3, #0
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	3708      	adds	r7, #8
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bd80      	pop	{r7, pc}

080061ee <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061ee:	b580      	push	{r7, lr}
 80061f0:	b088      	sub	sp, #32
 80061f2:	af00      	add	r7, sp, #0
 80061f4:	60f8      	str	r0, [r7, #12]
 80061f6:	60b9      	str	r1, [r7, #8]
 80061f8:	603b      	str	r3, [r7, #0]
 80061fa:	4613      	mov	r3, r2
 80061fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80061fe:	2300      	movs	r3, #0
 8006200:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006208:	2b01      	cmp	r3, #1
 800620a:	d101      	bne.n	8006210 <HAL_SPI_Transmit+0x22>
 800620c:	2302      	movs	r3, #2
 800620e:	e126      	b.n	800645e <HAL_SPI_Transmit+0x270>
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2201      	movs	r2, #1
 8006214:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006218:	f7fc fbcc 	bl	80029b4 <HAL_GetTick>
 800621c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800621e:	88fb      	ldrh	r3, [r7, #6]
 8006220:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006228:	b2db      	uxtb	r3, r3
 800622a:	2b01      	cmp	r3, #1
 800622c:	d002      	beq.n	8006234 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800622e:	2302      	movs	r3, #2
 8006230:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006232:	e10b      	b.n	800644c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d002      	beq.n	8006240 <HAL_SPI_Transmit+0x52>
 800623a:	88fb      	ldrh	r3, [r7, #6]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d102      	bne.n	8006246 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006244:	e102      	b.n	800644c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2203      	movs	r2, #3
 800624a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2200      	movs	r2, #0
 8006252:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	68ba      	ldr	r2, [r7, #8]
 8006258:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	88fa      	ldrh	r2, [r7, #6]
 800625e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	88fa      	ldrh	r2, [r7, #6]
 8006264:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2200      	movs	r2, #0
 800626a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2200      	movs	r2, #0
 8006270:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2200      	movs	r2, #0
 8006276:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2200      	movs	r2, #0
 800627c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2200      	movs	r2, #0
 8006282:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800628c:	d10f      	bne.n	80062ae <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800629c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80062ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062b8:	2b40      	cmp	r3, #64	; 0x40
 80062ba:	d007      	beq.n	80062cc <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80062d4:	d14b      	bne.n	800636e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d002      	beq.n	80062e4 <HAL_SPI_Transmit+0xf6>
 80062de:	8afb      	ldrh	r3, [r7, #22]
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d13e      	bne.n	8006362 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062e8:	881a      	ldrh	r2, [r3, #0]
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062f4:	1c9a      	adds	r2, r3, #2
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062fe:	b29b      	uxth	r3, r3
 8006300:	3b01      	subs	r3, #1
 8006302:	b29a      	uxth	r2, r3
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006308:	e02b      	b.n	8006362 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	689b      	ldr	r3, [r3, #8]
 8006310:	f003 0302 	and.w	r3, r3, #2
 8006314:	2b02      	cmp	r3, #2
 8006316:	d112      	bne.n	800633e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800631c:	881a      	ldrh	r2, [r3, #0]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006328:	1c9a      	adds	r2, r3, #2
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006332:	b29b      	uxth	r3, r3
 8006334:	3b01      	subs	r3, #1
 8006336:	b29a      	uxth	r2, r3
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	86da      	strh	r2, [r3, #54]	; 0x36
 800633c:	e011      	b.n	8006362 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800633e:	f7fc fb39 	bl	80029b4 <HAL_GetTick>
 8006342:	4602      	mov	r2, r0
 8006344:	69bb      	ldr	r3, [r7, #24]
 8006346:	1ad3      	subs	r3, r2, r3
 8006348:	683a      	ldr	r2, [r7, #0]
 800634a:	429a      	cmp	r2, r3
 800634c:	d803      	bhi.n	8006356 <HAL_SPI_Transmit+0x168>
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006354:	d102      	bne.n	800635c <HAL_SPI_Transmit+0x16e>
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d102      	bne.n	8006362 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800635c:	2303      	movs	r3, #3
 800635e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006360:	e074      	b.n	800644c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006366:	b29b      	uxth	r3, r3
 8006368:	2b00      	cmp	r3, #0
 800636a:	d1ce      	bne.n	800630a <HAL_SPI_Transmit+0x11c>
 800636c:	e04c      	b.n	8006408 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d002      	beq.n	800637c <HAL_SPI_Transmit+0x18e>
 8006376:	8afb      	ldrh	r3, [r7, #22]
 8006378:	2b01      	cmp	r3, #1
 800637a:	d140      	bne.n	80063fe <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	330c      	adds	r3, #12
 8006386:	7812      	ldrb	r2, [r2, #0]
 8006388:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800638e:	1c5a      	adds	r2, r3, #1
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006398:	b29b      	uxth	r3, r3
 800639a:	3b01      	subs	r3, #1
 800639c:	b29a      	uxth	r2, r3
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80063a2:	e02c      	b.n	80063fe <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	f003 0302 	and.w	r3, r3, #2
 80063ae:	2b02      	cmp	r3, #2
 80063b0:	d113      	bne.n	80063da <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	330c      	adds	r3, #12
 80063bc:	7812      	ldrb	r2, [r2, #0]
 80063be:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063c4:	1c5a      	adds	r2, r3, #1
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	3b01      	subs	r3, #1
 80063d2:	b29a      	uxth	r2, r3
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	86da      	strh	r2, [r3, #54]	; 0x36
 80063d8:	e011      	b.n	80063fe <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063da:	f7fc faeb 	bl	80029b4 <HAL_GetTick>
 80063de:	4602      	mov	r2, r0
 80063e0:	69bb      	ldr	r3, [r7, #24]
 80063e2:	1ad3      	subs	r3, r2, r3
 80063e4:	683a      	ldr	r2, [r7, #0]
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d803      	bhi.n	80063f2 <HAL_SPI_Transmit+0x204>
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063f0:	d102      	bne.n	80063f8 <HAL_SPI_Transmit+0x20a>
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d102      	bne.n	80063fe <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80063f8:	2303      	movs	r3, #3
 80063fa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80063fc:	e026      	b.n	800644c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006402:	b29b      	uxth	r3, r3
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1cd      	bne.n	80063a4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006408:	69ba      	ldr	r2, [r7, #24]
 800640a:	6839      	ldr	r1, [r7, #0]
 800640c:	68f8      	ldr	r0, [r7, #12]
 800640e:	f000 fce9 	bl	8006de4 <SPI_EndRxTxTransaction>
 8006412:	4603      	mov	r3, r0
 8006414:	2b00      	cmp	r3, #0
 8006416:	d002      	beq.n	800641e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2220      	movs	r2, #32
 800641c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d10a      	bne.n	800643c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006426:	2300      	movs	r3, #0
 8006428:	613b      	str	r3, [r7, #16]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	68db      	ldr	r3, [r3, #12]
 8006430:	613b      	str	r3, [r7, #16]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	613b      	str	r3, [r7, #16]
 800643a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006440:	2b00      	cmp	r3, #0
 8006442:	d002      	beq.n	800644a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006444:	2301      	movs	r3, #1
 8006446:	77fb      	strb	r3, [r7, #31]
 8006448:	e000      	b.n	800644c <HAL_SPI_Transmit+0x25e>
  }

error:
 800644a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2201      	movs	r2, #1
 8006450:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2200      	movs	r2, #0
 8006458:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800645c:	7ffb      	ldrb	r3, [r7, #31]
}
 800645e:	4618      	mov	r0, r3
 8006460:	3720      	adds	r7, #32
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}

08006466 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006466:	b580      	push	{r7, lr}
 8006468:	b088      	sub	sp, #32
 800646a:	af02      	add	r7, sp, #8
 800646c:	60f8      	str	r0, [r7, #12]
 800646e:	60b9      	str	r1, [r7, #8]
 8006470:	603b      	str	r3, [r7, #0]
 8006472:	4613      	mov	r3, r2
 8006474:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006476:	2300      	movs	r3, #0
 8006478:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006482:	d112      	bne.n	80064aa <HAL_SPI_Receive+0x44>
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d10e      	bne.n	80064aa <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2204      	movs	r2, #4
 8006490:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006494:	88fa      	ldrh	r2, [r7, #6]
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	9300      	str	r3, [sp, #0]
 800649a:	4613      	mov	r3, r2
 800649c:	68ba      	ldr	r2, [r7, #8]
 800649e:	68b9      	ldr	r1, [r7, #8]
 80064a0:	68f8      	ldr	r0, [r7, #12]
 80064a2:	f000 f8f1 	bl	8006688 <HAL_SPI_TransmitReceive>
 80064a6:	4603      	mov	r3, r0
 80064a8:	e0ea      	b.n	8006680 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d101      	bne.n	80064b8 <HAL_SPI_Receive+0x52>
 80064b4:	2302      	movs	r3, #2
 80064b6:	e0e3      	b.n	8006680 <HAL_SPI_Receive+0x21a>
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064c0:	f7fc fa78 	bl	80029b4 <HAL_GetTick>
 80064c4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d002      	beq.n	80064d8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80064d2:	2302      	movs	r3, #2
 80064d4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80064d6:	e0ca      	b.n	800666e <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d002      	beq.n	80064e4 <HAL_SPI_Receive+0x7e>
 80064de:	88fb      	ldrh	r3, [r7, #6]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d102      	bne.n	80064ea <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80064e4:	2301      	movs	r3, #1
 80064e6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80064e8:	e0c1      	b.n	800666e <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2204      	movs	r2, #4
 80064ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2200      	movs	r2, #0
 80064f6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	68ba      	ldr	r2, [r7, #8]
 80064fc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	88fa      	ldrh	r2, [r7, #6]
 8006502:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	88fa      	ldrh	r2, [r7, #6]
 8006508:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2200      	movs	r2, #0
 800650e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2200      	movs	r2, #0
 8006514:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2200      	movs	r2, #0
 8006520:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2200      	movs	r2, #0
 8006526:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006530:	d10f      	bne.n	8006552 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006540:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	681a      	ldr	r2, [r3, #0]
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006550:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800655c:	2b40      	cmp	r3, #64	; 0x40
 800655e:	d007      	beq.n	8006570 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800656e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d162      	bne.n	800663e <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006578:	e02e      	b.n	80065d8 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	f003 0301 	and.w	r3, r3, #1
 8006584:	2b01      	cmp	r3, #1
 8006586:	d115      	bne.n	80065b4 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f103 020c 	add.w	r2, r3, #12
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006594:	7812      	ldrb	r2, [r2, #0]
 8006596:	b2d2      	uxtb	r2, r2
 8006598:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800659e:	1c5a      	adds	r2, r3, #1
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	3b01      	subs	r3, #1
 80065ac:	b29a      	uxth	r2, r3
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80065b2:	e011      	b.n	80065d8 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065b4:	f7fc f9fe 	bl	80029b4 <HAL_GetTick>
 80065b8:	4602      	mov	r2, r0
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	1ad3      	subs	r3, r2, r3
 80065be:	683a      	ldr	r2, [r7, #0]
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d803      	bhi.n	80065cc <HAL_SPI_Receive+0x166>
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ca:	d102      	bne.n	80065d2 <HAL_SPI_Receive+0x16c>
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d102      	bne.n	80065d8 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80065d6:	e04a      	b.n	800666e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065dc:	b29b      	uxth	r3, r3
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d1cb      	bne.n	800657a <HAL_SPI_Receive+0x114>
 80065e2:	e031      	b.n	8006648 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	f003 0301 	and.w	r3, r3, #1
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d113      	bne.n	800661a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68da      	ldr	r2, [r3, #12]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065fc:	b292      	uxth	r2, r2
 80065fe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006604:	1c9a      	adds	r2, r3, #2
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800660e:	b29b      	uxth	r3, r3
 8006610:	3b01      	subs	r3, #1
 8006612:	b29a      	uxth	r2, r3
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006618:	e011      	b.n	800663e <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800661a:	f7fc f9cb 	bl	80029b4 <HAL_GetTick>
 800661e:	4602      	mov	r2, r0
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	1ad3      	subs	r3, r2, r3
 8006624:	683a      	ldr	r2, [r7, #0]
 8006626:	429a      	cmp	r2, r3
 8006628:	d803      	bhi.n	8006632 <HAL_SPI_Receive+0x1cc>
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006630:	d102      	bne.n	8006638 <HAL_SPI_Receive+0x1d2>
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d102      	bne.n	800663e <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8006638:	2303      	movs	r3, #3
 800663a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800663c:	e017      	b.n	800666e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006642:	b29b      	uxth	r3, r3
 8006644:	2b00      	cmp	r3, #0
 8006646:	d1cd      	bne.n	80065e4 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006648:	693a      	ldr	r2, [r7, #16]
 800664a:	6839      	ldr	r1, [r7, #0]
 800664c:	68f8      	ldr	r0, [r7, #12]
 800664e:	f000 fb63 	bl	8006d18 <SPI_EndRxTransaction>
 8006652:	4603      	mov	r3, r0
 8006654:	2b00      	cmp	r3, #0
 8006656:	d002      	beq.n	800665e <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2220      	movs	r2, #32
 800665c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006662:	2b00      	cmp	r3, #0
 8006664:	d002      	beq.n	800666c <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	75fb      	strb	r3, [r7, #23]
 800666a:	e000      	b.n	800666e <HAL_SPI_Receive+0x208>
  }

error :
 800666c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2201      	movs	r2, #1
 8006672:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2200      	movs	r2, #0
 800667a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800667e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006680:	4618      	mov	r0, r3
 8006682:	3718      	adds	r7, #24
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}

08006688 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b08c      	sub	sp, #48	; 0x30
 800668c:	af00      	add	r7, sp, #0
 800668e:	60f8      	str	r0, [r7, #12]
 8006690:	60b9      	str	r1, [r7, #8]
 8006692:	607a      	str	r2, [r7, #4]
 8006694:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006696:	2301      	movs	r3, #1
 8006698:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800669a:	2300      	movs	r3, #0
 800669c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80066a6:	2b01      	cmp	r3, #1
 80066a8:	d101      	bne.n	80066ae <HAL_SPI_TransmitReceive+0x26>
 80066aa:	2302      	movs	r3, #2
 80066ac:	e18a      	b.n	80069c4 <HAL_SPI_TransmitReceive+0x33c>
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2201      	movs	r2, #1
 80066b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066b6:	f7fc f97d 	bl	80029b4 <HAL_GetTick>
 80066ba:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80066c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80066cc:	887b      	ldrh	r3, [r7, #2]
 80066ce:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80066d0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d00f      	beq.n	80066f8 <HAL_SPI_TransmitReceive+0x70>
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80066de:	d107      	bne.n	80066f0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d103      	bne.n	80066f0 <HAL_SPI_TransmitReceive+0x68>
 80066e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80066ec:	2b04      	cmp	r3, #4
 80066ee:	d003      	beq.n	80066f8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80066f0:	2302      	movs	r3, #2
 80066f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80066f6:	e15b      	b.n	80069b0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d005      	beq.n	800670a <HAL_SPI_TransmitReceive+0x82>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d002      	beq.n	800670a <HAL_SPI_TransmitReceive+0x82>
 8006704:	887b      	ldrh	r3, [r7, #2]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d103      	bne.n	8006712 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006710:	e14e      	b.n	80069b0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006718:	b2db      	uxtb	r3, r3
 800671a:	2b04      	cmp	r3, #4
 800671c:	d003      	beq.n	8006726 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2205      	movs	r2, #5
 8006722:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2200      	movs	r2, #0
 800672a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	687a      	ldr	r2, [r7, #4]
 8006730:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	887a      	ldrh	r2, [r7, #2]
 8006736:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	887a      	ldrh	r2, [r7, #2]
 800673c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	68ba      	ldr	r2, [r7, #8]
 8006742:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	887a      	ldrh	r2, [r7, #2]
 8006748:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	887a      	ldrh	r2, [r7, #2]
 800674e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2200      	movs	r2, #0
 8006754:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2200      	movs	r2, #0
 800675a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006766:	2b40      	cmp	r3, #64	; 0x40
 8006768:	d007      	beq.n	800677a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006778:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	68db      	ldr	r3, [r3, #12]
 800677e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006782:	d178      	bne.n	8006876 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d002      	beq.n	8006792 <HAL_SPI_TransmitReceive+0x10a>
 800678c:	8b7b      	ldrh	r3, [r7, #26]
 800678e:	2b01      	cmp	r3, #1
 8006790:	d166      	bne.n	8006860 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006796:	881a      	ldrh	r2, [r3, #0]
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067a2:	1c9a      	adds	r2, r3, #2
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	3b01      	subs	r3, #1
 80067b0:	b29a      	uxth	r2, r3
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067b6:	e053      	b.n	8006860 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	f003 0302 	and.w	r3, r3, #2
 80067c2:	2b02      	cmp	r3, #2
 80067c4:	d11b      	bne.n	80067fe <HAL_SPI_TransmitReceive+0x176>
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d016      	beq.n	80067fe <HAL_SPI_TransmitReceive+0x176>
 80067d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d113      	bne.n	80067fe <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067da:	881a      	ldrh	r2, [r3, #0]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e6:	1c9a      	adds	r2, r3, #2
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	3b01      	subs	r3, #1
 80067f4:	b29a      	uxth	r2, r3
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80067fa:	2300      	movs	r3, #0
 80067fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	f003 0301 	and.w	r3, r3, #1
 8006808:	2b01      	cmp	r3, #1
 800680a:	d119      	bne.n	8006840 <HAL_SPI_TransmitReceive+0x1b8>
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006810:	b29b      	uxth	r3, r3
 8006812:	2b00      	cmp	r3, #0
 8006814:	d014      	beq.n	8006840 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	68da      	ldr	r2, [r3, #12]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006820:	b292      	uxth	r2, r2
 8006822:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006828:	1c9a      	adds	r2, r3, #2
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006832:	b29b      	uxth	r3, r3
 8006834:	3b01      	subs	r3, #1
 8006836:	b29a      	uxth	r2, r3
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800683c:	2301      	movs	r3, #1
 800683e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006840:	f7fc f8b8 	bl	80029b4 <HAL_GetTick>
 8006844:	4602      	mov	r2, r0
 8006846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006848:	1ad3      	subs	r3, r2, r3
 800684a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800684c:	429a      	cmp	r2, r3
 800684e:	d807      	bhi.n	8006860 <HAL_SPI_TransmitReceive+0x1d8>
 8006850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006856:	d003      	beq.n	8006860 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006858:	2303      	movs	r3, #3
 800685a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800685e:	e0a7      	b.n	80069b0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006864:	b29b      	uxth	r3, r3
 8006866:	2b00      	cmp	r3, #0
 8006868:	d1a6      	bne.n	80067b8 <HAL_SPI_TransmitReceive+0x130>
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800686e:	b29b      	uxth	r3, r3
 8006870:	2b00      	cmp	r3, #0
 8006872:	d1a1      	bne.n	80067b8 <HAL_SPI_TransmitReceive+0x130>
 8006874:	e07c      	b.n	8006970 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d002      	beq.n	8006884 <HAL_SPI_TransmitReceive+0x1fc>
 800687e:	8b7b      	ldrh	r3, [r7, #26]
 8006880:	2b01      	cmp	r3, #1
 8006882:	d16b      	bne.n	800695c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	330c      	adds	r3, #12
 800688e:	7812      	ldrb	r2, [r2, #0]
 8006890:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006896:	1c5a      	adds	r2, r3, #1
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	3b01      	subs	r3, #1
 80068a4:	b29a      	uxth	r2, r3
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068aa:	e057      	b.n	800695c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	f003 0302 	and.w	r3, r3, #2
 80068b6:	2b02      	cmp	r3, #2
 80068b8:	d11c      	bne.n	80068f4 <HAL_SPI_TransmitReceive+0x26c>
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068be:	b29b      	uxth	r3, r3
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d017      	beq.n	80068f4 <HAL_SPI_TransmitReceive+0x26c>
 80068c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068c6:	2b01      	cmp	r3, #1
 80068c8:	d114      	bne.n	80068f4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	330c      	adds	r3, #12
 80068d4:	7812      	ldrb	r2, [r2, #0]
 80068d6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068dc:	1c5a      	adds	r2, r3, #1
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068e6:	b29b      	uxth	r3, r3
 80068e8:	3b01      	subs	r3, #1
 80068ea:	b29a      	uxth	r2, r3
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80068f0:	2300      	movs	r3, #0
 80068f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	f003 0301 	and.w	r3, r3, #1
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d119      	bne.n	8006936 <HAL_SPI_TransmitReceive+0x2ae>
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006906:	b29b      	uxth	r3, r3
 8006908:	2b00      	cmp	r3, #0
 800690a:	d014      	beq.n	8006936 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	68da      	ldr	r2, [r3, #12]
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006916:	b2d2      	uxtb	r2, r2
 8006918:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800691e:	1c5a      	adds	r2, r3, #1
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006928:	b29b      	uxth	r3, r3
 800692a:	3b01      	subs	r3, #1
 800692c:	b29a      	uxth	r2, r3
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006932:	2301      	movs	r3, #1
 8006934:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006936:	f7fc f83d 	bl	80029b4 <HAL_GetTick>
 800693a:	4602      	mov	r2, r0
 800693c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800693e:	1ad3      	subs	r3, r2, r3
 8006940:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006942:	429a      	cmp	r2, r3
 8006944:	d803      	bhi.n	800694e <HAL_SPI_TransmitReceive+0x2c6>
 8006946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800694c:	d102      	bne.n	8006954 <HAL_SPI_TransmitReceive+0x2cc>
 800694e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006950:	2b00      	cmp	r3, #0
 8006952:	d103      	bne.n	800695c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006954:	2303      	movs	r3, #3
 8006956:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800695a:	e029      	b.n	80069b0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006960:	b29b      	uxth	r3, r3
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1a2      	bne.n	80068ac <HAL_SPI_TransmitReceive+0x224>
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800696a:	b29b      	uxth	r3, r3
 800696c:	2b00      	cmp	r3, #0
 800696e:	d19d      	bne.n	80068ac <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006972:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006974:	68f8      	ldr	r0, [r7, #12]
 8006976:	f000 fa35 	bl	8006de4 <SPI_EndRxTxTransaction>
 800697a:	4603      	mov	r3, r0
 800697c:	2b00      	cmp	r3, #0
 800697e:	d006      	beq.n	800698e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006980:	2301      	movs	r3, #1
 8006982:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2220      	movs	r2, #32
 800698a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800698c:	e010      	b.n	80069b0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d10b      	bne.n	80069ae <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006996:	2300      	movs	r3, #0
 8006998:	617b      	str	r3, [r7, #20]
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	617b      	str	r3, [r7, #20]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	617b      	str	r3, [r7, #20]
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	e000      	b.n	80069b0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80069ae:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2201      	movs	r2, #1
 80069b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2200      	movs	r2, #0
 80069bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80069c0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3730      	adds	r7, #48	; 0x30
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}

080069cc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b088      	sub	sp, #32
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80069e4:	69bb      	ldr	r3, [r7, #24]
 80069e6:	099b      	lsrs	r3, r3, #6
 80069e8:	f003 0301 	and.w	r3, r3, #1
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d10f      	bne.n	8006a10 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d00a      	beq.n	8006a10 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80069fa:	69fb      	ldr	r3, [r7, #28]
 80069fc:	099b      	lsrs	r3, r3, #6
 80069fe:	f003 0301 	and.w	r3, r3, #1
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d004      	beq.n	8006a10 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	4798      	blx	r3
    return;
 8006a0e:	e0d7      	b.n	8006bc0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	085b      	lsrs	r3, r3, #1
 8006a14:	f003 0301 	and.w	r3, r3, #1
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d00a      	beq.n	8006a32 <HAL_SPI_IRQHandler+0x66>
 8006a1c:	69fb      	ldr	r3, [r7, #28]
 8006a1e:	09db      	lsrs	r3, r3, #7
 8006a20:	f003 0301 	and.w	r3, r3, #1
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d004      	beq.n	8006a32 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	4798      	blx	r3
    return;
 8006a30:	e0c6      	b.n	8006bc0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006a32:	69bb      	ldr	r3, [r7, #24]
 8006a34:	095b      	lsrs	r3, r3, #5
 8006a36:	f003 0301 	and.w	r3, r3, #1
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d10c      	bne.n	8006a58 <HAL_SPI_IRQHandler+0x8c>
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	099b      	lsrs	r3, r3, #6
 8006a42:	f003 0301 	and.w	r3, r3, #1
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d106      	bne.n	8006a58 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006a4a:	69bb      	ldr	r3, [r7, #24]
 8006a4c:	0a1b      	lsrs	r3, r3, #8
 8006a4e:	f003 0301 	and.w	r3, r3, #1
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	f000 80b4 	beq.w	8006bc0 <HAL_SPI_IRQHandler+0x1f4>
 8006a58:	69fb      	ldr	r3, [r7, #28]
 8006a5a:	095b      	lsrs	r3, r3, #5
 8006a5c:	f003 0301 	and.w	r3, r3, #1
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	f000 80ad 	beq.w	8006bc0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006a66:	69bb      	ldr	r3, [r7, #24]
 8006a68:	099b      	lsrs	r3, r3, #6
 8006a6a:	f003 0301 	and.w	r3, r3, #1
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d023      	beq.n	8006aba <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a78:	b2db      	uxtb	r3, r3
 8006a7a:	2b03      	cmp	r3, #3
 8006a7c:	d011      	beq.n	8006aa2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a82:	f043 0204 	orr.w	r2, r3, #4
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	617b      	str	r3, [r7, #20]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	68db      	ldr	r3, [r3, #12]
 8006a94:	617b      	str	r3, [r7, #20]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	617b      	str	r3, [r7, #20]
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	e00b      	b.n	8006aba <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	613b      	str	r3, [r7, #16]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	613b      	str	r3, [r7, #16]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	613b      	str	r3, [r7, #16]
 8006ab6:	693b      	ldr	r3, [r7, #16]
        return;
 8006ab8:	e082      	b.n	8006bc0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	095b      	lsrs	r3, r3, #5
 8006abe:	f003 0301 	and.w	r3, r3, #1
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d014      	beq.n	8006af0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aca:	f043 0201 	orr.w	r2, r3, #1
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	60fb      	str	r3, [r7, #12]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	60fb      	str	r3, [r7, #12]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	681a      	ldr	r2, [r3, #0]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006aec:	601a      	str	r2, [r3, #0]
 8006aee:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006af0:	69bb      	ldr	r3, [r7, #24]
 8006af2:	0a1b      	lsrs	r3, r3, #8
 8006af4:	f003 0301 	and.w	r3, r3, #1
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d00c      	beq.n	8006b16 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b00:	f043 0208 	orr.w	r2, r3, #8
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006b08:	2300      	movs	r3, #0
 8006b0a:	60bb      	str	r3, [r7, #8]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	60bb      	str	r3, [r7, #8]
 8006b14:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d04f      	beq.n	8006bbe <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	685a      	ldr	r2, [r3, #4]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006b2c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2201      	movs	r2, #1
 8006b32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006b36:	69fb      	ldr	r3, [r7, #28]
 8006b38:	f003 0302 	and.w	r3, r3, #2
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d104      	bne.n	8006b4a <HAL_SPI_IRQHandler+0x17e>
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	f003 0301 	and.w	r3, r3, #1
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d034      	beq.n	8006bb4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	685a      	ldr	r2, [r3, #4]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f022 0203 	bic.w	r2, r2, #3
 8006b58:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d011      	beq.n	8006b86 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b66:	4a18      	ldr	r2, [pc, #96]	; (8006bc8 <HAL_SPI_IRQHandler+0x1fc>)
 8006b68:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f7fd f9d5 	bl	8003f1e <HAL_DMA_Abort_IT>
 8006b74:	4603      	mov	r3, r0
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d005      	beq.n	8006b86 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b7e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d016      	beq.n	8006bbc <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b92:	4a0d      	ldr	r2, [pc, #52]	; (8006bc8 <HAL_SPI_IRQHandler+0x1fc>)
 8006b94:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f7fd f9bf 	bl	8003f1e <HAL_DMA_Abort_IT>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d00a      	beq.n	8006bbc <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006baa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006bb2:	e003      	b.n	8006bbc <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006bb4:	6878      	ldr	r0, [r7, #4]
 8006bb6:	f000 f809 	bl	8006bcc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006bba:	e000      	b.n	8006bbe <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006bbc:	bf00      	nop
    return;
 8006bbe:	bf00      	nop
  }
}
 8006bc0:	3720      	adds	r7, #32
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
 8006bc6:	bf00      	nop
 8006bc8:	08006be1 	.word	0x08006be1

08006bcc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b083      	sub	sp, #12
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006bd4:	bf00      	nop
 8006bd6:	370c      	adds	r7, #12
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr

08006be0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b084      	sub	sp, #16
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bec:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006bfa:	68f8      	ldr	r0, [r7, #12]
 8006bfc:	f7ff ffe6 	bl	8006bcc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006c00:	bf00      	nop
 8006c02:	3710      	adds	r7, #16
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b088      	sub	sp, #32
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	60f8      	str	r0, [r7, #12]
 8006c10:	60b9      	str	r1, [r7, #8]
 8006c12:	603b      	str	r3, [r7, #0]
 8006c14:	4613      	mov	r3, r2
 8006c16:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006c18:	f7fb fecc 	bl	80029b4 <HAL_GetTick>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c20:	1a9b      	subs	r3, r3, r2
 8006c22:	683a      	ldr	r2, [r7, #0]
 8006c24:	4413      	add	r3, r2
 8006c26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006c28:	f7fb fec4 	bl	80029b4 <HAL_GetTick>
 8006c2c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006c2e:	4b39      	ldr	r3, [pc, #228]	; (8006d14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	015b      	lsls	r3, r3, #5
 8006c34:	0d1b      	lsrs	r3, r3, #20
 8006c36:	69fa      	ldr	r2, [r7, #28]
 8006c38:	fb02 f303 	mul.w	r3, r2, r3
 8006c3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c3e:	e054      	b.n	8006cea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c46:	d050      	beq.n	8006cea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c48:	f7fb feb4 	bl	80029b4 <HAL_GetTick>
 8006c4c:	4602      	mov	r2, r0
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	1ad3      	subs	r3, r2, r3
 8006c52:	69fa      	ldr	r2, [r7, #28]
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d902      	bls.n	8006c5e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006c58:	69fb      	ldr	r3, [r7, #28]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d13d      	bne.n	8006cda <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	685a      	ldr	r2, [r3, #4]
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006c6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c76:	d111      	bne.n	8006c9c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	689b      	ldr	r3, [r3, #8]
 8006c7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c80:	d004      	beq.n	8006c8c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	689b      	ldr	r3, [r3, #8]
 8006c86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c8a:	d107      	bne.n	8006c9c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ca0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ca4:	d10f      	bne.n	8006cc6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	681a      	ldr	r2, [r3, #0]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006cb4:	601a      	str	r2, [r3, #0]
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006cc4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2201      	movs	r2, #1
 8006cca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006cd6:	2303      	movs	r3, #3
 8006cd8:	e017      	b.n	8006d0a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d101      	bne.n	8006ce4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	3b01      	subs	r3, #1
 8006ce8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	689a      	ldr	r2, [r3, #8]
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	4013      	ands	r3, r2
 8006cf4:	68ba      	ldr	r2, [r7, #8]
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	bf0c      	ite	eq
 8006cfa:	2301      	moveq	r3, #1
 8006cfc:	2300      	movne	r3, #0
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	461a      	mov	r2, r3
 8006d02:	79fb      	ldrb	r3, [r7, #7]
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d19b      	bne.n	8006c40 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006d08:	2300      	movs	r3, #0
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3720      	adds	r7, #32
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	bf00      	nop
 8006d14:	20000000 	.word	0x20000000

08006d18 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b086      	sub	sp, #24
 8006d1c:	af02      	add	r7, sp, #8
 8006d1e:	60f8      	str	r0, [r7, #12]
 8006d20:	60b9      	str	r1, [r7, #8]
 8006d22:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d2c:	d111      	bne.n	8006d52 <SPI_EndRxTransaction+0x3a>
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d36:	d004      	beq.n	8006d42 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d40:	d107      	bne.n	8006d52 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	681a      	ldr	r2, [r3, #0]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d50:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d5a:	d12a      	bne.n	8006db2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d64:	d012      	beq.n	8006d8c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	9300      	str	r3, [sp, #0]
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	2180      	movs	r1, #128	; 0x80
 8006d70:	68f8      	ldr	r0, [r7, #12]
 8006d72:	f7ff ff49 	bl	8006c08 <SPI_WaitFlagStateUntilTimeout>
 8006d76:	4603      	mov	r3, r0
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d02d      	beq.n	8006dd8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d80:	f043 0220 	orr.w	r2, r3, #32
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006d88:	2303      	movs	r3, #3
 8006d8a:	e026      	b.n	8006dda <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	9300      	str	r3, [sp, #0]
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	2200      	movs	r2, #0
 8006d94:	2101      	movs	r1, #1
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f7ff ff36 	bl	8006c08 <SPI_WaitFlagStateUntilTimeout>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d01a      	beq.n	8006dd8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006da6:	f043 0220 	orr.w	r2, r3, #32
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006dae:	2303      	movs	r3, #3
 8006db0:	e013      	b.n	8006dda <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	9300      	str	r3, [sp, #0]
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	2200      	movs	r2, #0
 8006dba:	2101      	movs	r1, #1
 8006dbc:	68f8      	ldr	r0, [r7, #12]
 8006dbe:	f7ff ff23 	bl	8006c08 <SPI_WaitFlagStateUntilTimeout>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d007      	beq.n	8006dd8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dcc:	f043 0220 	orr.w	r2, r3, #32
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006dd4:	2303      	movs	r3, #3
 8006dd6:	e000      	b.n	8006dda <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006dd8:	2300      	movs	r3, #0
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3710      	adds	r7, #16
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}
	...

08006de4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b088      	sub	sp, #32
 8006de8:	af02      	add	r7, sp, #8
 8006dea:	60f8      	str	r0, [r7, #12]
 8006dec:	60b9      	str	r1, [r7, #8]
 8006dee:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006df0:	4b1b      	ldr	r3, [pc, #108]	; (8006e60 <SPI_EndRxTxTransaction+0x7c>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a1b      	ldr	r2, [pc, #108]	; (8006e64 <SPI_EndRxTxTransaction+0x80>)
 8006df6:	fba2 2303 	umull	r2, r3, r2, r3
 8006dfa:	0d5b      	lsrs	r3, r3, #21
 8006dfc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006e00:	fb02 f303 	mul.w	r3, r2, r3
 8006e04:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e0e:	d112      	bne.n	8006e36 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	9300      	str	r3, [sp, #0]
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	2200      	movs	r2, #0
 8006e18:	2180      	movs	r1, #128	; 0x80
 8006e1a:	68f8      	ldr	r0, [r7, #12]
 8006e1c:	f7ff fef4 	bl	8006c08 <SPI_WaitFlagStateUntilTimeout>
 8006e20:	4603      	mov	r3, r0
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d016      	beq.n	8006e54 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e2a:	f043 0220 	orr.w	r2, r3, #32
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006e32:	2303      	movs	r3, #3
 8006e34:	e00f      	b.n	8006e56 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d00a      	beq.n	8006e52 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	3b01      	subs	r3, #1
 8006e40:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e4c:	2b80      	cmp	r3, #128	; 0x80
 8006e4e:	d0f2      	beq.n	8006e36 <SPI_EndRxTxTransaction+0x52>
 8006e50:	e000      	b.n	8006e54 <SPI_EndRxTxTransaction+0x70>
        break;
 8006e52:	bf00      	nop
  }

  return HAL_OK;
 8006e54:	2300      	movs	r3, #0
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3718      	adds	r7, #24
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}
 8006e5e:	bf00      	nop
 8006e60:	20000000 	.word	0x20000000
 8006e64:	165e9f81 	.word	0x165e9f81

08006e68 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d101      	bne.n	8006e7a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006e76:	2301      	movs	r3, #1
 8006e78:	e041      	b.n	8006efe <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d106      	bne.n	8006e94 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f7fa fdfa 	bl	8001a88 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2202      	movs	r2, #2
 8006e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	3304      	adds	r3, #4
 8006ea4:	4619      	mov	r1, r3
 8006ea6:	4610      	mov	r0, r2
 8006ea8:	f000 fba8 	bl	80075fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006efc:	2300      	movs	r3, #0
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3708      	adds	r7, #8
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}
	...

08006f08 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f12:	2300      	movs	r3, #0
 8006f14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d104      	bne.n	8006f26 <HAL_TIM_IC_Start_IT+0x1e>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	e013      	b.n	8006f4e <HAL_TIM_IC_Start_IT+0x46>
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	2b04      	cmp	r3, #4
 8006f2a:	d104      	bne.n	8006f36 <HAL_TIM_IC_Start_IT+0x2e>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	e00b      	b.n	8006f4e <HAL_TIM_IC_Start_IT+0x46>
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	2b08      	cmp	r3, #8
 8006f3a:	d104      	bne.n	8006f46 <HAL_TIM_IC_Start_IT+0x3e>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f42:	b2db      	uxtb	r3, r3
 8006f44:	e003      	b.n	8006f4e <HAL_TIM_IC_Start_IT+0x46>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d104      	bne.n	8006f60 <HAL_TIM_IC_Start_IT+0x58>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006f5c:	b2db      	uxtb	r3, r3
 8006f5e:	e013      	b.n	8006f88 <HAL_TIM_IC_Start_IT+0x80>
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	2b04      	cmp	r3, #4
 8006f64:	d104      	bne.n	8006f70 <HAL_TIM_IC_Start_IT+0x68>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	e00b      	b.n	8006f88 <HAL_TIM_IC_Start_IT+0x80>
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	2b08      	cmp	r3, #8
 8006f74:	d104      	bne.n	8006f80 <HAL_TIM_IC_Start_IT+0x78>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	e003      	b.n	8006f88 <HAL_TIM_IC_Start_IT+0x80>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f86:	b2db      	uxtb	r3, r3
 8006f88:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f8a:	7bbb      	ldrb	r3, [r7, #14]
 8006f8c:	2b01      	cmp	r3, #1
 8006f8e:	d102      	bne.n	8006f96 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006f90:	7b7b      	ldrb	r3, [r7, #13]
 8006f92:	2b01      	cmp	r3, #1
 8006f94:	d001      	beq.n	8006f9a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006f96:	2301      	movs	r3, #1
 8006f98:	e0cc      	b.n	8007134 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d104      	bne.n	8006faa <HAL_TIM_IC_Start_IT+0xa2>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2202      	movs	r2, #2
 8006fa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006fa8:	e013      	b.n	8006fd2 <HAL_TIM_IC_Start_IT+0xca>
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	2b04      	cmp	r3, #4
 8006fae:	d104      	bne.n	8006fba <HAL_TIM_IC_Start_IT+0xb2>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2202      	movs	r2, #2
 8006fb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006fb8:	e00b      	b.n	8006fd2 <HAL_TIM_IC_Start_IT+0xca>
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	2b08      	cmp	r3, #8
 8006fbe:	d104      	bne.n	8006fca <HAL_TIM_IC_Start_IT+0xc2>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2202      	movs	r2, #2
 8006fc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006fc8:	e003      	b.n	8006fd2 <HAL_TIM_IC_Start_IT+0xca>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2202      	movs	r2, #2
 8006fce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d104      	bne.n	8006fe2 <HAL_TIM_IC_Start_IT+0xda>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2202      	movs	r2, #2
 8006fdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006fe0:	e013      	b.n	800700a <HAL_TIM_IC_Start_IT+0x102>
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	2b04      	cmp	r3, #4
 8006fe6:	d104      	bne.n	8006ff2 <HAL_TIM_IC_Start_IT+0xea>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2202      	movs	r2, #2
 8006fec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ff0:	e00b      	b.n	800700a <HAL_TIM_IC_Start_IT+0x102>
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	2b08      	cmp	r3, #8
 8006ff6:	d104      	bne.n	8007002 <HAL_TIM_IC_Start_IT+0xfa>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2202      	movs	r2, #2
 8006ffc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007000:	e003      	b.n	800700a <HAL_TIM_IC_Start_IT+0x102>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2202      	movs	r2, #2
 8007006:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	2b0c      	cmp	r3, #12
 800700e:	d841      	bhi.n	8007094 <HAL_TIM_IC_Start_IT+0x18c>
 8007010:	a201      	add	r2, pc, #4	; (adr r2, 8007018 <HAL_TIM_IC_Start_IT+0x110>)
 8007012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007016:	bf00      	nop
 8007018:	0800704d 	.word	0x0800704d
 800701c:	08007095 	.word	0x08007095
 8007020:	08007095 	.word	0x08007095
 8007024:	08007095 	.word	0x08007095
 8007028:	0800705f 	.word	0x0800705f
 800702c:	08007095 	.word	0x08007095
 8007030:	08007095 	.word	0x08007095
 8007034:	08007095 	.word	0x08007095
 8007038:	08007071 	.word	0x08007071
 800703c:	08007095 	.word	0x08007095
 8007040:	08007095 	.word	0x08007095
 8007044:	08007095 	.word	0x08007095
 8007048:	08007083 	.word	0x08007083
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	68da      	ldr	r2, [r3, #12]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f042 0202 	orr.w	r2, r2, #2
 800705a:	60da      	str	r2, [r3, #12]
      break;
 800705c:	e01d      	b.n	800709a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	68da      	ldr	r2, [r3, #12]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f042 0204 	orr.w	r2, r2, #4
 800706c:	60da      	str	r2, [r3, #12]
      break;
 800706e:	e014      	b.n	800709a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	68da      	ldr	r2, [r3, #12]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f042 0208 	orr.w	r2, r2, #8
 800707e:	60da      	str	r2, [r3, #12]
      break;
 8007080:	e00b      	b.n	800709a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	68da      	ldr	r2, [r3, #12]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f042 0210 	orr.w	r2, r2, #16
 8007090:	60da      	str	r2, [r3, #12]
      break;
 8007092:	e002      	b.n	800709a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007094:	2301      	movs	r3, #1
 8007096:	73fb      	strb	r3, [r7, #15]
      break;
 8007098:	bf00      	nop
  }

  if (status == HAL_OK)
 800709a:	7bfb      	ldrb	r3, [r7, #15]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d148      	bne.n	8007132 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2201      	movs	r2, #1
 80070a6:	6839      	ldr	r1, [r7, #0]
 80070a8:	4618      	mov	r0, r3
 80070aa:	f000 fd82 	bl	8007bb2 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a22      	ldr	r2, [pc, #136]	; (800713c <HAL_TIM_IC_Start_IT+0x234>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d022      	beq.n	80070fe <HAL_TIM_IC_Start_IT+0x1f6>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070c0:	d01d      	beq.n	80070fe <HAL_TIM_IC_Start_IT+0x1f6>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a1e      	ldr	r2, [pc, #120]	; (8007140 <HAL_TIM_IC_Start_IT+0x238>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d018      	beq.n	80070fe <HAL_TIM_IC_Start_IT+0x1f6>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a1c      	ldr	r2, [pc, #112]	; (8007144 <HAL_TIM_IC_Start_IT+0x23c>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d013      	beq.n	80070fe <HAL_TIM_IC_Start_IT+0x1f6>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a1b      	ldr	r2, [pc, #108]	; (8007148 <HAL_TIM_IC_Start_IT+0x240>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d00e      	beq.n	80070fe <HAL_TIM_IC_Start_IT+0x1f6>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a19      	ldr	r2, [pc, #100]	; (800714c <HAL_TIM_IC_Start_IT+0x244>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d009      	beq.n	80070fe <HAL_TIM_IC_Start_IT+0x1f6>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a18      	ldr	r2, [pc, #96]	; (8007150 <HAL_TIM_IC_Start_IT+0x248>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d004      	beq.n	80070fe <HAL_TIM_IC_Start_IT+0x1f6>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a16      	ldr	r2, [pc, #88]	; (8007154 <HAL_TIM_IC_Start_IT+0x24c>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d111      	bne.n	8007122 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	f003 0307 	and.w	r3, r3, #7
 8007108:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	2b06      	cmp	r3, #6
 800710e:	d010      	beq.n	8007132 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	681a      	ldr	r2, [r3, #0]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f042 0201 	orr.w	r2, r2, #1
 800711e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007120:	e007      	b.n	8007132 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f042 0201 	orr.w	r2, r2, #1
 8007130:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007132:	7bfb      	ldrb	r3, [r7, #15]
}
 8007134:	4618      	mov	r0, r3
 8007136:	3710      	adds	r7, #16
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}
 800713c:	40010000 	.word	0x40010000
 8007140:	40000400 	.word	0x40000400
 8007144:	40000800 	.word	0x40000800
 8007148:	40000c00 	.word	0x40000c00
 800714c:	40010400 	.word	0x40010400
 8007150:	40014000 	.word	0x40014000
 8007154:	40001800 	.word	0x40001800

08007158 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	691b      	ldr	r3, [r3, #16]
 8007166:	f003 0302 	and.w	r3, r3, #2
 800716a:	2b02      	cmp	r3, #2
 800716c:	d122      	bne.n	80071b4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	f003 0302 	and.w	r3, r3, #2
 8007178:	2b02      	cmp	r3, #2
 800717a:	d11b      	bne.n	80071b4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f06f 0202 	mvn.w	r2, #2
 8007184:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2201      	movs	r2, #1
 800718a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	699b      	ldr	r3, [r3, #24]
 8007192:	f003 0303 	and.w	r3, r3, #3
 8007196:	2b00      	cmp	r3, #0
 8007198:	d003      	beq.n	80071a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f7f9 ffe4 	bl	8001168 <HAL_TIM_IC_CaptureCallback>
 80071a0:	e005      	b.n	80071ae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 fa0c 	bl	80075c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f000 fa13 	bl	80075d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2200      	movs	r2, #0
 80071b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	691b      	ldr	r3, [r3, #16]
 80071ba:	f003 0304 	and.w	r3, r3, #4
 80071be:	2b04      	cmp	r3, #4
 80071c0:	d122      	bne.n	8007208 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	68db      	ldr	r3, [r3, #12]
 80071c8:	f003 0304 	and.w	r3, r3, #4
 80071cc:	2b04      	cmp	r3, #4
 80071ce:	d11b      	bne.n	8007208 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f06f 0204 	mvn.w	r2, #4
 80071d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2202      	movs	r2, #2
 80071de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	699b      	ldr	r3, [r3, #24]
 80071e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d003      	beq.n	80071f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f7f9 ffba 	bl	8001168 <HAL_TIM_IC_CaptureCallback>
 80071f4:	e005      	b.n	8007202 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f000 f9e2 	bl	80075c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f000 f9e9 	bl	80075d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2200      	movs	r2, #0
 8007206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	691b      	ldr	r3, [r3, #16]
 800720e:	f003 0308 	and.w	r3, r3, #8
 8007212:	2b08      	cmp	r3, #8
 8007214:	d122      	bne.n	800725c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	f003 0308 	and.w	r3, r3, #8
 8007220:	2b08      	cmp	r3, #8
 8007222:	d11b      	bne.n	800725c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f06f 0208 	mvn.w	r2, #8
 800722c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2204      	movs	r2, #4
 8007232:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	69db      	ldr	r3, [r3, #28]
 800723a:	f003 0303 	and.w	r3, r3, #3
 800723e:	2b00      	cmp	r3, #0
 8007240:	d003      	beq.n	800724a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f7f9 ff90 	bl	8001168 <HAL_TIM_IC_CaptureCallback>
 8007248:	e005      	b.n	8007256 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f000 f9b8 	bl	80075c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 f9bf 	bl	80075d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2200      	movs	r2, #0
 800725a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	691b      	ldr	r3, [r3, #16]
 8007262:	f003 0310 	and.w	r3, r3, #16
 8007266:	2b10      	cmp	r3, #16
 8007268:	d122      	bne.n	80072b0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	68db      	ldr	r3, [r3, #12]
 8007270:	f003 0310 	and.w	r3, r3, #16
 8007274:	2b10      	cmp	r3, #16
 8007276:	d11b      	bne.n	80072b0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f06f 0210 	mvn.w	r2, #16
 8007280:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2208      	movs	r2, #8
 8007286:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	69db      	ldr	r3, [r3, #28]
 800728e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007292:	2b00      	cmp	r3, #0
 8007294:	d003      	beq.n	800729e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f7f9 ff66 	bl	8001168 <HAL_TIM_IC_CaptureCallback>
 800729c:	e005      	b.n	80072aa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f000 f98e 	bl	80075c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f000 f995 	bl	80075d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2200      	movs	r2, #0
 80072ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	691b      	ldr	r3, [r3, #16]
 80072b6:	f003 0301 	and.w	r3, r3, #1
 80072ba:	2b01      	cmp	r3, #1
 80072bc:	d10e      	bne.n	80072dc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	68db      	ldr	r3, [r3, #12]
 80072c4:	f003 0301 	and.w	r3, r3, #1
 80072c8:	2b01      	cmp	r3, #1
 80072ca:	d107      	bne.n	80072dc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f06f 0201 	mvn.w	r2, #1
 80072d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f000 f968 	bl	80075ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	691b      	ldr	r3, [r3, #16]
 80072e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072e6:	2b80      	cmp	r3, #128	; 0x80
 80072e8:	d10e      	bne.n	8007308 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072f4:	2b80      	cmp	r3, #128	; 0x80
 80072f6:	d107      	bne.n	8007308 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 fc84 	bl	8007c10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	691b      	ldr	r3, [r3, #16]
 800730e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007312:	2b40      	cmp	r3, #64	; 0x40
 8007314:	d10e      	bne.n	8007334 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	68db      	ldr	r3, [r3, #12]
 800731c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007320:	2b40      	cmp	r3, #64	; 0x40
 8007322:	d107      	bne.n	8007334 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800732c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 f95a 	bl	80075e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	f003 0320 	and.w	r3, r3, #32
 800733e:	2b20      	cmp	r3, #32
 8007340:	d10e      	bne.n	8007360 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	68db      	ldr	r3, [r3, #12]
 8007348:	f003 0320 	and.w	r3, r3, #32
 800734c:	2b20      	cmp	r3, #32
 800734e:	d107      	bne.n	8007360 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f06f 0220 	mvn.w	r2, #32
 8007358:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 fc4e 	bl	8007bfc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007360:	bf00      	nop
 8007362:	3708      	adds	r7, #8
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}

08007368 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b086      	sub	sp, #24
 800736c:	af00      	add	r7, sp, #0
 800736e:	60f8      	str	r0, [r7, #12]
 8007370:	60b9      	str	r1, [r7, #8]
 8007372:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007374:	2300      	movs	r3, #0
 8007376:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800737e:	2b01      	cmp	r3, #1
 8007380:	d101      	bne.n	8007386 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007382:	2302      	movs	r3, #2
 8007384:	e088      	b.n	8007498 <HAL_TIM_IC_ConfigChannel+0x130>
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2201      	movs	r2, #1
 800738a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d11b      	bne.n	80073cc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	6818      	ldr	r0, [r3, #0]
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	6819      	ldr	r1, [r3, #0]
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	685a      	ldr	r2, [r3, #4]
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	f000 fa5c 	bl	8007860 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	699a      	ldr	r2, [r3, #24]
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f022 020c 	bic.w	r2, r2, #12
 80073b6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	6999      	ldr	r1, [r3, #24]
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	689a      	ldr	r2, [r3, #8]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	430a      	orrs	r2, r1
 80073c8:	619a      	str	r2, [r3, #24]
 80073ca:	e060      	b.n	800748e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2b04      	cmp	r3, #4
 80073d0:	d11c      	bne.n	800740c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6818      	ldr	r0, [r3, #0]
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	6819      	ldr	r1, [r3, #0]
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	685a      	ldr	r2, [r3, #4]
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	68db      	ldr	r3, [r3, #12]
 80073e2:	f000 fae0 	bl	80079a6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	699a      	ldr	r2, [r3, #24]
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80073f4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	6999      	ldr	r1, [r3, #24]
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	021a      	lsls	r2, r3, #8
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	430a      	orrs	r2, r1
 8007408:	619a      	str	r2, [r3, #24]
 800740a:	e040      	b.n	800748e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2b08      	cmp	r3, #8
 8007410:	d11b      	bne.n	800744a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	6818      	ldr	r0, [r3, #0]
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	6819      	ldr	r1, [r3, #0]
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	685a      	ldr	r2, [r3, #4]
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	68db      	ldr	r3, [r3, #12]
 8007422:	f000 fb2d 	bl	8007a80 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	69da      	ldr	r2, [r3, #28]
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f022 020c 	bic.w	r2, r2, #12
 8007434:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	69d9      	ldr	r1, [r3, #28]
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	689a      	ldr	r2, [r3, #8]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	430a      	orrs	r2, r1
 8007446:	61da      	str	r2, [r3, #28]
 8007448:	e021      	b.n	800748e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2b0c      	cmp	r3, #12
 800744e:	d11c      	bne.n	800748a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	6818      	ldr	r0, [r3, #0]
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	6819      	ldr	r1, [r3, #0]
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	685a      	ldr	r2, [r3, #4]
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	68db      	ldr	r3, [r3, #12]
 8007460:	f000 fb4a 	bl	8007af8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	69da      	ldr	r2, [r3, #28]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007472:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	69d9      	ldr	r1, [r3, #28]
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	689b      	ldr	r3, [r3, #8]
 800747e:	021a      	lsls	r2, r3, #8
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	430a      	orrs	r2, r1
 8007486:	61da      	str	r2, [r3, #28]
 8007488:	e001      	b.n	800748e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800748a:	2301      	movs	r3, #1
 800748c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2200      	movs	r2, #0
 8007492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007496:	7dfb      	ldrb	r3, [r7, #23]
}
 8007498:	4618      	mov	r0, r3
 800749a:	3718      	adds	r7, #24
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b082      	sub	sp, #8
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d101      	bne.n	80074b8 <HAL_TIM_SlaveConfigSynchro+0x18>
 80074b4:	2302      	movs	r3, #2
 80074b6:	e031      	b.n	800751c <HAL_TIM_SlaveConfigSynchro+0x7c>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2202      	movs	r2, #2
 80074c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80074c8:	6839      	ldr	r1, [r7, #0]
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 f936 	bl	800773c <TIM_SlaveTimer_SetConfig>
 80074d0:	4603      	mov	r3, r0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d009      	beq.n	80074ea <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2201      	movs	r2, #1
 80074da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2200      	movs	r2, #0
 80074e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	e018      	b.n	800751c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	68da      	ldr	r2, [r3, #12]
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074f8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	68da      	ldr	r2, [r3, #12]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007508:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2201      	movs	r2, #1
 800750e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2200      	movs	r2, #0
 8007516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800751a:	2300      	movs	r3, #0
}
 800751c:	4618      	mov	r0, r3
 800751e:	3708      	adds	r7, #8
 8007520:	46bd      	mov	sp, r7
 8007522:	bd80      	pop	{r7, pc}

08007524 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007524:	b480      	push	{r7}
 8007526:	b085      	sub	sp, #20
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
 800752c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800752e:	2300      	movs	r3, #0
 8007530:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	2b0c      	cmp	r3, #12
 8007536:	d831      	bhi.n	800759c <HAL_TIM_ReadCapturedValue+0x78>
 8007538:	a201      	add	r2, pc, #4	; (adr r2, 8007540 <HAL_TIM_ReadCapturedValue+0x1c>)
 800753a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800753e:	bf00      	nop
 8007540:	08007575 	.word	0x08007575
 8007544:	0800759d 	.word	0x0800759d
 8007548:	0800759d 	.word	0x0800759d
 800754c:	0800759d 	.word	0x0800759d
 8007550:	0800757f 	.word	0x0800757f
 8007554:	0800759d 	.word	0x0800759d
 8007558:	0800759d 	.word	0x0800759d
 800755c:	0800759d 	.word	0x0800759d
 8007560:	08007589 	.word	0x08007589
 8007564:	0800759d 	.word	0x0800759d
 8007568:	0800759d 	.word	0x0800759d
 800756c:	0800759d 	.word	0x0800759d
 8007570:	08007593 	.word	0x08007593
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800757a:	60fb      	str	r3, [r7, #12]

      break;
 800757c:	e00f      	b.n	800759e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007584:	60fb      	str	r3, [r7, #12]

      break;
 8007586:	e00a      	b.n	800759e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800758e:	60fb      	str	r3, [r7, #12]

      break;
 8007590:	e005      	b.n	800759e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007598:	60fb      	str	r3, [r7, #12]

      break;
 800759a:	e000      	b.n	800759e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800759c:	bf00      	nop
  }

  return tmpreg;
 800759e:	68fb      	ldr	r3, [r7, #12]
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3714      	adds	r7, #20
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr

080075ac <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b083      	sub	sp, #12
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80075b4:	bf00      	nop
 80075b6:	370c      	adds	r7, #12
 80075b8:	46bd      	mov	sp, r7
 80075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075be:	4770      	bx	lr

080075c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b083      	sub	sp, #12
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80075c8:	bf00      	nop
 80075ca:	370c      	adds	r7, #12
 80075cc:	46bd      	mov	sp, r7
 80075ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d2:	4770      	bx	lr

080075d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b083      	sub	sp, #12
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80075dc:	bf00      	nop
 80075de:	370c      	adds	r7, #12
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr

080075e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80075e8:	b480      	push	{r7}
 80075ea:	b083      	sub	sp, #12
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80075f0:	bf00      	nop
 80075f2:	370c      	adds	r7, #12
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b085      	sub	sp, #20
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	4a40      	ldr	r2, [pc, #256]	; (8007710 <TIM_Base_SetConfig+0x114>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d013      	beq.n	800763c <TIM_Base_SetConfig+0x40>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800761a:	d00f      	beq.n	800763c <TIM_Base_SetConfig+0x40>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	4a3d      	ldr	r2, [pc, #244]	; (8007714 <TIM_Base_SetConfig+0x118>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d00b      	beq.n	800763c <TIM_Base_SetConfig+0x40>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	4a3c      	ldr	r2, [pc, #240]	; (8007718 <TIM_Base_SetConfig+0x11c>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d007      	beq.n	800763c <TIM_Base_SetConfig+0x40>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	4a3b      	ldr	r2, [pc, #236]	; (800771c <TIM_Base_SetConfig+0x120>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d003      	beq.n	800763c <TIM_Base_SetConfig+0x40>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	4a3a      	ldr	r2, [pc, #232]	; (8007720 <TIM_Base_SetConfig+0x124>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d108      	bne.n	800764e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007642:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	685b      	ldr	r3, [r3, #4]
 8007648:	68fa      	ldr	r2, [r7, #12]
 800764a:	4313      	orrs	r3, r2
 800764c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	4a2f      	ldr	r2, [pc, #188]	; (8007710 <TIM_Base_SetConfig+0x114>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d02b      	beq.n	80076ae <TIM_Base_SetConfig+0xb2>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800765c:	d027      	beq.n	80076ae <TIM_Base_SetConfig+0xb2>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	4a2c      	ldr	r2, [pc, #176]	; (8007714 <TIM_Base_SetConfig+0x118>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d023      	beq.n	80076ae <TIM_Base_SetConfig+0xb2>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	4a2b      	ldr	r2, [pc, #172]	; (8007718 <TIM_Base_SetConfig+0x11c>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d01f      	beq.n	80076ae <TIM_Base_SetConfig+0xb2>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	4a2a      	ldr	r2, [pc, #168]	; (800771c <TIM_Base_SetConfig+0x120>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d01b      	beq.n	80076ae <TIM_Base_SetConfig+0xb2>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	4a29      	ldr	r2, [pc, #164]	; (8007720 <TIM_Base_SetConfig+0x124>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d017      	beq.n	80076ae <TIM_Base_SetConfig+0xb2>
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	4a28      	ldr	r2, [pc, #160]	; (8007724 <TIM_Base_SetConfig+0x128>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d013      	beq.n	80076ae <TIM_Base_SetConfig+0xb2>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	4a27      	ldr	r2, [pc, #156]	; (8007728 <TIM_Base_SetConfig+0x12c>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d00f      	beq.n	80076ae <TIM_Base_SetConfig+0xb2>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	4a26      	ldr	r2, [pc, #152]	; (800772c <TIM_Base_SetConfig+0x130>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d00b      	beq.n	80076ae <TIM_Base_SetConfig+0xb2>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	4a25      	ldr	r2, [pc, #148]	; (8007730 <TIM_Base_SetConfig+0x134>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d007      	beq.n	80076ae <TIM_Base_SetConfig+0xb2>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	4a24      	ldr	r2, [pc, #144]	; (8007734 <TIM_Base_SetConfig+0x138>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d003      	beq.n	80076ae <TIM_Base_SetConfig+0xb2>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	4a23      	ldr	r2, [pc, #140]	; (8007738 <TIM_Base_SetConfig+0x13c>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d108      	bne.n	80076c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	68db      	ldr	r3, [r3, #12]
 80076ba:	68fa      	ldr	r2, [r7, #12]
 80076bc:	4313      	orrs	r3, r2
 80076be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	695b      	ldr	r3, [r3, #20]
 80076ca:	4313      	orrs	r3, r2
 80076cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	68fa      	ldr	r2, [r7, #12]
 80076d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	689a      	ldr	r2, [r3, #8]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	681a      	ldr	r2, [r3, #0]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	4a0a      	ldr	r2, [pc, #40]	; (8007710 <TIM_Base_SetConfig+0x114>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d003      	beq.n	80076f4 <TIM_Base_SetConfig+0xf8>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	4a0c      	ldr	r2, [pc, #48]	; (8007720 <TIM_Base_SetConfig+0x124>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d103      	bne.n	80076fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	691a      	ldr	r2, [r3, #16]
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2201      	movs	r2, #1
 8007700:	615a      	str	r2, [r3, #20]
}
 8007702:	bf00      	nop
 8007704:	3714      	adds	r7, #20
 8007706:	46bd      	mov	sp, r7
 8007708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770c:	4770      	bx	lr
 800770e:	bf00      	nop
 8007710:	40010000 	.word	0x40010000
 8007714:	40000400 	.word	0x40000400
 8007718:	40000800 	.word	0x40000800
 800771c:	40000c00 	.word	0x40000c00
 8007720:	40010400 	.word	0x40010400
 8007724:	40014000 	.word	0x40014000
 8007728:	40014400 	.word	0x40014400
 800772c:	40014800 	.word	0x40014800
 8007730:	40001800 	.word	0x40001800
 8007734:	40001c00 	.word	0x40001c00
 8007738:	40002000 	.word	0x40002000

0800773c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b086      	sub	sp, #24
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007746:	2300      	movs	r3, #0
 8007748:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007758:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	693a      	ldr	r2, [r7, #16]
 8007760:	4313      	orrs	r3, r2
 8007762:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	f023 0307 	bic.w	r3, r3, #7
 800776a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	693a      	ldr	r2, [r7, #16]
 8007772:	4313      	orrs	r3, r2
 8007774:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	693a      	ldr	r2, [r7, #16]
 800777c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	2b70      	cmp	r3, #112	; 0x70
 8007784:	d01a      	beq.n	80077bc <TIM_SlaveTimer_SetConfig+0x80>
 8007786:	2b70      	cmp	r3, #112	; 0x70
 8007788:	d860      	bhi.n	800784c <TIM_SlaveTimer_SetConfig+0x110>
 800778a:	2b60      	cmp	r3, #96	; 0x60
 800778c:	d054      	beq.n	8007838 <TIM_SlaveTimer_SetConfig+0xfc>
 800778e:	2b60      	cmp	r3, #96	; 0x60
 8007790:	d85c      	bhi.n	800784c <TIM_SlaveTimer_SetConfig+0x110>
 8007792:	2b50      	cmp	r3, #80	; 0x50
 8007794:	d046      	beq.n	8007824 <TIM_SlaveTimer_SetConfig+0xe8>
 8007796:	2b50      	cmp	r3, #80	; 0x50
 8007798:	d858      	bhi.n	800784c <TIM_SlaveTimer_SetConfig+0x110>
 800779a:	2b40      	cmp	r3, #64	; 0x40
 800779c:	d019      	beq.n	80077d2 <TIM_SlaveTimer_SetConfig+0x96>
 800779e:	2b40      	cmp	r3, #64	; 0x40
 80077a0:	d854      	bhi.n	800784c <TIM_SlaveTimer_SetConfig+0x110>
 80077a2:	2b30      	cmp	r3, #48	; 0x30
 80077a4:	d055      	beq.n	8007852 <TIM_SlaveTimer_SetConfig+0x116>
 80077a6:	2b30      	cmp	r3, #48	; 0x30
 80077a8:	d850      	bhi.n	800784c <TIM_SlaveTimer_SetConfig+0x110>
 80077aa:	2b20      	cmp	r3, #32
 80077ac:	d051      	beq.n	8007852 <TIM_SlaveTimer_SetConfig+0x116>
 80077ae:	2b20      	cmp	r3, #32
 80077b0:	d84c      	bhi.n	800784c <TIM_SlaveTimer_SetConfig+0x110>
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d04d      	beq.n	8007852 <TIM_SlaveTimer_SetConfig+0x116>
 80077b6:	2b10      	cmp	r3, #16
 80077b8:	d04b      	beq.n	8007852 <TIM_SlaveTimer_SetConfig+0x116>
 80077ba:	e047      	b.n	800784c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6818      	ldr	r0, [r3, #0]
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	68d9      	ldr	r1, [r3, #12]
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	689a      	ldr	r2, [r3, #8]
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	691b      	ldr	r3, [r3, #16]
 80077cc:	f000 f9d1 	bl	8007b72 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80077d0:	e040      	b.n	8007854 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	2b05      	cmp	r3, #5
 80077d8:	d101      	bne.n	80077de <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80077da:	2301      	movs	r3, #1
 80077dc:	e03b      	b.n	8007856 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	6a1b      	ldr	r3, [r3, #32]
 80077e4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	6a1a      	ldr	r2, [r3, #32]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f022 0201 	bic.w	r2, r2, #1
 80077f4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	699b      	ldr	r3, [r3, #24]
 80077fc:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007804:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	691b      	ldr	r3, [r3, #16]
 800780a:	011b      	lsls	r3, r3, #4
 800780c:	68ba      	ldr	r2, [r7, #8]
 800780e:	4313      	orrs	r3, r2
 8007810:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	68ba      	ldr	r2, [r7, #8]
 8007818:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	68fa      	ldr	r2, [r7, #12]
 8007820:	621a      	str	r2, [r3, #32]
      break;
 8007822:	e017      	b.n	8007854 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6818      	ldr	r0, [r3, #0]
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	6899      	ldr	r1, [r3, #8]
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	691b      	ldr	r3, [r3, #16]
 8007830:	461a      	mov	r2, r3
 8007832:	f000 f889 	bl	8007948 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8007836:	e00d      	b.n	8007854 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6818      	ldr	r0, [r3, #0]
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	6899      	ldr	r1, [r3, #8]
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	691b      	ldr	r3, [r3, #16]
 8007844:	461a      	mov	r2, r3
 8007846:	f000 f8eb 	bl	8007a20 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800784a:	e003      	b.n	8007854 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	75fb      	strb	r3, [r7, #23]
      break;
 8007850:	e000      	b.n	8007854 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8007852:	bf00      	nop
  }

  return status;
 8007854:	7dfb      	ldrb	r3, [r7, #23]
}
 8007856:	4618      	mov	r0, r3
 8007858:	3718      	adds	r7, #24
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}
	...

08007860 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007860:	b480      	push	{r7}
 8007862:	b087      	sub	sp, #28
 8007864:	af00      	add	r7, sp, #0
 8007866:	60f8      	str	r0, [r7, #12]
 8007868:	60b9      	str	r1, [r7, #8]
 800786a:	607a      	str	r2, [r7, #4]
 800786c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	f023 0201 	bic.w	r2, r3, #1
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	699b      	ldr	r3, [r3, #24]
 800787e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	6a1b      	ldr	r3, [r3, #32]
 8007884:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	4a28      	ldr	r2, [pc, #160]	; (800792c <TIM_TI1_SetConfig+0xcc>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d01b      	beq.n	80078c6 <TIM_TI1_SetConfig+0x66>
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007894:	d017      	beq.n	80078c6 <TIM_TI1_SetConfig+0x66>
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	4a25      	ldr	r2, [pc, #148]	; (8007930 <TIM_TI1_SetConfig+0xd0>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d013      	beq.n	80078c6 <TIM_TI1_SetConfig+0x66>
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	4a24      	ldr	r2, [pc, #144]	; (8007934 <TIM_TI1_SetConfig+0xd4>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d00f      	beq.n	80078c6 <TIM_TI1_SetConfig+0x66>
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	4a23      	ldr	r2, [pc, #140]	; (8007938 <TIM_TI1_SetConfig+0xd8>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d00b      	beq.n	80078c6 <TIM_TI1_SetConfig+0x66>
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	4a22      	ldr	r2, [pc, #136]	; (800793c <TIM_TI1_SetConfig+0xdc>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d007      	beq.n	80078c6 <TIM_TI1_SetConfig+0x66>
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	4a21      	ldr	r2, [pc, #132]	; (8007940 <TIM_TI1_SetConfig+0xe0>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d003      	beq.n	80078c6 <TIM_TI1_SetConfig+0x66>
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	4a20      	ldr	r2, [pc, #128]	; (8007944 <TIM_TI1_SetConfig+0xe4>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d101      	bne.n	80078ca <TIM_TI1_SetConfig+0x6a>
 80078c6:	2301      	movs	r3, #1
 80078c8:	e000      	b.n	80078cc <TIM_TI1_SetConfig+0x6c>
 80078ca:	2300      	movs	r3, #0
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d008      	beq.n	80078e2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	f023 0303 	bic.w	r3, r3, #3
 80078d6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80078d8:	697a      	ldr	r2, [r7, #20]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	4313      	orrs	r3, r2
 80078de:	617b      	str	r3, [r7, #20]
 80078e0:	e003      	b.n	80078ea <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	f043 0301 	orr.w	r3, r3, #1
 80078e8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80078f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	011b      	lsls	r3, r3, #4
 80078f6:	b2db      	uxtb	r3, r3
 80078f8:	697a      	ldr	r2, [r7, #20]
 80078fa:	4313      	orrs	r3, r2
 80078fc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	f023 030a 	bic.w	r3, r3, #10
 8007904:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	f003 030a 	and.w	r3, r3, #10
 800790c:	693a      	ldr	r2, [r7, #16]
 800790e:	4313      	orrs	r3, r2
 8007910:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	697a      	ldr	r2, [r7, #20]
 8007916:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	693a      	ldr	r2, [r7, #16]
 800791c:	621a      	str	r2, [r3, #32]
}
 800791e:	bf00      	nop
 8007920:	371c      	adds	r7, #28
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr
 800792a:	bf00      	nop
 800792c:	40010000 	.word	0x40010000
 8007930:	40000400 	.word	0x40000400
 8007934:	40000800 	.word	0x40000800
 8007938:	40000c00 	.word	0x40000c00
 800793c:	40010400 	.word	0x40010400
 8007940:	40014000 	.word	0x40014000
 8007944:	40001800 	.word	0x40001800

08007948 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007948:	b480      	push	{r7}
 800794a:	b087      	sub	sp, #28
 800794c:	af00      	add	r7, sp, #0
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	60b9      	str	r1, [r7, #8]
 8007952:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	6a1b      	ldr	r3, [r3, #32]
 8007958:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	6a1b      	ldr	r3, [r3, #32]
 800795e:	f023 0201 	bic.w	r2, r3, #1
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	699b      	ldr	r3, [r3, #24]
 800796a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007972:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	011b      	lsls	r3, r3, #4
 8007978:	693a      	ldr	r2, [r7, #16]
 800797a:	4313      	orrs	r3, r2
 800797c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	f023 030a 	bic.w	r3, r3, #10
 8007984:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007986:	697a      	ldr	r2, [r7, #20]
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	4313      	orrs	r3, r2
 800798c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	693a      	ldr	r2, [r7, #16]
 8007992:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	697a      	ldr	r2, [r7, #20]
 8007998:	621a      	str	r2, [r3, #32]
}
 800799a:	bf00      	nop
 800799c:	371c      	adds	r7, #28
 800799e:	46bd      	mov	sp, r7
 80079a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a4:	4770      	bx	lr

080079a6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80079a6:	b480      	push	{r7}
 80079a8:	b087      	sub	sp, #28
 80079aa:	af00      	add	r7, sp, #0
 80079ac:	60f8      	str	r0, [r7, #12]
 80079ae:	60b9      	str	r1, [r7, #8]
 80079b0:	607a      	str	r2, [r7, #4]
 80079b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	6a1b      	ldr	r3, [r3, #32]
 80079b8:	f023 0210 	bic.w	r2, r3, #16
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	699b      	ldr	r3, [r3, #24]
 80079c4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	6a1b      	ldr	r3, [r3, #32]
 80079ca:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079d2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	021b      	lsls	r3, r3, #8
 80079d8:	697a      	ldr	r2, [r7, #20]
 80079da:	4313      	orrs	r3, r2
 80079dc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80079e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	031b      	lsls	r3, r3, #12
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	697a      	ldr	r2, [r7, #20]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80079f8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	011b      	lsls	r3, r3, #4
 80079fe:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007a02:	693a      	ldr	r2, [r7, #16]
 8007a04:	4313      	orrs	r3, r2
 8007a06:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	697a      	ldr	r2, [r7, #20]
 8007a0c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	693a      	ldr	r2, [r7, #16]
 8007a12:	621a      	str	r2, [r3, #32]
}
 8007a14:	bf00      	nop
 8007a16:	371c      	adds	r7, #28
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr

08007a20 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b087      	sub	sp, #28
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	60f8      	str	r0, [r7, #12]
 8007a28:	60b9      	str	r1, [r7, #8]
 8007a2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	6a1b      	ldr	r3, [r3, #32]
 8007a30:	f023 0210 	bic.w	r2, r3, #16
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	699b      	ldr	r3, [r3, #24]
 8007a3c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6a1b      	ldr	r3, [r3, #32]
 8007a42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a44:	697b      	ldr	r3, [r7, #20]
 8007a46:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a4a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	031b      	lsls	r3, r3, #12
 8007a50:	697a      	ldr	r2, [r7, #20]
 8007a52:	4313      	orrs	r3, r2
 8007a54:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a5c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	011b      	lsls	r3, r3, #4
 8007a62:	693a      	ldr	r2, [r7, #16]
 8007a64:	4313      	orrs	r3, r2
 8007a66:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	697a      	ldr	r2, [r7, #20]
 8007a6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	693a      	ldr	r2, [r7, #16]
 8007a72:	621a      	str	r2, [r3, #32]
}
 8007a74:	bf00      	nop
 8007a76:	371c      	adds	r7, #28
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b087      	sub	sp, #28
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	60f8      	str	r0, [r7, #12]
 8007a88:	60b9      	str	r1, [r7, #8]
 8007a8a:	607a      	str	r2, [r7, #4]
 8007a8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	6a1b      	ldr	r3, [r3, #32]
 8007a92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	69db      	ldr	r3, [r3, #28]
 8007a9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	6a1b      	ldr	r3, [r3, #32]
 8007aa4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	f023 0303 	bic.w	r3, r3, #3
 8007aac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007aae:	697a      	ldr	r2, [r7, #20]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007abc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	011b      	lsls	r3, r3, #4
 8007ac2:	b2db      	uxtb	r3, r3
 8007ac4:	697a      	ldr	r2, [r7, #20]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007aca:	693b      	ldr	r3, [r7, #16]
 8007acc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007ad0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	021b      	lsls	r3, r3, #8
 8007ad6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007ada:	693a      	ldr	r2, [r7, #16]
 8007adc:	4313      	orrs	r3, r2
 8007ade:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	697a      	ldr	r2, [r7, #20]
 8007ae4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	693a      	ldr	r2, [r7, #16]
 8007aea:	621a      	str	r2, [r3, #32]
}
 8007aec:	bf00      	nop
 8007aee:	371c      	adds	r7, #28
 8007af0:	46bd      	mov	sp, r7
 8007af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af6:	4770      	bx	lr

08007af8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b087      	sub	sp, #28
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	60f8      	str	r0, [r7, #12]
 8007b00:	60b9      	str	r1, [r7, #8]
 8007b02:	607a      	str	r2, [r7, #4]
 8007b04:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	6a1b      	ldr	r3, [r3, #32]
 8007b0a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	69db      	ldr	r3, [r3, #28]
 8007b16:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	6a1b      	ldr	r3, [r3, #32]
 8007b1c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b24:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	021b      	lsls	r3, r3, #8
 8007b2a:	697a      	ldr	r2, [r7, #20]
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007b36:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	031b      	lsls	r3, r3, #12
 8007b3c:	b29b      	uxth	r3, r3
 8007b3e:	697a      	ldr	r2, [r7, #20]
 8007b40:	4313      	orrs	r3, r2
 8007b42:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007b4a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	031b      	lsls	r3, r3, #12
 8007b50:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007b54:	693a      	ldr	r2, [r7, #16]
 8007b56:	4313      	orrs	r3, r2
 8007b58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	697a      	ldr	r2, [r7, #20]
 8007b5e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	693a      	ldr	r2, [r7, #16]
 8007b64:	621a      	str	r2, [r3, #32]
}
 8007b66:	bf00      	nop
 8007b68:	371c      	adds	r7, #28
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b70:	4770      	bx	lr

08007b72 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b72:	b480      	push	{r7}
 8007b74:	b087      	sub	sp, #28
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	60f8      	str	r0, [r7, #12]
 8007b7a:	60b9      	str	r1, [r7, #8]
 8007b7c:	607a      	str	r2, [r7, #4]
 8007b7e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b8c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	021a      	lsls	r2, r3, #8
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	431a      	orrs	r2, r3
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	697a      	ldr	r2, [r7, #20]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	697a      	ldr	r2, [r7, #20]
 8007ba4:	609a      	str	r2, [r3, #8]
}
 8007ba6:	bf00      	nop
 8007ba8:	371c      	adds	r7, #28
 8007baa:	46bd      	mov	sp, r7
 8007bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb0:	4770      	bx	lr

08007bb2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007bb2:	b480      	push	{r7}
 8007bb4:	b087      	sub	sp, #28
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	60f8      	str	r0, [r7, #12]
 8007bba:	60b9      	str	r1, [r7, #8]
 8007bbc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	f003 031f 	and.w	r3, r3, #31
 8007bc4:	2201      	movs	r2, #1
 8007bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8007bca:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	6a1a      	ldr	r2, [r3, #32]
 8007bd0:	697b      	ldr	r3, [r7, #20]
 8007bd2:	43db      	mvns	r3, r3
 8007bd4:	401a      	ands	r2, r3
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	6a1a      	ldr	r2, [r3, #32]
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	f003 031f 	and.w	r3, r3, #31
 8007be4:	6879      	ldr	r1, [r7, #4]
 8007be6:	fa01 f303 	lsl.w	r3, r1, r3
 8007bea:	431a      	orrs	r2, r3
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	621a      	str	r2, [r3, #32]
}
 8007bf0:	bf00      	nop
 8007bf2:	371c      	adds	r7, #28
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr

08007bfc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c04:	bf00      	nop
 8007c06:	370c      	adds	r7, #12
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr

08007c10 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b083      	sub	sp, #12
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c18:	bf00      	nop
 8007c1a:	370c      	adds	r7, #12
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b082      	sub	sp, #8
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d101      	bne.n	8007c36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c32:	2301      	movs	r3, #1
 8007c34:	e03f      	b.n	8007cb6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d106      	bne.n	8007c50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2200      	movs	r2, #0
 8007c46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f7fa f92e 	bl	8001eac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2224      	movs	r2, #36	; 0x24
 8007c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	68da      	ldr	r2, [r3, #12]
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007c66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f000 f929 	bl	8007ec0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	691a      	ldr	r2, [r3, #16]
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007c7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	695a      	ldr	r2, [r3, #20]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007c8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	68da      	ldr	r2, [r3, #12]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007c9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2220      	movs	r2, #32
 8007ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2220      	movs	r2, #32
 8007cb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007cb4:	2300      	movs	r3, #0
}
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	3708      	adds	r7, #8
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	bd80      	pop	{r7, pc}

08007cbe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007cbe:	b580      	push	{r7, lr}
 8007cc0:	b08a      	sub	sp, #40	; 0x28
 8007cc2:	af02      	add	r7, sp, #8
 8007cc4:	60f8      	str	r0, [r7, #12]
 8007cc6:	60b9      	str	r1, [r7, #8]
 8007cc8:	603b      	str	r3, [r7, #0]
 8007cca:	4613      	mov	r3, r2
 8007ccc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cd8:	b2db      	uxtb	r3, r3
 8007cda:	2b20      	cmp	r3, #32
 8007cdc:	d17c      	bne.n	8007dd8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d002      	beq.n	8007cea <HAL_UART_Transmit+0x2c>
 8007ce4:	88fb      	ldrh	r3, [r7, #6]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d101      	bne.n	8007cee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007cea:	2301      	movs	r3, #1
 8007cec:	e075      	b.n	8007dda <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d101      	bne.n	8007cfc <HAL_UART_Transmit+0x3e>
 8007cf8:	2302      	movs	r3, #2
 8007cfa:	e06e      	b.n	8007dda <HAL_UART_Transmit+0x11c>
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	2200      	movs	r2, #0
 8007d08:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2221      	movs	r2, #33	; 0x21
 8007d0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d12:	f7fa fe4f 	bl	80029b4 <HAL_GetTick>
 8007d16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	88fa      	ldrh	r2, [r7, #6]
 8007d1c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	88fa      	ldrh	r2, [r7, #6]
 8007d22:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	689b      	ldr	r3, [r3, #8]
 8007d28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d2c:	d108      	bne.n	8007d40 <HAL_UART_Transmit+0x82>
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	691b      	ldr	r3, [r3, #16]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d104      	bne.n	8007d40 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007d36:	2300      	movs	r3, #0
 8007d38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	61bb      	str	r3, [r7, #24]
 8007d3e:	e003      	b.n	8007d48 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d44:	2300      	movs	r3, #0
 8007d46:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007d50:	e02a      	b.n	8007da8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	9300      	str	r3, [sp, #0]
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	2180      	movs	r1, #128	; 0x80
 8007d5c:	68f8      	ldr	r0, [r7, #12]
 8007d5e:	f000 f840 	bl	8007de2 <UART_WaitOnFlagUntilTimeout>
 8007d62:	4603      	mov	r3, r0
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d001      	beq.n	8007d6c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007d68:	2303      	movs	r3, #3
 8007d6a:	e036      	b.n	8007dda <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007d6c:	69fb      	ldr	r3, [r7, #28]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d10b      	bne.n	8007d8a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007d72:	69bb      	ldr	r3, [r7, #24]
 8007d74:	881b      	ldrh	r3, [r3, #0]
 8007d76:	461a      	mov	r2, r3
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d80:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007d82:	69bb      	ldr	r3, [r7, #24]
 8007d84:	3302      	adds	r3, #2
 8007d86:	61bb      	str	r3, [r7, #24]
 8007d88:	e007      	b.n	8007d9a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007d8a:	69fb      	ldr	r3, [r7, #28]
 8007d8c:	781a      	ldrb	r2, [r3, #0]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007d94:	69fb      	ldr	r3, [r7, #28]
 8007d96:	3301      	adds	r3, #1
 8007d98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007d9e:	b29b      	uxth	r3, r3
 8007da0:	3b01      	subs	r3, #1
 8007da2:	b29a      	uxth	r2, r3
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007dac:	b29b      	uxth	r3, r3
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d1cf      	bne.n	8007d52 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	9300      	str	r3, [sp, #0]
 8007db6:	697b      	ldr	r3, [r7, #20]
 8007db8:	2200      	movs	r2, #0
 8007dba:	2140      	movs	r1, #64	; 0x40
 8007dbc:	68f8      	ldr	r0, [r7, #12]
 8007dbe:	f000 f810 	bl	8007de2 <UART_WaitOnFlagUntilTimeout>
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d001      	beq.n	8007dcc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007dc8:	2303      	movs	r3, #3
 8007dca:	e006      	b.n	8007dda <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2220      	movs	r2, #32
 8007dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	e000      	b.n	8007dda <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007dd8:	2302      	movs	r3, #2
  }
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3720      	adds	r7, #32
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}

08007de2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007de2:	b580      	push	{r7, lr}
 8007de4:	b090      	sub	sp, #64	; 0x40
 8007de6:	af00      	add	r7, sp, #0
 8007de8:	60f8      	str	r0, [r7, #12]
 8007dea:	60b9      	str	r1, [r7, #8]
 8007dec:	603b      	str	r3, [r7, #0]
 8007dee:	4613      	mov	r3, r2
 8007df0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007df2:	e050      	b.n	8007e96 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007df4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dfa:	d04c      	beq.n	8007e96 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007dfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d007      	beq.n	8007e12 <UART_WaitOnFlagUntilTimeout+0x30>
 8007e02:	f7fa fdd7 	bl	80029b4 <HAL_GetTick>
 8007e06:	4602      	mov	r2, r0
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	1ad3      	subs	r3, r2, r3
 8007e0c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e0e:	429a      	cmp	r2, r3
 8007e10:	d241      	bcs.n	8007e96 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	330c      	adds	r3, #12
 8007e18:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e1c:	e853 3f00 	ldrex	r3, [r3]
 8007e20:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e24:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007e28:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	330c      	adds	r3, #12
 8007e30:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007e32:	637a      	str	r2, [r7, #52]	; 0x34
 8007e34:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e36:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007e38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007e3a:	e841 2300 	strex	r3, r2, [r1]
 8007e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d1e5      	bne.n	8007e12 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	3314      	adds	r3, #20
 8007e4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	e853 3f00 	ldrex	r3, [r3]
 8007e54:	613b      	str	r3, [r7, #16]
   return(result);
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	f023 0301 	bic.w	r3, r3, #1
 8007e5c:	63bb      	str	r3, [r7, #56]	; 0x38
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	3314      	adds	r3, #20
 8007e64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e66:	623a      	str	r2, [r7, #32]
 8007e68:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e6a:	69f9      	ldr	r1, [r7, #28]
 8007e6c:	6a3a      	ldr	r2, [r7, #32]
 8007e6e:	e841 2300 	strex	r3, r2, [r1]
 8007e72:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e74:	69bb      	ldr	r3, [r7, #24]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d1e5      	bne.n	8007e46 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	2220      	movs	r2, #32
 8007e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2220      	movs	r2, #32
 8007e86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007e92:	2303      	movs	r3, #3
 8007e94:	e00f      	b.n	8007eb6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	681a      	ldr	r2, [r3, #0]
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	4013      	ands	r3, r2
 8007ea0:	68ba      	ldr	r2, [r7, #8]
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	bf0c      	ite	eq
 8007ea6:	2301      	moveq	r3, #1
 8007ea8:	2300      	movne	r3, #0
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	461a      	mov	r2, r3
 8007eae:	79fb      	ldrb	r3, [r7, #7]
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d09f      	beq.n	8007df4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007eb4:	2300      	movs	r3, #0
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3740      	adds	r7, #64	; 0x40
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}
	...

08007ec0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ec0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ec4:	b0c0      	sub	sp, #256	; 0x100
 8007ec6:	af00      	add	r7, sp, #0
 8007ec8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	691b      	ldr	r3, [r3, #16]
 8007ed4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007edc:	68d9      	ldr	r1, [r3, #12]
 8007ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ee2:	681a      	ldr	r2, [r3, #0]
 8007ee4:	ea40 0301 	orr.w	r3, r0, r1
 8007ee8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eee:	689a      	ldr	r2, [r3, #8]
 8007ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ef4:	691b      	ldr	r3, [r3, #16]
 8007ef6:	431a      	orrs	r2, r3
 8007ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007efc:	695b      	ldr	r3, [r3, #20]
 8007efe:	431a      	orrs	r2, r3
 8007f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f04:	69db      	ldr	r3, [r3, #28]
 8007f06:	4313      	orrs	r3, r2
 8007f08:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	68db      	ldr	r3, [r3, #12]
 8007f14:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007f18:	f021 010c 	bic.w	r1, r1, #12
 8007f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f20:	681a      	ldr	r2, [r3, #0]
 8007f22:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007f26:	430b      	orrs	r3, r1
 8007f28:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	695b      	ldr	r3, [r3, #20]
 8007f32:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f3a:	6999      	ldr	r1, [r3, #24]
 8007f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f40:	681a      	ldr	r2, [r3, #0]
 8007f42:	ea40 0301 	orr.w	r3, r0, r1
 8007f46:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f4c:	681a      	ldr	r2, [r3, #0]
 8007f4e:	4b8f      	ldr	r3, [pc, #572]	; (800818c <UART_SetConfig+0x2cc>)
 8007f50:	429a      	cmp	r2, r3
 8007f52:	d005      	beq.n	8007f60 <UART_SetConfig+0xa0>
 8007f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f58:	681a      	ldr	r2, [r3, #0]
 8007f5a:	4b8d      	ldr	r3, [pc, #564]	; (8008190 <UART_SetConfig+0x2d0>)
 8007f5c:	429a      	cmp	r2, r3
 8007f5e:	d104      	bne.n	8007f6a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007f60:	f7fe f8a8 	bl	80060b4 <HAL_RCC_GetPCLK2Freq>
 8007f64:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007f68:	e003      	b.n	8007f72 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007f6a:	f7fe f88f 	bl	800608c <HAL_RCC_GetPCLK1Freq>
 8007f6e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f76:	69db      	ldr	r3, [r3, #28]
 8007f78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f7c:	f040 810c 	bne.w	8008198 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007f80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f84:	2200      	movs	r2, #0
 8007f86:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007f8a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007f8e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007f92:	4622      	mov	r2, r4
 8007f94:	462b      	mov	r3, r5
 8007f96:	1891      	adds	r1, r2, r2
 8007f98:	65b9      	str	r1, [r7, #88]	; 0x58
 8007f9a:	415b      	adcs	r3, r3
 8007f9c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f9e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007fa2:	4621      	mov	r1, r4
 8007fa4:	eb12 0801 	adds.w	r8, r2, r1
 8007fa8:	4629      	mov	r1, r5
 8007faa:	eb43 0901 	adc.w	r9, r3, r1
 8007fae:	f04f 0200 	mov.w	r2, #0
 8007fb2:	f04f 0300 	mov.w	r3, #0
 8007fb6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007fba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007fbe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007fc2:	4690      	mov	r8, r2
 8007fc4:	4699      	mov	r9, r3
 8007fc6:	4623      	mov	r3, r4
 8007fc8:	eb18 0303 	adds.w	r3, r8, r3
 8007fcc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007fd0:	462b      	mov	r3, r5
 8007fd2:	eb49 0303 	adc.w	r3, r9, r3
 8007fd6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007fe6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007fea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007fee:	460b      	mov	r3, r1
 8007ff0:	18db      	adds	r3, r3, r3
 8007ff2:	653b      	str	r3, [r7, #80]	; 0x50
 8007ff4:	4613      	mov	r3, r2
 8007ff6:	eb42 0303 	adc.w	r3, r2, r3
 8007ffa:	657b      	str	r3, [r7, #84]	; 0x54
 8007ffc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008000:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008004:	f7f8 fdd0 	bl	8000ba8 <__aeabi_uldivmod>
 8008008:	4602      	mov	r2, r0
 800800a:	460b      	mov	r3, r1
 800800c:	4b61      	ldr	r3, [pc, #388]	; (8008194 <UART_SetConfig+0x2d4>)
 800800e:	fba3 2302 	umull	r2, r3, r3, r2
 8008012:	095b      	lsrs	r3, r3, #5
 8008014:	011c      	lsls	r4, r3, #4
 8008016:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800801a:	2200      	movs	r2, #0
 800801c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008020:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008024:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008028:	4642      	mov	r2, r8
 800802a:	464b      	mov	r3, r9
 800802c:	1891      	adds	r1, r2, r2
 800802e:	64b9      	str	r1, [r7, #72]	; 0x48
 8008030:	415b      	adcs	r3, r3
 8008032:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008034:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008038:	4641      	mov	r1, r8
 800803a:	eb12 0a01 	adds.w	sl, r2, r1
 800803e:	4649      	mov	r1, r9
 8008040:	eb43 0b01 	adc.w	fp, r3, r1
 8008044:	f04f 0200 	mov.w	r2, #0
 8008048:	f04f 0300 	mov.w	r3, #0
 800804c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008050:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008054:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008058:	4692      	mov	sl, r2
 800805a:	469b      	mov	fp, r3
 800805c:	4643      	mov	r3, r8
 800805e:	eb1a 0303 	adds.w	r3, sl, r3
 8008062:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008066:	464b      	mov	r3, r9
 8008068:	eb4b 0303 	adc.w	r3, fp, r3
 800806c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	2200      	movs	r2, #0
 8008078:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800807c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008080:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008084:	460b      	mov	r3, r1
 8008086:	18db      	adds	r3, r3, r3
 8008088:	643b      	str	r3, [r7, #64]	; 0x40
 800808a:	4613      	mov	r3, r2
 800808c:	eb42 0303 	adc.w	r3, r2, r3
 8008090:	647b      	str	r3, [r7, #68]	; 0x44
 8008092:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008096:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800809a:	f7f8 fd85 	bl	8000ba8 <__aeabi_uldivmod>
 800809e:	4602      	mov	r2, r0
 80080a0:	460b      	mov	r3, r1
 80080a2:	4611      	mov	r1, r2
 80080a4:	4b3b      	ldr	r3, [pc, #236]	; (8008194 <UART_SetConfig+0x2d4>)
 80080a6:	fba3 2301 	umull	r2, r3, r3, r1
 80080aa:	095b      	lsrs	r3, r3, #5
 80080ac:	2264      	movs	r2, #100	; 0x64
 80080ae:	fb02 f303 	mul.w	r3, r2, r3
 80080b2:	1acb      	subs	r3, r1, r3
 80080b4:	00db      	lsls	r3, r3, #3
 80080b6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80080ba:	4b36      	ldr	r3, [pc, #216]	; (8008194 <UART_SetConfig+0x2d4>)
 80080bc:	fba3 2302 	umull	r2, r3, r3, r2
 80080c0:	095b      	lsrs	r3, r3, #5
 80080c2:	005b      	lsls	r3, r3, #1
 80080c4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80080c8:	441c      	add	r4, r3
 80080ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80080ce:	2200      	movs	r2, #0
 80080d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80080d4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80080d8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80080dc:	4642      	mov	r2, r8
 80080de:	464b      	mov	r3, r9
 80080e0:	1891      	adds	r1, r2, r2
 80080e2:	63b9      	str	r1, [r7, #56]	; 0x38
 80080e4:	415b      	adcs	r3, r3
 80080e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80080e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80080ec:	4641      	mov	r1, r8
 80080ee:	1851      	adds	r1, r2, r1
 80080f0:	6339      	str	r1, [r7, #48]	; 0x30
 80080f2:	4649      	mov	r1, r9
 80080f4:	414b      	adcs	r3, r1
 80080f6:	637b      	str	r3, [r7, #52]	; 0x34
 80080f8:	f04f 0200 	mov.w	r2, #0
 80080fc:	f04f 0300 	mov.w	r3, #0
 8008100:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008104:	4659      	mov	r1, fp
 8008106:	00cb      	lsls	r3, r1, #3
 8008108:	4651      	mov	r1, sl
 800810a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800810e:	4651      	mov	r1, sl
 8008110:	00ca      	lsls	r2, r1, #3
 8008112:	4610      	mov	r0, r2
 8008114:	4619      	mov	r1, r3
 8008116:	4603      	mov	r3, r0
 8008118:	4642      	mov	r2, r8
 800811a:	189b      	adds	r3, r3, r2
 800811c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008120:	464b      	mov	r3, r9
 8008122:	460a      	mov	r2, r1
 8008124:	eb42 0303 	adc.w	r3, r2, r3
 8008128:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800812c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	2200      	movs	r2, #0
 8008134:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008138:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800813c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008140:	460b      	mov	r3, r1
 8008142:	18db      	adds	r3, r3, r3
 8008144:	62bb      	str	r3, [r7, #40]	; 0x28
 8008146:	4613      	mov	r3, r2
 8008148:	eb42 0303 	adc.w	r3, r2, r3
 800814c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800814e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008152:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008156:	f7f8 fd27 	bl	8000ba8 <__aeabi_uldivmod>
 800815a:	4602      	mov	r2, r0
 800815c:	460b      	mov	r3, r1
 800815e:	4b0d      	ldr	r3, [pc, #52]	; (8008194 <UART_SetConfig+0x2d4>)
 8008160:	fba3 1302 	umull	r1, r3, r3, r2
 8008164:	095b      	lsrs	r3, r3, #5
 8008166:	2164      	movs	r1, #100	; 0x64
 8008168:	fb01 f303 	mul.w	r3, r1, r3
 800816c:	1ad3      	subs	r3, r2, r3
 800816e:	00db      	lsls	r3, r3, #3
 8008170:	3332      	adds	r3, #50	; 0x32
 8008172:	4a08      	ldr	r2, [pc, #32]	; (8008194 <UART_SetConfig+0x2d4>)
 8008174:	fba2 2303 	umull	r2, r3, r2, r3
 8008178:	095b      	lsrs	r3, r3, #5
 800817a:	f003 0207 	and.w	r2, r3, #7
 800817e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4422      	add	r2, r4
 8008186:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008188:	e105      	b.n	8008396 <UART_SetConfig+0x4d6>
 800818a:	bf00      	nop
 800818c:	40011000 	.word	0x40011000
 8008190:	40011400 	.word	0x40011400
 8008194:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008198:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800819c:	2200      	movs	r2, #0
 800819e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80081a2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80081a6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80081aa:	4642      	mov	r2, r8
 80081ac:	464b      	mov	r3, r9
 80081ae:	1891      	adds	r1, r2, r2
 80081b0:	6239      	str	r1, [r7, #32]
 80081b2:	415b      	adcs	r3, r3
 80081b4:	627b      	str	r3, [r7, #36]	; 0x24
 80081b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80081ba:	4641      	mov	r1, r8
 80081bc:	1854      	adds	r4, r2, r1
 80081be:	4649      	mov	r1, r9
 80081c0:	eb43 0501 	adc.w	r5, r3, r1
 80081c4:	f04f 0200 	mov.w	r2, #0
 80081c8:	f04f 0300 	mov.w	r3, #0
 80081cc:	00eb      	lsls	r3, r5, #3
 80081ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80081d2:	00e2      	lsls	r2, r4, #3
 80081d4:	4614      	mov	r4, r2
 80081d6:	461d      	mov	r5, r3
 80081d8:	4643      	mov	r3, r8
 80081da:	18e3      	adds	r3, r4, r3
 80081dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80081e0:	464b      	mov	r3, r9
 80081e2:	eb45 0303 	adc.w	r3, r5, r3
 80081e6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80081ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80081f6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80081fa:	f04f 0200 	mov.w	r2, #0
 80081fe:	f04f 0300 	mov.w	r3, #0
 8008202:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008206:	4629      	mov	r1, r5
 8008208:	008b      	lsls	r3, r1, #2
 800820a:	4621      	mov	r1, r4
 800820c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008210:	4621      	mov	r1, r4
 8008212:	008a      	lsls	r2, r1, #2
 8008214:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008218:	f7f8 fcc6 	bl	8000ba8 <__aeabi_uldivmod>
 800821c:	4602      	mov	r2, r0
 800821e:	460b      	mov	r3, r1
 8008220:	4b60      	ldr	r3, [pc, #384]	; (80083a4 <UART_SetConfig+0x4e4>)
 8008222:	fba3 2302 	umull	r2, r3, r3, r2
 8008226:	095b      	lsrs	r3, r3, #5
 8008228:	011c      	lsls	r4, r3, #4
 800822a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800822e:	2200      	movs	r2, #0
 8008230:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008234:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008238:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800823c:	4642      	mov	r2, r8
 800823e:	464b      	mov	r3, r9
 8008240:	1891      	adds	r1, r2, r2
 8008242:	61b9      	str	r1, [r7, #24]
 8008244:	415b      	adcs	r3, r3
 8008246:	61fb      	str	r3, [r7, #28]
 8008248:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800824c:	4641      	mov	r1, r8
 800824e:	1851      	adds	r1, r2, r1
 8008250:	6139      	str	r1, [r7, #16]
 8008252:	4649      	mov	r1, r9
 8008254:	414b      	adcs	r3, r1
 8008256:	617b      	str	r3, [r7, #20]
 8008258:	f04f 0200 	mov.w	r2, #0
 800825c:	f04f 0300 	mov.w	r3, #0
 8008260:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008264:	4659      	mov	r1, fp
 8008266:	00cb      	lsls	r3, r1, #3
 8008268:	4651      	mov	r1, sl
 800826a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800826e:	4651      	mov	r1, sl
 8008270:	00ca      	lsls	r2, r1, #3
 8008272:	4610      	mov	r0, r2
 8008274:	4619      	mov	r1, r3
 8008276:	4603      	mov	r3, r0
 8008278:	4642      	mov	r2, r8
 800827a:	189b      	adds	r3, r3, r2
 800827c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008280:	464b      	mov	r3, r9
 8008282:	460a      	mov	r2, r1
 8008284:	eb42 0303 	adc.w	r3, r2, r3
 8008288:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800828c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008290:	685b      	ldr	r3, [r3, #4]
 8008292:	2200      	movs	r2, #0
 8008294:	67bb      	str	r3, [r7, #120]	; 0x78
 8008296:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008298:	f04f 0200 	mov.w	r2, #0
 800829c:	f04f 0300 	mov.w	r3, #0
 80082a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80082a4:	4649      	mov	r1, r9
 80082a6:	008b      	lsls	r3, r1, #2
 80082a8:	4641      	mov	r1, r8
 80082aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80082ae:	4641      	mov	r1, r8
 80082b0:	008a      	lsls	r2, r1, #2
 80082b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80082b6:	f7f8 fc77 	bl	8000ba8 <__aeabi_uldivmod>
 80082ba:	4602      	mov	r2, r0
 80082bc:	460b      	mov	r3, r1
 80082be:	4b39      	ldr	r3, [pc, #228]	; (80083a4 <UART_SetConfig+0x4e4>)
 80082c0:	fba3 1302 	umull	r1, r3, r3, r2
 80082c4:	095b      	lsrs	r3, r3, #5
 80082c6:	2164      	movs	r1, #100	; 0x64
 80082c8:	fb01 f303 	mul.w	r3, r1, r3
 80082cc:	1ad3      	subs	r3, r2, r3
 80082ce:	011b      	lsls	r3, r3, #4
 80082d0:	3332      	adds	r3, #50	; 0x32
 80082d2:	4a34      	ldr	r2, [pc, #208]	; (80083a4 <UART_SetConfig+0x4e4>)
 80082d4:	fba2 2303 	umull	r2, r3, r2, r3
 80082d8:	095b      	lsrs	r3, r3, #5
 80082da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80082de:	441c      	add	r4, r3
 80082e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80082e4:	2200      	movs	r2, #0
 80082e6:	673b      	str	r3, [r7, #112]	; 0x70
 80082e8:	677a      	str	r2, [r7, #116]	; 0x74
 80082ea:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80082ee:	4642      	mov	r2, r8
 80082f0:	464b      	mov	r3, r9
 80082f2:	1891      	adds	r1, r2, r2
 80082f4:	60b9      	str	r1, [r7, #8]
 80082f6:	415b      	adcs	r3, r3
 80082f8:	60fb      	str	r3, [r7, #12]
 80082fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80082fe:	4641      	mov	r1, r8
 8008300:	1851      	adds	r1, r2, r1
 8008302:	6039      	str	r1, [r7, #0]
 8008304:	4649      	mov	r1, r9
 8008306:	414b      	adcs	r3, r1
 8008308:	607b      	str	r3, [r7, #4]
 800830a:	f04f 0200 	mov.w	r2, #0
 800830e:	f04f 0300 	mov.w	r3, #0
 8008312:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008316:	4659      	mov	r1, fp
 8008318:	00cb      	lsls	r3, r1, #3
 800831a:	4651      	mov	r1, sl
 800831c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008320:	4651      	mov	r1, sl
 8008322:	00ca      	lsls	r2, r1, #3
 8008324:	4610      	mov	r0, r2
 8008326:	4619      	mov	r1, r3
 8008328:	4603      	mov	r3, r0
 800832a:	4642      	mov	r2, r8
 800832c:	189b      	adds	r3, r3, r2
 800832e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008330:	464b      	mov	r3, r9
 8008332:	460a      	mov	r2, r1
 8008334:	eb42 0303 	adc.w	r3, r2, r3
 8008338:	66fb      	str	r3, [r7, #108]	; 0x6c
 800833a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	663b      	str	r3, [r7, #96]	; 0x60
 8008344:	667a      	str	r2, [r7, #100]	; 0x64
 8008346:	f04f 0200 	mov.w	r2, #0
 800834a:	f04f 0300 	mov.w	r3, #0
 800834e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008352:	4649      	mov	r1, r9
 8008354:	008b      	lsls	r3, r1, #2
 8008356:	4641      	mov	r1, r8
 8008358:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800835c:	4641      	mov	r1, r8
 800835e:	008a      	lsls	r2, r1, #2
 8008360:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008364:	f7f8 fc20 	bl	8000ba8 <__aeabi_uldivmod>
 8008368:	4602      	mov	r2, r0
 800836a:	460b      	mov	r3, r1
 800836c:	4b0d      	ldr	r3, [pc, #52]	; (80083a4 <UART_SetConfig+0x4e4>)
 800836e:	fba3 1302 	umull	r1, r3, r3, r2
 8008372:	095b      	lsrs	r3, r3, #5
 8008374:	2164      	movs	r1, #100	; 0x64
 8008376:	fb01 f303 	mul.w	r3, r1, r3
 800837a:	1ad3      	subs	r3, r2, r3
 800837c:	011b      	lsls	r3, r3, #4
 800837e:	3332      	adds	r3, #50	; 0x32
 8008380:	4a08      	ldr	r2, [pc, #32]	; (80083a4 <UART_SetConfig+0x4e4>)
 8008382:	fba2 2303 	umull	r2, r3, r2, r3
 8008386:	095b      	lsrs	r3, r3, #5
 8008388:	f003 020f 	and.w	r2, r3, #15
 800838c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	4422      	add	r2, r4
 8008394:	609a      	str	r2, [r3, #8]
}
 8008396:	bf00      	nop
 8008398:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800839c:	46bd      	mov	sp, r7
 800839e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80083a2:	bf00      	nop
 80083a4:	51eb851f 	.word	0x51eb851f

080083a8 <__errno>:
 80083a8:	4b01      	ldr	r3, [pc, #4]	; (80083b0 <__errno+0x8>)
 80083aa:	6818      	ldr	r0, [r3, #0]
 80083ac:	4770      	bx	lr
 80083ae:	bf00      	nop
 80083b0:	2000000c 	.word	0x2000000c

080083b4 <__libc_init_array>:
 80083b4:	b570      	push	{r4, r5, r6, lr}
 80083b6:	4d0d      	ldr	r5, [pc, #52]	; (80083ec <__libc_init_array+0x38>)
 80083b8:	4c0d      	ldr	r4, [pc, #52]	; (80083f0 <__libc_init_array+0x3c>)
 80083ba:	1b64      	subs	r4, r4, r5
 80083bc:	10a4      	asrs	r4, r4, #2
 80083be:	2600      	movs	r6, #0
 80083c0:	42a6      	cmp	r6, r4
 80083c2:	d109      	bne.n	80083d8 <__libc_init_array+0x24>
 80083c4:	4d0b      	ldr	r5, [pc, #44]	; (80083f4 <__libc_init_array+0x40>)
 80083c6:	4c0c      	ldr	r4, [pc, #48]	; (80083f8 <__libc_init_array+0x44>)
 80083c8:	f002 ff0c 	bl	800b1e4 <_init>
 80083cc:	1b64      	subs	r4, r4, r5
 80083ce:	10a4      	asrs	r4, r4, #2
 80083d0:	2600      	movs	r6, #0
 80083d2:	42a6      	cmp	r6, r4
 80083d4:	d105      	bne.n	80083e2 <__libc_init_array+0x2e>
 80083d6:	bd70      	pop	{r4, r5, r6, pc}
 80083d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80083dc:	4798      	blx	r3
 80083de:	3601      	adds	r6, #1
 80083e0:	e7ee      	b.n	80083c0 <__libc_init_array+0xc>
 80083e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80083e6:	4798      	blx	r3
 80083e8:	3601      	adds	r6, #1
 80083ea:	e7f2      	b.n	80083d2 <__libc_init_array+0x1e>
 80083ec:	0800b664 	.word	0x0800b664
 80083f0:	0800b664 	.word	0x0800b664
 80083f4:	0800b664 	.word	0x0800b664
 80083f8:	0800b668 	.word	0x0800b668

080083fc <malloc>:
 80083fc:	4b02      	ldr	r3, [pc, #8]	; (8008408 <malloc+0xc>)
 80083fe:	4601      	mov	r1, r0
 8008400:	6818      	ldr	r0, [r3, #0]
 8008402:	f000 b885 	b.w	8008510 <_malloc_r>
 8008406:	bf00      	nop
 8008408:	2000000c 	.word	0x2000000c

0800840c <memcpy>:
 800840c:	440a      	add	r2, r1
 800840e:	4291      	cmp	r1, r2
 8008410:	f100 33ff 	add.w	r3, r0, #4294967295
 8008414:	d100      	bne.n	8008418 <memcpy+0xc>
 8008416:	4770      	bx	lr
 8008418:	b510      	push	{r4, lr}
 800841a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800841e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008422:	4291      	cmp	r1, r2
 8008424:	d1f9      	bne.n	800841a <memcpy+0xe>
 8008426:	bd10      	pop	{r4, pc}

08008428 <memset>:
 8008428:	4402      	add	r2, r0
 800842a:	4603      	mov	r3, r0
 800842c:	4293      	cmp	r3, r2
 800842e:	d100      	bne.n	8008432 <memset+0xa>
 8008430:	4770      	bx	lr
 8008432:	f803 1b01 	strb.w	r1, [r3], #1
 8008436:	e7f9      	b.n	800842c <memset+0x4>

08008438 <_free_r>:
 8008438:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800843a:	2900      	cmp	r1, #0
 800843c:	d044      	beq.n	80084c8 <_free_r+0x90>
 800843e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008442:	9001      	str	r0, [sp, #4]
 8008444:	2b00      	cmp	r3, #0
 8008446:	f1a1 0404 	sub.w	r4, r1, #4
 800844a:	bfb8      	it	lt
 800844c:	18e4      	addlt	r4, r4, r3
 800844e:	f001 fbf5 	bl	8009c3c <__malloc_lock>
 8008452:	4a1e      	ldr	r2, [pc, #120]	; (80084cc <_free_r+0x94>)
 8008454:	9801      	ldr	r0, [sp, #4]
 8008456:	6813      	ldr	r3, [r2, #0]
 8008458:	b933      	cbnz	r3, 8008468 <_free_r+0x30>
 800845a:	6063      	str	r3, [r4, #4]
 800845c:	6014      	str	r4, [r2, #0]
 800845e:	b003      	add	sp, #12
 8008460:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008464:	f001 bbf0 	b.w	8009c48 <__malloc_unlock>
 8008468:	42a3      	cmp	r3, r4
 800846a:	d908      	bls.n	800847e <_free_r+0x46>
 800846c:	6825      	ldr	r5, [r4, #0]
 800846e:	1961      	adds	r1, r4, r5
 8008470:	428b      	cmp	r3, r1
 8008472:	bf01      	itttt	eq
 8008474:	6819      	ldreq	r1, [r3, #0]
 8008476:	685b      	ldreq	r3, [r3, #4]
 8008478:	1949      	addeq	r1, r1, r5
 800847a:	6021      	streq	r1, [r4, #0]
 800847c:	e7ed      	b.n	800845a <_free_r+0x22>
 800847e:	461a      	mov	r2, r3
 8008480:	685b      	ldr	r3, [r3, #4]
 8008482:	b10b      	cbz	r3, 8008488 <_free_r+0x50>
 8008484:	42a3      	cmp	r3, r4
 8008486:	d9fa      	bls.n	800847e <_free_r+0x46>
 8008488:	6811      	ldr	r1, [r2, #0]
 800848a:	1855      	adds	r5, r2, r1
 800848c:	42a5      	cmp	r5, r4
 800848e:	d10b      	bne.n	80084a8 <_free_r+0x70>
 8008490:	6824      	ldr	r4, [r4, #0]
 8008492:	4421      	add	r1, r4
 8008494:	1854      	adds	r4, r2, r1
 8008496:	42a3      	cmp	r3, r4
 8008498:	6011      	str	r1, [r2, #0]
 800849a:	d1e0      	bne.n	800845e <_free_r+0x26>
 800849c:	681c      	ldr	r4, [r3, #0]
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	6053      	str	r3, [r2, #4]
 80084a2:	4421      	add	r1, r4
 80084a4:	6011      	str	r1, [r2, #0]
 80084a6:	e7da      	b.n	800845e <_free_r+0x26>
 80084a8:	d902      	bls.n	80084b0 <_free_r+0x78>
 80084aa:	230c      	movs	r3, #12
 80084ac:	6003      	str	r3, [r0, #0]
 80084ae:	e7d6      	b.n	800845e <_free_r+0x26>
 80084b0:	6825      	ldr	r5, [r4, #0]
 80084b2:	1961      	adds	r1, r4, r5
 80084b4:	428b      	cmp	r3, r1
 80084b6:	bf04      	itt	eq
 80084b8:	6819      	ldreq	r1, [r3, #0]
 80084ba:	685b      	ldreq	r3, [r3, #4]
 80084bc:	6063      	str	r3, [r4, #4]
 80084be:	bf04      	itt	eq
 80084c0:	1949      	addeq	r1, r1, r5
 80084c2:	6021      	streq	r1, [r4, #0]
 80084c4:	6054      	str	r4, [r2, #4]
 80084c6:	e7ca      	b.n	800845e <_free_r+0x26>
 80084c8:	b003      	add	sp, #12
 80084ca:	bd30      	pop	{r4, r5, pc}
 80084cc:	20000518 	.word	0x20000518

080084d0 <sbrk_aligned>:
 80084d0:	b570      	push	{r4, r5, r6, lr}
 80084d2:	4e0e      	ldr	r6, [pc, #56]	; (800850c <sbrk_aligned+0x3c>)
 80084d4:	460c      	mov	r4, r1
 80084d6:	6831      	ldr	r1, [r6, #0]
 80084d8:	4605      	mov	r5, r0
 80084da:	b911      	cbnz	r1, 80084e2 <sbrk_aligned+0x12>
 80084dc:	f000 fcf6 	bl	8008ecc <_sbrk_r>
 80084e0:	6030      	str	r0, [r6, #0]
 80084e2:	4621      	mov	r1, r4
 80084e4:	4628      	mov	r0, r5
 80084e6:	f000 fcf1 	bl	8008ecc <_sbrk_r>
 80084ea:	1c43      	adds	r3, r0, #1
 80084ec:	d00a      	beq.n	8008504 <sbrk_aligned+0x34>
 80084ee:	1cc4      	adds	r4, r0, #3
 80084f0:	f024 0403 	bic.w	r4, r4, #3
 80084f4:	42a0      	cmp	r0, r4
 80084f6:	d007      	beq.n	8008508 <sbrk_aligned+0x38>
 80084f8:	1a21      	subs	r1, r4, r0
 80084fa:	4628      	mov	r0, r5
 80084fc:	f000 fce6 	bl	8008ecc <_sbrk_r>
 8008500:	3001      	adds	r0, #1
 8008502:	d101      	bne.n	8008508 <sbrk_aligned+0x38>
 8008504:	f04f 34ff 	mov.w	r4, #4294967295
 8008508:	4620      	mov	r0, r4
 800850a:	bd70      	pop	{r4, r5, r6, pc}
 800850c:	2000051c 	.word	0x2000051c

08008510 <_malloc_r>:
 8008510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008514:	1ccd      	adds	r5, r1, #3
 8008516:	f025 0503 	bic.w	r5, r5, #3
 800851a:	3508      	adds	r5, #8
 800851c:	2d0c      	cmp	r5, #12
 800851e:	bf38      	it	cc
 8008520:	250c      	movcc	r5, #12
 8008522:	2d00      	cmp	r5, #0
 8008524:	4607      	mov	r7, r0
 8008526:	db01      	blt.n	800852c <_malloc_r+0x1c>
 8008528:	42a9      	cmp	r1, r5
 800852a:	d905      	bls.n	8008538 <_malloc_r+0x28>
 800852c:	230c      	movs	r3, #12
 800852e:	603b      	str	r3, [r7, #0]
 8008530:	2600      	movs	r6, #0
 8008532:	4630      	mov	r0, r6
 8008534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008538:	4e2e      	ldr	r6, [pc, #184]	; (80085f4 <_malloc_r+0xe4>)
 800853a:	f001 fb7f 	bl	8009c3c <__malloc_lock>
 800853e:	6833      	ldr	r3, [r6, #0]
 8008540:	461c      	mov	r4, r3
 8008542:	bb34      	cbnz	r4, 8008592 <_malloc_r+0x82>
 8008544:	4629      	mov	r1, r5
 8008546:	4638      	mov	r0, r7
 8008548:	f7ff ffc2 	bl	80084d0 <sbrk_aligned>
 800854c:	1c43      	adds	r3, r0, #1
 800854e:	4604      	mov	r4, r0
 8008550:	d14d      	bne.n	80085ee <_malloc_r+0xde>
 8008552:	6834      	ldr	r4, [r6, #0]
 8008554:	4626      	mov	r6, r4
 8008556:	2e00      	cmp	r6, #0
 8008558:	d140      	bne.n	80085dc <_malloc_r+0xcc>
 800855a:	6823      	ldr	r3, [r4, #0]
 800855c:	4631      	mov	r1, r6
 800855e:	4638      	mov	r0, r7
 8008560:	eb04 0803 	add.w	r8, r4, r3
 8008564:	f000 fcb2 	bl	8008ecc <_sbrk_r>
 8008568:	4580      	cmp	r8, r0
 800856a:	d13a      	bne.n	80085e2 <_malloc_r+0xd2>
 800856c:	6821      	ldr	r1, [r4, #0]
 800856e:	3503      	adds	r5, #3
 8008570:	1a6d      	subs	r5, r5, r1
 8008572:	f025 0503 	bic.w	r5, r5, #3
 8008576:	3508      	adds	r5, #8
 8008578:	2d0c      	cmp	r5, #12
 800857a:	bf38      	it	cc
 800857c:	250c      	movcc	r5, #12
 800857e:	4629      	mov	r1, r5
 8008580:	4638      	mov	r0, r7
 8008582:	f7ff ffa5 	bl	80084d0 <sbrk_aligned>
 8008586:	3001      	adds	r0, #1
 8008588:	d02b      	beq.n	80085e2 <_malloc_r+0xd2>
 800858a:	6823      	ldr	r3, [r4, #0]
 800858c:	442b      	add	r3, r5
 800858e:	6023      	str	r3, [r4, #0]
 8008590:	e00e      	b.n	80085b0 <_malloc_r+0xa0>
 8008592:	6822      	ldr	r2, [r4, #0]
 8008594:	1b52      	subs	r2, r2, r5
 8008596:	d41e      	bmi.n	80085d6 <_malloc_r+0xc6>
 8008598:	2a0b      	cmp	r2, #11
 800859a:	d916      	bls.n	80085ca <_malloc_r+0xba>
 800859c:	1961      	adds	r1, r4, r5
 800859e:	42a3      	cmp	r3, r4
 80085a0:	6025      	str	r5, [r4, #0]
 80085a2:	bf18      	it	ne
 80085a4:	6059      	strne	r1, [r3, #4]
 80085a6:	6863      	ldr	r3, [r4, #4]
 80085a8:	bf08      	it	eq
 80085aa:	6031      	streq	r1, [r6, #0]
 80085ac:	5162      	str	r2, [r4, r5]
 80085ae:	604b      	str	r3, [r1, #4]
 80085b0:	4638      	mov	r0, r7
 80085b2:	f104 060b 	add.w	r6, r4, #11
 80085b6:	f001 fb47 	bl	8009c48 <__malloc_unlock>
 80085ba:	f026 0607 	bic.w	r6, r6, #7
 80085be:	1d23      	adds	r3, r4, #4
 80085c0:	1af2      	subs	r2, r6, r3
 80085c2:	d0b6      	beq.n	8008532 <_malloc_r+0x22>
 80085c4:	1b9b      	subs	r3, r3, r6
 80085c6:	50a3      	str	r3, [r4, r2]
 80085c8:	e7b3      	b.n	8008532 <_malloc_r+0x22>
 80085ca:	6862      	ldr	r2, [r4, #4]
 80085cc:	42a3      	cmp	r3, r4
 80085ce:	bf0c      	ite	eq
 80085d0:	6032      	streq	r2, [r6, #0]
 80085d2:	605a      	strne	r2, [r3, #4]
 80085d4:	e7ec      	b.n	80085b0 <_malloc_r+0xa0>
 80085d6:	4623      	mov	r3, r4
 80085d8:	6864      	ldr	r4, [r4, #4]
 80085da:	e7b2      	b.n	8008542 <_malloc_r+0x32>
 80085dc:	4634      	mov	r4, r6
 80085de:	6876      	ldr	r6, [r6, #4]
 80085e0:	e7b9      	b.n	8008556 <_malloc_r+0x46>
 80085e2:	230c      	movs	r3, #12
 80085e4:	603b      	str	r3, [r7, #0]
 80085e6:	4638      	mov	r0, r7
 80085e8:	f001 fb2e 	bl	8009c48 <__malloc_unlock>
 80085ec:	e7a1      	b.n	8008532 <_malloc_r+0x22>
 80085ee:	6025      	str	r5, [r4, #0]
 80085f0:	e7de      	b.n	80085b0 <_malloc_r+0xa0>
 80085f2:	bf00      	nop
 80085f4:	20000518 	.word	0x20000518

080085f8 <__cvt>:
 80085f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085fc:	ec55 4b10 	vmov	r4, r5, d0
 8008600:	2d00      	cmp	r5, #0
 8008602:	460e      	mov	r6, r1
 8008604:	4619      	mov	r1, r3
 8008606:	462b      	mov	r3, r5
 8008608:	bfbb      	ittet	lt
 800860a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800860e:	461d      	movlt	r5, r3
 8008610:	2300      	movge	r3, #0
 8008612:	232d      	movlt	r3, #45	; 0x2d
 8008614:	700b      	strb	r3, [r1, #0]
 8008616:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008618:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800861c:	4691      	mov	r9, r2
 800861e:	f023 0820 	bic.w	r8, r3, #32
 8008622:	bfbc      	itt	lt
 8008624:	4622      	movlt	r2, r4
 8008626:	4614      	movlt	r4, r2
 8008628:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800862c:	d005      	beq.n	800863a <__cvt+0x42>
 800862e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008632:	d100      	bne.n	8008636 <__cvt+0x3e>
 8008634:	3601      	adds	r6, #1
 8008636:	2102      	movs	r1, #2
 8008638:	e000      	b.n	800863c <__cvt+0x44>
 800863a:	2103      	movs	r1, #3
 800863c:	ab03      	add	r3, sp, #12
 800863e:	9301      	str	r3, [sp, #4]
 8008640:	ab02      	add	r3, sp, #8
 8008642:	9300      	str	r3, [sp, #0]
 8008644:	ec45 4b10 	vmov	d0, r4, r5
 8008648:	4653      	mov	r3, sl
 800864a:	4632      	mov	r2, r6
 800864c:	f000 fd04 	bl	8009058 <_dtoa_r>
 8008650:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008654:	4607      	mov	r7, r0
 8008656:	d102      	bne.n	800865e <__cvt+0x66>
 8008658:	f019 0f01 	tst.w	r9, #1
 800865c:	d022      	beq.n	80086a4 <__cvt+0xac>
 800865e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008662:	eb07 0906 	add.w	r9, r7, r6
 8008666:	d110      	bne.n	800868a <__cvt+0x92>
 8008668:	783b      	ldrb	r3, [r7, #0]
 800866a:	2b30      	cmp	r3, #48	; 0x30
 800866c:	d10a      	bne.n	8008684 <__cvt+0x8c>
 800866e:	2200      	movs	r2, #0
 8008670:	2300      	movs	r3, #0
 8008672:	4620      	mov	r0, r4
 8008674:	4629      	mov	r1, r5
 8008676:	f7f8 fa27 	bl	8000ac8 <__aeabi_dcmpeq>
 800867a:	b918      	cbnz	r0, 8008684 <__cvt+0x8c>
 800867c:	f1c6 0601 	rsb	r6, r6, #1
 8008680:	f8ca 6000 	str.w	r6, [sl]
 8008684:	f8da 3000 	ldr.w	r3, [sl]
 8008688:	4499      	add	r9, r3
 800868a:	2200      	movs	r2, #0
 800868c:	2300      	movs	r3, #0
 800868e:	4620      	mov	r0, r4
 8008690:	4629      	mov	r1, r5
 8008692:	f7f8 fa19 	bl	8000ac8 <__aeabi_dcmpeq>
 8008696:	b108      	cbz	r0, 800869c <__cvt+0xa4>
 8008698:	f8cd 900c 	str.w	r9, [sp, #12]
 800869c:	2230      	movs	r2, #48	; 0x30
 800869e:	9b03      	ldr	r3, [sp, #12]
 80086a0:	454b      	cmp	r3, r9
 80086a2:	d307      	bcc.n	80086b4 <__cvt+0xbc>
 80086a4:	9b03      	ldr	r3, [sp, #12]
 80086a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80086a8:	1bdb      	subs	r3, r3, r7
 80086aa:	4638      	mov	r0, r7
 80086ac:	6013      	str	r3, [r2, #0]
 80086ae:	b004      	add	sp, #16
 80086b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086b4:	1c59      	adds	r1, r3, #1
 80086b6:	9103      	str	r1, [sp, #12]
 80086b8:	701a      	strb	r2, [r3, #0]
 80086ba:	e7f0      	b.n	800869e <__cvt+0xa6>

080086bc <__exponent>:
 80086bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086be:	4603      	mov	r3, r0
 80086c0:	2900      	cmp	r1, #0
 80086c2:	bfb8      	it	lt
 80086c4:	4249      	neglt	r1, r1
 80086c6:	f803 2b02 	strb.w	r2, [r3], #2
 80086ca:	bfb4      	ite	lt
 80086cc:	222d      	movlt	r2, #45	; 0x2d
 80086ce:	222b      	movge	r2, #43	; 0x2b
 80086d0:	2909      	cmp	r1, #9
 80086d2:	7042      	strb	r2, [r0, #1]
 80086d4:	dd2a      	ble.n	800872c <__exponent+0x70>
 80086d6:	f10d 0407 	add.w	r4, sp, #7
 80086da:	46a4      	mov	ip, r4
 80086dc:	270a      	movs	r7, #10
 80086de:	46a6      	mov	lr, r4
 80086e0:	460a      	mov	r2, r1
 80086e2:	fb91 f6f7 	sdiv	r6, r1, r7
 80086e6:	fb07 1516 	mls	r5, r7, r6, r1
 80086ea:	3530      	adds	r5, #48	; 0x30
 80086ec:	2a63      	cmp	r2, #99	; 0x63
 80086ee:	f104 34ff 	add.w	r4, r4, #4294967295
 80086f2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80086f6:	4631      	mov	r1, r6
 80086f8:	dcf1      	bgt.n	80086de <__exponent+0x22>
 80086fa:	3130      	adds	r1, #48	; 0x30
 80086fc:	f1ae 0502 	sub.w	r5, lr, #2
 8008700:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008704:	1c44      	adds	r4, r0, #1
 8008706:	4629      	mov	r1, r5
 8008708:	4561      	cmp	r1, ip
 800870a:	d30a      	bcc.n	8008722 <__exponent+0x66>
 800870c:	f10d 0209 	add.w	r2, sp, #9
 8008710:	eba2 020e 	sub.w	r2, r2, lr
 8008714:	4565      	cmp	r5, ip
 8008716:	bf88      	it	hi
 8008718:	2200      	movhi	r2, #0
 800871a:	4413      	add	r3, r2
 800871c:	1a18      	subs	r0, r3, r0
 800871e:	b003      	add	sp, #12
 8008720:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008722:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008726:	f804 2f01 	strb.w	r2, [r4, #1]!
 800872a:	e7ed      	b.n	8008708 <__exponent+0x4c>
 800872c:	2330      	movs	r3, #48	; 0x30
 800872e:	3130      	adds	r1, #48	; 0x30
 8008730:	7083      	strb	r3, [r0, #2]
 8008732:	70c1      	strb	r1, [r0, #3]
 8008734:	1d03      	adds	r3, r0, #4
 8008736:	e7f1      	b.n	800871c <__exponent+0x60>

08008738 <_printf_float>:
 8008738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800873c:	ed2d 8b02 	vpush	{d8}
 8008740:	b08d      	sub	sp, #52	; 0x34
 8008742:	460c      	mov	r4, r1
 8008744:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008748:	4616      	mov	r6, r2
 800874a:	461f      	mov	r7, r3
 800874c:	4605      	mov	r5, r0
 800874e:	f001 fa71 	bl	8009c34 <_localeconv_r>
 8008752:	f8d0 a000 	ldr.w	sl, [r0]
 8008756:	4650      	mov	r0, sl
 8008758:	f7f7 fd3a 	bl	80001d0 <strlen>
 800875c:	2300      	movs	r3, #0
 800875e:	930a      	str	r3, [sp, #40]	; 0x28
 8008760:	6823      	ldr	r3, [r4, #0]
 8008762:	9305      	str	r3, [sp, #20]
 8008764:	f8d8 3000 	ldr.w	r3, [r8]
 8008768:	f894 b018 	ldrb.w	fp, [r4, #24]
 800876c:	3307      	adds	r3, #7
 800876e:	f023 0307 	bic.w	r3, r3, #7
 8008772:	f103 0208 	add.w	r2, r3, #8
 8008776:	f8c8 2000 	str.w	r2, [r8]
 800877a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800877e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008782:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008786:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800878a:	9307      	str	r3, [sp, #28]
 800878c:	f8cd 8018 	str.w	r8, [sp, #24]
 8008790:	ee08 0a10 	vmov	s16, r0
 8008794:	4b9f      	ldr	r3, [pc, #636]	; (8008a14 <_printf_float+0x2dc>)
 8008796:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800879a:	f04f 32ff 	mov.w	r2, #4294967295
 800879e:	f7f8 f9c5 	bl	8000b2c <__aeabi_dcmpun>
 80087a2:	bb88      	cbnz	r0, 8008808 <_printf_float+0xd0>
 80087a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087a8:	4b9a      	ldr	r3, [pc, #616]	; (8008a14 <_printf_float+0x2dc>)
 80087aa:	f04f 32ff 	mov.w	r2, #4294967295
 80087ae:	f7f8 f99f 	bl	8000af0 <__aeabi_dcmple>
 80087b2:	bb48      	cbnz	r0, 8008808 <_printf_float+0xd0>
 80087b4:	2200      	movs	r2, #0
 80087b6:	2300      	movs	r3, #0
 80087b8:	4640      	mov	r0, r8
 80087ba:	4649      	mov	r1, r9
 80087bc:	f7f8 f98e 	bl	8000adc <__aeabi_dcmplt>
 80087c0:	b110      	cbz	r0, 80087c8 <_printf_float+0x90>
 80087c2:	232d      	movs	r3, #45	; 0x2d
 80087c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087c8:	4b93      	ldr	r3, [pc, #588]	; (8008a18 <_printf_float+0x2e0>)
 80087ca:	4894      	ldr	r0, [pc, #592]	; (8008a1c <_printf_float+0x2e4>)
 80087cc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80087d0:	bf94      	ite	ls
 80087d2:	4698      	movls	r8, r3
 80087d4:	4680      	movhi	r8, r0
 80087d6:	2303      	movs	r3, #3
 80087d8:	6123      	str	r3, [r4, #16]
 80087da:	9b05      	ldr	r3, [sp, #20]
 80087dc:	f023 0204 	bic.w	r2, r3, #4
 80087e0:	6022      	str	r2, [r4, #0]
 80087e2:	f04f 0900 	mov.w	r9, #0
 80087e6:	9700      	str	r7, [sp, #0]
 80087e8:	4633      	mov	r3, r6
 80087ea:	aa0b      	add	r2, sp, #44	; 0x2c
 80087ec:	4621      	mov	r1, r4
 80087ee:	4628      	mov	r0, r5
 80087f0:	f000 f9d8 	bl	8008ba4 <_printf_common>
 80087f4:	3001      	adds	r0, #1
 80087f6:	f040 8090 	bne.w	800891a <_printf_float+0x1e2>
 80087fa:	f04f 30ff 	mov.w	r0, #4294967295
 80087fe:	b00d      	add	sp, #52	; 0x34
 8008800:	ecbd 8b02 	vpop	{d8}
 8008804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008808:	4642      	mov	r2, r8
 800880a:	464b      	mov	r3, r9
 800880c:	4640      	mov	r0, r8
 800880e:	4649      	mov	r1, r9
 8008810:	f7f8 f98c 	bl	8000b2c <__aeabi_dcmpun>
 8008814:	b140      	cbz	r0, 8008828 <_printf_float+0xf0>
 8008816:	464b      	mov	r3, r9
 8008818:	2b00      	cmp	r3, #0
 800881a:	bfbc      	itt	lt
 800881c:	232d      	movlt	r3, #45	; 0x2d
 800881e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008822:	487f      	ldr	r0, [pc, #508]	; (8008a20 <_printf_float+0x2e8>)
 8008824:	4b7f      	ldr	r3, [pc, #508]	; (8008a24 <_printf_float+0x2ec>)
 8008826:	e7d1      	b.n	80087cc <_printf_float+0x94>
 8008828:	6863      	ldr	r3, [r4, #4]
 800882a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800882e:	9206      	str	r2, [sp, #24]
 8008830:	1c5a      	adds	r2, r3, #1
 8008832:	d13f      	bne.n	80088b4 <_printf_float+0x17c>
 8008834:	2306      	movs	r3, #6
 8008836:	6063      	str	r3, [r4, #4]
 8008838:	9b05      	ldr	r3, [sp, #20]
 800883a:	6861      	ldr	r1, [r4, #4]
 800883c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008840:	2300      	movs	r3, #0
 8008842:	9303      	str	r3, [sp, #12]
 8008844:	ab0a      	add	r3, sp, #40	; 0x28
 8008846:	e9cd b301 	strd	fp, r3, [sp, #4]
 800884a:	ab09      	add	r3, sp, #36	; 0x24
 800884c:	ec49 8b10 	vmov	d0, r8, r9
 8008850:	9300      	str	r3, [sp, #0]
 8008852:	6022      	str	r2, [r4, #0]
 8008854:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008858:	4628      	mov	r0, r5
 800885a:	f7ff fecd 	bl	80085f8 <__cvt>
 800885e:	9b06      	ldr	r3, [sp, #24]
 8008860:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008862:	2b47      	cmp	r3, #71	; 0x47
 8008864:	4680      	mov	r8, r0
 8008866:	d108      	bne.n	800887a <_printf_float+0x142>
 8008868:	1cc8      	adds	r0, r1, #3
 800886a:	db02      	blt.n	8008872 <_printf_float+0x13a>
 800886c:	6863      	ldr	r3, [r4, #4]
 800886e:	4299      	cmp	r1, r3
 8008870:	dd41      	ble.n	80088f6 <_printf_float+0x1be>
 8008872:	f1ab 0b02 	sub.w	fp, fp, #2
 8008876:	fa5f fb8b 	uxtb.w	fp, fp
 800887a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800887e:	d820      	bhi.n	80088c2 <_printf_float+0x18a>
 8008880:	3901      	subs	r1, #1
 8008882:	465a      	mov	r2, fp
 8008884:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008888:	9109      	str	r1, [sp, #36]	; 0x24
 800888a:	f7ff ff17 	bl	80086bc <__exponent>
 800888e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008890:	1813      	adds	r3, r2, r0
 8008892:	2a01      	cmp	r2, #1
 8008894:	4681      	mov	r9, r0
 8008896:	6123      	str	r3, [r4, #16]
 8008898:	dc02      	bgt.n	80088a0 <_printf_float+0x168>
 800889a:	6822      	ldr	r2, [r4, #0]
 800889c:	07d2      	lsls	r2, r2, #31
 800889e:	d501      	bpl.n	80088a4 <_printf_float+0x16c>
 80088a0:	3301      	adds	r3, #1
 80088a2:	6123      	str	r3, [r4, #16]
 80088a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d09c      	beq.n	80087e6 <_printf_float+0xae>
 80088ac:	232d      	movs	r3, #45	; 0x2d
 80088ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088b2:	e798      	b.n	80087e6 <_printf_float+0xae>
 80088b4:	9a06      	ldr	r2, [sp, #24]
 80088b6:	2a47      	cmp	r2, #71	; 0x47
 80088b8:	d1be      	bne.n	8008838 <_printf_float+0x100>
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d1bc      	bne.n	8008838 <_printf_float+0x100>
 80088be:	2301      	movs	r3, #1
 80088c0:	e7b9      	b.n	8008836 <_printf_float+0xfe>
 80088c2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80088c6:	d118      	bne.n	80088fa <_printf_float+0x1c2>
 80088c8:	2900      	cmp	r1, #0
 80088ca:	6863      	ldr	r3, [r4, #4]
 80088cc:	dd0b      	ble.n	80088e6 <_printf_float+0x1ae>
 80088ce:	6121      	str	r1, [r4, #16]
 80088d0:	b913      	cbnz	r3, 80088d8 <_printf_float+0x1a0>
 80088d2:	6822      	ldr	r2, [r4, #0]
 80088d4:	07d0      	lsls	r0, r2, #31
 80088d6:	d502      	bpl.n	80088de <_printf_float+0x1a6>
 80088d8:	3301      	adds	r3, #1
 80088da:	440b      	add	r3, r1
 80088dc:	6123      	str	r3, [r4, #16]
 80088de:	65a1      	str	r1, [r4, #88]	; 0x58
 80088e0:	f04f 0900 	mov.w	r9, #0
 80088e4:	e7de      	b.n	80088a4 <_printf_float+0x16c>
 80088e6:	b913      	cbnz	r3, 80088ee <_printf_float+0x1b6>
 80088e8:	6822      	ldr	r2, [r4, #0]
 80088ea:	07d2      	lsls	r2, r2, #31
 80088ec:	d501      	bpl.n	80088f2 <_printf_float+0x1ba>
 80088ee:	3302      	adds	r3, #2
 80088f0:	e7f4      	b.n	80088dc <_printf_float+0x1a4>
 80088f2:	2301      	movs	r3, #1
 80088f4:	e7f2      	b.n	80088dc <_printf_float+0x1a4>
 80088f6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80088fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088fc:	4299      	cmp	r1, r3
 80088fe:	db05      	blt.n	800890c <_printf_float+0x1d4>
 8008900:	6823      	ldr	r3, [r4, #0]
 8008902:	6121      	str	r1, [r4, #16]
 8008904:	07d8      	lsls	r0, r3, #31
 8008906:	d5ea      	bpl.n	80088de <_printf_float+0x1a6>
 8008908:	1c4b      	adds	r3, r1, #1
 800890a:	e7e7      	b.n	80088dc <_printf_float+0x1a4>
 800890c:	2900      	cmp	r1, #0
 800890e:	bfd4      	ite	le
 8008910:	f1c1 0202 	rsble	r2, r1, #2
 8008914:	2201      	movgt	r2, #1
 8008916:	4413      	add	r3, r2
 8008918:	e7e0      	b.n	80088dc <_printf_float+0x1a4>
 800891a:	6823      	ldr	r3, [r4, #0]
 800891c:	055a      	lsls	r2, r3, #21
 800891e:	d407      	bmi.n	8008930 <_printf_float+0x1f8>
 8008920:	6923      	ldr	r3, [r4, #16]
 8008922:	4642      	mov	r2, r8
 8008924:	4631      	mov	r1, r6
 8008926:	4628      	mov	r0, r5
 8008928:	47b8      	blx	r7
 800892a:	3001      	adds	r0, #1
 800892c:	d12c      	bne.n	8008988 <_printf_float+0x250>
 800892e:	e764      	b.n	80087fa <_printf_float+0xc2>
 8008930:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008934:	f240 80e0 	bls.w	8008af8 <_printf_float+0x3c0>
 8008938:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800893c:	2200      	movs	r2, #0
 800893e:	2300      	movs	r3, #0
 8008940:	f7f8 f8c2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008944:	2800      	cmp	r0, #0
 8008946:	d034      	beq.n	80089b2 <_printf_float+0x27a>
 8008948:	4a37      	ldr	r2, [pc, #220]	; (8008a28 <_printf_float+0x2f0>)
 800894a:	2301      	movs	r3, #1
 800894c:	4631      	mov	r1, r6
 800894e:	4628      	mov	r0, r5
 8008950:	47b8      	blx	r7
 8008952:	3001      	adds	r0, #1
 8008954:	f43f af51 	beq.w	80087fa <_printf_float+0xc2>
 8008958:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800895c:	429a      	cmp	r2, r3
 800895e:	db02      	blt.n	8008966 <_printf_float+0x22e>
 8008960:	6823      	ldr	r3, [r4, #0]
 8008962:	07d8      	lsls	r0, r3, #31
 8008964:	d510      	bpl.n	8008988 <_printf_float+0x250>
 8008966:	ee18 3a10 	vmov	r3, s16
 800896a:	4652      	mov	r2, sl
 800896c:	4631      	mov	r1, r6
 800896e:	4628      	mov	r0, r5
 8008970:	47b8      	blx	r7
 8008972:	3001      	adds	r0, #1
 8008974:	f43f af41 	beq.w	80087fa <_printf_float+0xc2>
 8008978:	f04f 0800 	mov.w	r8, #0
 800897c:	f104 091a 	add.w	r9, r4, #26
 8008980:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008982:	3b01      	subs	r3, #1
 8008984:	4543      	cmp	r3, r8
 8008986:	dc09      	bgt.n	800899c <_printf_float+0x264>
 8008988:	6823      	ldr	r3, [r4, #0]
 800898a:	079b      	lsls	r3, r3, #30
 800898c:	f100 8105 	bmi.w	8008b9a <_printf_float+0x462>
 8008990:	68e0      	ldr	r0, [r4, #12]
 8008992:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008994:	4298      	cmp	r0, r3
 8008996:	bfb8      	it	lt
 8008998:	4618      	movlt	r0, r3
 800899a:	e730      	b.n	80087fe <_printf_float+0xc6>
 800899c:	2301      	movs	r3, #1
 800899e:	464a      	mov	r2, r9
 80089a0:	4631      	mov	r1, r6
 80089a2:	4628      	mov	r0, r5
 80089a4:	47b8      	blx	r7
 80089a6:	3001      	adds	r0, #1
 80089a8:	f43f af27 	beq.w	80087fa <_printf_float+0xc2>
 80089ac:	f108 0801 	add.w	r8, r8, #1
 80089b0:	e7e6      	b.n	8008980 <_printf_float+0x248>
 80089b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	dc39      	bgt.n	8008a2c <_printf_float+0x2f4>
 80089b8:	4a1b      	ldr	r2, [pc, #108]	; (8008a28 <_printf_float+0x2f0>)
 80089ba:	2301      	movs	r3, #1
 80089bc:	4631      	mov	r1, r6
 80089be:	4628      	mov	r0, r5
 80089c0:	47b8      	blx	r7
 80089c2:	3001      	adds	r0, #1
 80089c4:	f43f af19 	beq.w	80087fa <_printf_float+0xc2>
 80089c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80089cc:	4313      	orrs	r3, r2
 80089ce:	d102      	bne.n	80089d6 <_printf_float+0x29e>
 80089d0:	6823      	ldr	r3, [r4, #0]
 80089d2:	07d9      	lsls	r1, r3, #31
 80089d4:	d5d8      	bpl.n	8008988 <_printf_float+0x250>
 80089d6:	ee18 3a10 	vmov	r3, s16
 80089da:	4652      	mov	r2, sl
 80089dc:	4631      	mov	r1, r6
 80089de:	4628      	mov	r0, r5
 80089e0:	47b8      	blx	r7
 80089e2:	3001      	adds	r0, #1
 80089e4:	f43f af09 	beq.w	80087fa <_printf_float+0xc2>
 80089e8:	f04f 0900 	mov.w	r9, #0
 80089ec:	f104 0a1a 	add.w	sl, r4, #26
 80089f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089f2:	425b      	negs	r3, r3
 80089f4:	454b      	cmp	r3, r9
 80089f6:	dc01      	bgt.n	80089fc <_printf_float+0x2c4>
 80089f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089fa:	e792      	b.n	8008922 <_printf_float+0x1ea>
 80089fc:	2301      	movs	r3, #1
 80089fe:	4652      	mov	r2, sl
 8008a00:	4631      	mov	r1, r6
 8008a02:	4628      	mov	r0, r5
 8008a04:	47b8      	blx	r7
 8008a06:	3001      	adds	r0, #1
 8008a08:	f43f aef7 	beq.w	80087fa <_printf_float+0xc2>
 8008a0c:	f109 0901 	add.w	r9, r9, #1
 8008a10:	e7ee      	b.n	80089f0 <_printf_float+0x2b8>
 8008a12:	bf00      	nop
 8008a14:	7fefffff 	.word	0x7fefffff
 8008a18:	0800b288 	.word	0x0800b288
 8008a1c:	0800b28c 	.word	0x0800b28c
 8008a20:	0800b294 	.word	0x0800b294
 8008a24:	0800b290 	.word	0x0800b290
 8008a28:	0800b298 	.word	0x0800b298
 8008a2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a30:	429a      	cmp	r2, r3
 8008a32:	bfa8      	it	ge
 8008a34:	461a      	movge	r2, r3
 8008a36:	2a00      	cmp	r2, #0
 8008a38:	4691      	mov	r9, r2
 8008a3a:	dc37      	bgt.n	8008aac <_printf_float+0x374>
 8008a3c:	f04f 0b00 	mov.w	fp, #0
 8008a40:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a44:	f104 021a 	add.w	r2, r4, #26
 8008a48:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a4a:	9305      	str	r3, [sp, #20]
 8008a4c:	eba3 0309 	sub.w	r3, r3, r9
 8008a50:	455b      	cmp	r3, fp
 8008a52:	dc33      	bgt.n	8008abc <_printf_float+0x384>
 8008a54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a58:	429a      	cmp	r2, r3
 8008a5a:	db3b      	blt.n	8008ad4 <_printf_float+0x39c>
 8008a5c:	6823      	ldr	r3, [r4, #0]
 8008a5e:	07da      	lsls	r2, r3, #31
 8008a60:	d438      	bmi.n	8008ad4 <_printf_float+0x39c>
 8008a62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a64:	9a05      	ldr	r2, [sp, #20]
 8008a66:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a68:	1a9a      	subs	r2, r3, r2
 8008a6a:	eba3 0901 	sub.w	r9, r3, r1
 8008a6e:	4591      	cmp	r9, r2
 8008a70:	bfa8      	it	ge
 8008a72:	4691      	movge	r9, r2
 8008a74:	f1b9 0f00 	cmp.w	r9, #0
 8008a78:	dc35      	bgt.n	8008ae6 <_printf_float+0x3ae>
 8008a7a:	f04f 0800 	mov.w	r8, #0
 8008a7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a82:	f104 0a1a 	add.w	sl, r4, #26
 8008a86:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a8a:	1a9b      	subs	r3, r3, r2
 8008a8c:	eba3 0309 	sub.w	r3, r3, r9
 8008a90:	4543      	cmp	r3, r8
 8008a92:	f77f af79 	ble.w	8008988 <_printf_float+0x250>
 8008a96:	2301      	movs	r3, #1
 8008a98:	4652      	mov	r2, sl
 8008a9a:	4631      	mov	r1, r6
 8008a9c:	4628      	mov	r0, r5
 8008a9e:	47b8      	blx	r7
 8008aa0:	3001      	adds	r0, #1
 8008aa2:	f43f aeaa 	beq.w	80087fa <_printf_float+0xc2>
 8008aa6:	f108 0801 	add.w	r8, r8, #1
 8008aaa:	e7ec      	b.n	8008a86 <_printf_float+0x34e>
 8008aac:	4613      	mov	r3, r2
 8008aae:	4631      	mov	r1, r6
 8008ab0:	4642      	mov	r2, r8
 8008ab2:	4628      	mov	r0, r5
 8008ab4:	47b8      	blx	r7
 8008ab6:	3001      	adds	r0, #1
 8008ab8:	d1c0      	bne.n	8008a3c <_printf_float+0x304>
 8008aba:	e69e      	b.n	80087fa <_printf_float+0xc2>
 8008abc:	2301      	movs	r3, #1
 8008abe:	4631      	mov	r1, r6
 8008ac0:	4628      	mov	r0, r5
 8008ac2:	9205      	str	r2, [sp, #20]
 8008ac4:	47b8      	blx	r7
 8008ac6:	3001      	adds	r0, #1
 8008ac8:	f43f ae97 	beq.w	80087fa <_printf_float+0xc2>
 8008acc:	9a05      	ldr	r2, [sp, #20]
 8008ace:	f10b 0b01 	add.w	fp, fp, #1
 8008ad2:	e7b9      	b.n	8008a48 <_printf_float+0x310>
 8008ad4:	ee18 3a10 	vmov	r3, s16
 8008ad8:	4652      	mov	r2, sl
 8008ada:	4631      	mov	r1, r6
 8008adc:	4628      	mov	r0, r5
 8008ade:	47b8      	blx	r7
 8008ae0:	3001      	adds	r0, #1
 8008ae2:	d1be      	bne.n	8008a62 <_printf_float+0x32a>
 8008ae4:	e689      	b.n	80087fa <_printf_float+0xc2>
 8008ae6:	9a05      	ldr	r2, [sp, #20]
 8008ae8:	464b      	mov	r3, r9
 8008aea:	4442      	add	r2, r8
 8008aec:	4631      	mov	r1, r6
 8008aee:	4628      	mov	r0, r5
 8008af0:	47b8      	blx	r7
 8008af2:	3001      	adds	r0, #1
 8008af4:	d1c1      	bne.n	8008a7a <_printf_float+0x342>
 8008af6:	e680      	b.n	80087fa <_printf_float+0xc2>
 8008af8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008afa:	2a01      	cmp	r2, #1
 8008afc:	dc01      	bgt.n	8008b02 <_printf_float+0x3ca>
 8008afe:	07db      	lsls	r3, r3, #31
 8008b00:	d538      	bpl.n	8008b74 <_printf_float+0x43c>
 8008b02:	2301      	movs	r3, #1
 8008b04:	4642      	mov	r2, r8
 8008b06:	4631      	mov	r1, r6
 8008b08:	4628      	mov	r0, r5
 8008b0a:	47b8      	blx	r7
 8008b0c:	3001      	adds	r0, #1
 8008b0e:	f43f ae74 	beq.w	80087fa <_printf_float+0xc2>
 8008b12:	ee18 3a10 	vmov	r3, s16
 8008b16:	4652      	mov	r2, sl
 8008b18:	4631      	mov	r1, r6
 8008b1a:	4628      	mov	r0, r5
 8008b1c:	47b8      	blx	r7
 8008b1e:	3001      	adds	r0, #1
 8008b20:	f43f ae6b 	beq.w	80087fa <_printf_float+0xc2>
 8008b24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008b28:	2200      	movs	r2, #0
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	f7f7 ffcc 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b30:	b9d8      	cbnz	r0, 8008b6a <_printf_float+0x432>
 8008b32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b34:	f108 0201 	add.w	r2, r8, #1
 8008b38:	3b01      	subs	r3, #1
 8008b3a:	4631      	mov	r1, r6
 8008b3c:	4628      	mov	r0, r5
 8008b3e:	47b8      	blx	r7
 8008b40:	3001      	adds	r0, #1
 8008b42:	d10e      	bne.n	8008b62 <_printf_float+0x42a>
 8008b44:	e659      	b.n	80087fa <_printf_float+0xc2>
 8008b46:	2301      	movs	r3, #1
 8008b48:	4652      	mov	r2, sl
 8008b4a:	4631      	mov	r1, r6
 8008b4c:	4628      	mov	r0, r5
 8008b4e:	47b8      	blx	r7
 8008b50:	3001      	adds	r0, #1
 8008b52:	f43f ae52 	beq.w	80087fa <_printf_float+0xc2>
 8008b56:	f108 0801 	add.w	r8, r8, #1
 8008b5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b5c:	3b01      	subs	r3, #1
 8008b5e:	4543      	cmp	r3, r8
 8008b60:	dcf1      	bgt.n	8008b46 <_printf_float+0x40e>
 8008b62:	464b      	mov	r3, r9
 8008b64:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008b68:	e6dc      	b.n	8008924 <_printf_float+0x1ec>
 8008b6a:	f04f 0800 	mov.w	r8, #0
 8008b6e:	f104 0a1a 	add.w	sl, r4, #26
 8008b72:	e7f2      	b.n	8008b5a <_printf_float+0x422>
 8008b74:	2301      	movs	r3, #1
 8008b76:	4642      	mov	r2, r8
 8008b78:	e7df      	b.n	8008b3a <_printf_float+0x402>
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	464a      	mov	r2, r9
 8008b7e:	4631      	mov	r1, r6
 8008b80:	4628      	mov	r0, r5
 8008b82:	47b8      	blx	r7
 8008b84:	3001      	adds	r0, #1
 8008b86:	f43f ae38 	beq.w	80087fa <_printf_float+0xc2>
 8008b8a:	f108 0801 	add.w	r8, r8, #1
 8008b8e:	68e3      	ldr	r3, [r4, #12]
 8008b90:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b92:	1a5b      	subs	r3, r3, r1
 8008b94:	4543      	cmp	r3, r8
 8008b96:	dcf0      	bgt.n	8008b7a <_printf_float+0x442>
 8008b98:	e6fa      	b.n	8008990 <_printf_float+0x258>
 8008b9a:	f04f 0800 	mov.w	r8, #0
 8008b9e:	f104 0919 	add.w	r9, r4, #25
 8008ba2:	e7f4      	b.n	8008b8e <_printf_float+0x456>

08008ba4 <_printf_common>:
 8008ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ba8:	4616      	mov	r6, r2
 8008baa:	4699      	mov	r9, r3
 8008bac:	688a      	ldr	r2, [r1, #8]
 8008bae:	690b      	ldr	r3, [r1, #16]
 8008bb0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	bfb8      	it	lt
 8008bb8:	4613      	movlt	r3, r2
 8008bba:	6033      	str	r3, [r6, #0]
 8008bbc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008bc0:	4607      	mov	r7, r0
 8008bc2:	460c      	mov	r4, r1
 8008bc4:	b10a      	cbz	r2, 8008bca <_printf_common+0x26>
 8008bc6:	3301      	adds	r3, #1
 8008bc8:	6033      	str	r3, [r6, #0]
 8008bca:	6823      	ldr	r3, [r4, #0]
 8008bcc:	0699      	lsls	r1, r3, #26
 8008bce:	bf42      	ittt	mi
 8008bd0:	6833      	ldrmi	r3, [r6, #0]
 8008bd2:	3302      	addmi	r3, #2
 8008bd4:	6033      	strmi	r3, [r6, #0]
 8008bd6:	6825      	ldr	r5, [r4, #0]
 8008bd8:	f015 0506 	ands.w	r5, r5, #6
 8008bdc:	d106      	bne.n	8008bec <_printf_common+0x48>
 8008bde:	f104 0a19 	add.w	sl, r4, #25
 8008be2:	68e3      	ldr	r3, [r4, #12]
 8008be4:	6832      	ldr	r2, [r6, #0]
 8008be6:	1a9b      	subs	r3, r3, r2
 8008be8:	42ab      	cmp	r3, r5
 8008bea:	dc26      	bgt.n	8008c3a <_printf_common+0x96>
 8008bec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008bf0:	1e13      	subs	r3, r2, #0
 8008bf2:	6822      	ldr	r2, [r4, #0]
 8008bf4:	bf18      	it	ne
 8008bf6:	2301      	movne	r3, #1
 8008bf8:	0692      	lsls	r2, r2, #26
 8008bfa:	d42b      	bmi.n	8008c54 <_printf_common+0xb0>
 8008bfc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008c00:	4649      	mov	r1, r9
 8008c02:	4638      	mov	r0, r7
 8008c04:	47c0      	blx	r8
 8008c06:	3001      	adds	r0, #1
 8008c08:	d01e      	beq.n	8008c48 <_printf_common+0xa4>
 8008c0a:	6823      	ldr	r3, [r4, #0]
 8008c0c:	68e5      	ldr	r5, [r4, #12]
 8008c0e:	6832      	ldr	r2, [r6, #0]
 8008c10:	f003 0306 	and.w	r3, r3, #6
 8008c14:	2b04      	cmp	r3, #4
 8008c16:	bf08      	it	eq
 8008c18:	1aad      	subeq	r5, r5, r2
 8008c1a:	68a3      	ldr	r3, [r4, #8]
 8008c1c:	6922      	ldr	r2, [r4, #16]
 8008c1e:	bf0c      	ite	eq
 8008c20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c24:	2500      	movne	r5, #0
 8008c26:	4293      	cmp	r3, r2
 8008c28:	bfc4      	itt	gt
 8008c2a:	1a9b      	subgt	r3, r3, r2
 8008c2c:	18ed      	addgt	r5, r5, r3
 8008c2e:	2600      	movs	r6, #0
 8008c30:	341a      	adds	r4, #26
 8008c32:	42b5      	cmp	r5, r6
 8008c34:	d11a      	bne.n	8008c6c <_printf_common+0xc8>
 8008c36:	2000      	movs	r0, #0
 8008c38:	e008      	b.n	8008c4c <_printf_common+0xa8>
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	4652      	mov	r2, sl
 8008c3e:	4649      	mov	r1, r9
 8008c40:	4638      	mov	r0, r7
 8008c42:	47c0      	blx	r8
 8008c44:	3001      	adds	r0, #1
 8008c46:	d103      	bne.n	8008c50 <_printf_common+0xac>
 8008c48:	f04f 30ff 	mov.w	r0, #4294967295
 8008c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c50:	3501      	adds	r5, #1
 8008c52:	e7c6      	b.n	8008be2 <_printf_common+0x3e>
 8008c54:	18e1      	adds	r1, r4, r3
 8008c56:	1c5a      	adds	r2, r3, #1
 8008c58:	2030      	movs	r0, #48	; 0x30
 8008c5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c5e:	4422      	add	r2, r4
 8008c60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c68:	3302      	adds	r3, #2
 8008c6a:	e7c7      	b.n	8008bfc <_printf_common+0x58>
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	4622      	mov	r2, r4
 8008c70:	4649      	mov	r1, r9
 8008c72:	4638      	mov	r0, r7
 8008c74:	47c0      	blx	r8
 8008c76:	3001      	adds	r0, #1
 8008c78:	d0e6      	beq.n	8008c48 <_printf_common+0xa4>
 8008c7a:	3601      	adds	r6, #1
 8008c7c:	e7d9      	b.n	8008c32 <_printf_common+0x8e>
	...

08008c80 <_printf_i>:
 8008c80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c84:	7e0f      	ldrb	r7, [r1, #24]
 8008c86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008c88:	2f78      	cmp	r7, #120	; 0x78
 8008c8a:	4691      	mov	r9, r2
 8008c8c:	4680      	mov	r8, r0
 8008c8e:	460c      	mov	r4, r1
 8008c90:	469a      	mov	sl, r3
 8008c92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008c96:	d807      	bhi.n	8008ca8 <_printf_i+0x28>
 8008c98:	2f62      	cmp	r7, #98	; 0x62
 8008c9a:	d80a      	bhi.n	8008cb2 <_printf_i+0x32>
 8008c9c:	2f00      	cmp	r7, #0
 8008c9e:	f000 80d8 	beq.w	8008e52 <_printf_i+0x1d2>
 8008ca2:	2f58      	cmp	r7, #88	; 0x58
 8008ca4:	f000 80a3 	beq.w	8008dee <_printf_i+0x16e>
 8008ca8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008cac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008cb0:	e03a      	b.n	8008d28 <_printf_i+0xa8>
 8008cb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008cb6:	2b15      	cmp	r3, #21
 8008cb8:	d8f6      	bhi.n	8008ca8 <_printf_i+0x28>
 8008cba:	a101      	add	r1, pc, #4	; (adr r1, 8008cc0 <_printf_i+0x40>)
 8008cbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008cc0:	08008d19 	.word	0x08008d19
 8008cc4:	08008d2d 	.word	0x08008d2d
 8008cc8:	08008ca9 	.word	0x08008ca9
 8008ccc:	08008ca9 	.word	0x08008ca9
 8008cd0:	08008ca9 	.word	0x08008ca9
 8008cd4:	08008ca9 	.word	0x08008ca9
 8008cd8:	08008d2d 	.word	0x08008d2d
 8008cdc:	08008ca9 	.word	0x08008ca9
 8008ce0:	08008ca9 	.word	0x08008ca9
 8008ce4:	08008ca9 	.word	0x08008ca9
 8008ce8:	08008ca9 	.word	0x08008ca9
 8008cec:	08008e39 	.word	0x08008e39
 8008cf0:	08008d5d 	.word	0x08008d5d
 8008cf4:	08008e1b 	.word	0x08008e1b
 8008cf8:	08008ca9 	.word	0x08008ca9
 8008cfc:	08008ca9 	.word	0x08008ca9
 8008d00:	08008e5b 	.word	0x08008e5b
 8008d04:	08008ca9 	.word	0x08008ca9
 8008d08:	08008d5d 	.word	0x08008d5d
 8008d0c:	08008ca9 	.word	0x08008ca9
 8008d10:	08008ca9 	.word	0x08008ca9
 8008d14:	08008e23 	.word	0x08008e23
 8008d18:	682b      	ldr	r3, [r5, #0]
 8008d1a:	1d1a      	adds	r2, r3, #4
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	602a      	str	r2, [r5, #0]
 8008d20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008d24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008d28:	2301      	movs	r3, #1
 8008d2a:	e0a3      	b.n	8008e74 <_printf_i+0x1f4>
 8008d2c:	6820      	ldr	r0, [r4, #0]
 8008d2e:	6829      	ldr	r1, [r5, #0]
 8008d30:	0606      	lsls	r6, r0, #24
 8008d32:	f101 0304 	add.w	r3, r1, #4
 8008d36:	d50a      	bpl.n	8008d4e <_printf_i+0xce>
 8008d38:	680e      	ldr	r6, [r1, #0]
 8008d3a:	602b      	str	r3, [r5, #0]
 8008d3c:	2e00      	cmp	r6, #0
 8008d3e:	da03      	bge.n	8008d48 <_printf_i+0xc8>
 8008d40:	232d      	movs	r3, #45	; 0x2d
 8008d42:	4276      	negs	r6, r6
 8008d44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d48:	485e      	ldr	r0, [pc, #376]	; (8008ec4 <_printf_i+0x244>)
 8008d4a:	230a      	movs	r3, #10
 8008d4c:	e019      	b.n	8008d82 <_printf_i+0x102>
 8008d4e:	680e      	ldr	r6, [r1, #0]
 8008d50:	602b      	str	r3, [r5, #0]
 8008d52:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008d56:	bf18      	it	ne
 8008d58:	b236      	sxthne	r6, r6
 8008d5a:	e7ef      	b.n	8008d3c <_printf_i+0xbc>
 8008d5c:	682b      	ldr	r3, [r5, #0]
 8008d5e:	6820      	ldr	r0, [r4, #0]
 8008d60:	1d19      	adds	r1, r3, #4
 8008d62:	6029      	str	r1, [r5, #0]
 8008d64:	0601      	lsls	r1, r0, #24
 8008d66:	d501      	bpl.n	8008d6c <_printf_i+0xec>
 8008d68:	681e      	ldr	r6, [r3, #0]
 8008d6a:	e002      	b.n	8008d72 <_printf_i+0xf2>
 8008d6c:	0646      	lsls	r6, r0, #25
 8008d6e:	d5fb      	bpl.n	8008d68 <_printf_i+0xe8>
 8008d70:	881e      	ldrh	r6, [r3, #0]
 8008d72:	4854      	ldr	r0, [pc, #336]	; (8008ec4 <_printf_i+0x244>)
 8008d74:	2f6f      	cmp	r7, #111	; 0x6f
 8008d76:	bf0c      	ite	eq
 8008d78:	2308      	moveq	r3, #8
 8008d7a:	230a      	movne	r3, #10
 8008d7c:	2100      	movs	r1, #0
 8008d7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d82:	6865      	ldr	r5, [r4, #4]
 8008d84:	60a5      	str	r5, [r4, #8]
 8008d86:	2d00      	cmp	r5, #0
 8008d88:	bfa2      	ittt	ge
 8008d8a:	6821      	ldrge	r1, [r4, #0]
 8008d8c:	f021 0104 	bicge.w	r1, r1, #4
 8008d90:	6021      	strge	r1, [r4, #0]
 8008d92:	b90e      	cbnz	r6, 8008d98 <_printf_i+0x118>
 8008d94:	2d00      	cmp	r5, #0
 8008d96:	d04d      	beq.n	8008e34 <_printf_i+0x1b4>
 8008d98:	4615      	mov	r5, r2
 8008d9a:	fbb6 f1f3 	udiv	r1, r6, r3
 8008d9e:	fb03 6711 	mls	r7, r3, r1, r6
 8008da2:	5dc7      	ldrb	r7, [r0, r7]
 8008da4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008da8:	4637      	mov	r7, r6
 8008daa:	42bb      	cmp	r3, r7
 8008dac:	460e      	mov	r6, r1
 8008dae:	d9f4      	bls.n	8008d9a <_printf_i+0x11a>
 8008db0:	2b08      	cmp	r3, #8
 8008db2:	d10b      	bne.n	8008dcc <_printf_i+0x14c>
 8008db4:	6823      	ldr	r3, [r4, #0]
 8008db6:	07de      	lsls	r6, r3, #31
 8008db8:	d508      	bpl.n	8008dcc <_printf_i+0x14c>
 8008dba:	6923      	ldr	r3, [r4, #16]
 8008dbc:	6861      	ldr	r1, [r4, #4]
 8008dbe:	4299      	cmp	r1, r3
 8008dc0:	bfde      	ittt	le
 8008dc2:	2330      	movle	r3, #48	; 0x30
 8008dc4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008dc8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008dcc:	1b52      	subs	r2, r2, r5
 8008dce:	6122      	str	r2, [r4, #16]
 8008dd0:	f8cd a000 	str.w	sl, [sp]
 8008dd4:	464b      	mov	r3, r9
 8008dd6:	aa03      	add	r2, sp, #12
 8008dd8:	4621      	mov	r1, r4
 8008dda:	4640      	mov	r0, r8
 8008ddc:	f7ff fee2 	bl	8008ba4 <_printf_common>
 8008de0:	3001      	adds	r0, #1
 8008de2:	d14c      	bne.n	8008e7e <_printf_i+0x1fe>
 8008de4:	f04f 30ff 	mov.w	r0, #4294967295
 8008de8:	b004      	add	sp, #16
 8008dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dee:	4835      	ldr	r0, [pc, #212]	; (8008ec4 <_printf_i+0x244>)
 8008df0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008df4:	6829      	ldr	r1, [r5, #0]
 8008df6:	6823      	ldr	r3, [r4, #0]
 8008df8:	f851 6b04 	ldr.w	r6, [r1], #4
 8008dfc:	6029      	str	r1, [r5, #0]
 8008dfe:	061d      	lsls	r5, r3, #24
 8008e00:	d514      	bpl.n	8008e2c <_printf_i+0x1ac>
 8008e02:	07df      	lsls	r7, r3, #31
 8008e04:	bf44      	itt	mi
 8008e06:	f043 0320 	orrmi.w	r3, r3, #32
 8008e0a:	6023      	strmi	r3, [r4, #0]
 8008e0c:	b91e      	cbnz	r6, 8008e16 <_printf_i+0x196>
 8008e0e:	6823      	ldr	r3, [r4, #0]
 8008e10:	f023 0320 	bic.w	r3, r3, #32
 8008e14:	6023      	str	r3, [r4, #0]
 8008e16:	2310      	movs	r3, #16
 8008e18:	e7b0      	b.n	8008d7c <_printf_i+0xfc>
 8008e1a:	6823      	ldr	r3, [r4, #0]
 8008e1c:	f043 0320 	orr.w	r3, r3, #32
 8008e20:	6023      	str	r3, [r4, #0]
 8008e22:	2378      	movs	r3, #120	; 0x78
 8008e24:	4828      	ldr	r0, [pc, #160]	; (8008ec8 <_printf_i+0x248>)
 8008e26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008e2a:	e7e3      	b.n	8008df4 <_printf_i+0x174>
 8008e2c:	0659      	lsls	r1, r3, #25
 8008e2e:	bf48      	it	mi
 8008e30:	b2b6      	uxthmi	r6, r6
 8008e32:	e7e6      	b.n	8008e02 <_printf_i+0x182>
 8008e34:	4615      	mov	r5, r2
 8008e36:	e7bb      	b.n	8008db0 <_printf_i+0x130>
 8008e38:	682b      	ldr	r3, [r5, #0]
 8008e3a:	6826      	ldr	r6, [r4, #0]
 8008e3c:	6961      	ldr	r1, [r4, #20]
 8008e3e:	1d18      	adds	r0, r3, #4
 8008e40:	6028      	str	r0, [r5, #0]
 8008e42:	0635      	lsls	r5, r6, #24
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	d501      	bpl.n	8008e4c <_printf_i+0x1cc>
 8008e48:	6019      	str	r1, [r3, #0]
 8008e4a:	e002      	b.n	8008e52 <_printf_i+0x1d2>
 8008e4c:	0670      	lsls	r0, r6, #25
 8008e4e:	d5fb      	bpl.n	8008e48 <_printf_i+0x1c8>
 8008e50:	8019      	strh	r1, [r3, #0]
 8008e52:	2300      	movs	r3, #0
 8008e54:	6123      	str	r3, [r4, #16]
 8008e56:	4615      	mov	r5, r2
 8008e58:	e7ba      	b.n	8008dd0 <_printf_i+0x150>
 8008e5a:	682b      	ldr	r3, [r5, #0]
 8008e5c:	1d1a      	adds	r2, r3, #4
 8008e5e:	602a      	str	r2, [r5, #0]
 8008e60:	681d      	ldr	r5, [r3, #0]
 8008e62:	6862      	ldr	r2, [r4, #4]
 8008e64:	2100      	movs	r1, #0
 8008e66:	4628      	mov	r0, r5
 8008e68:	f7f7 f9ba 	bl	80001e0 <memchr>
 8008e6c:	b108      	cbz	r0, 8008e72 <_printf_i+0x1f2>
 8008e6e:	1b40      	subs	r0, r0, r5
 8008e70:	6060      	str	r0, [r4, #4]
 8008e72:	6863      	ldr	r3, [r4, #4]
 8008e74:	6123      	str	r3, [r4, #16]
 8008e76:	2300      	movs	r3, #0
 8008e78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e7c:	e7a8      	b.n	8008dd0 <_printf_i+0x150>
 8008e7e:	6923      	ldr	r3, [r4, #16]
 8008e80:	462a      	mov	r2, r5
 8008e82:	4649      	mov	r1, r9
 8008e84:	4640      	mov	r0, r8
 8008e86:	47d0      	blx	sl
 8008e88:	3001      	adds	r0, #1
 8008e8a:	d0ab      	beq.n	8008de4 <_printf_i+0x164>
 8008e8c:	6823      	ldr	r3, [r4, #0]
 8008e8e:	079b      	lsls	r3, r3, #30
 8008e90:	d413      	bmi.n	8008eba <_printf_i+0x23a>
 8008e92:	68e0      	ldr	r0, [r4, #12]
 8008e94:	9b03      	ldr	r3, [sp, #12]
 8008e96:	4298      	cmp	r0, r3
 8008e98:	bfb8      	it	lt
 8008e9a:	4618      	movlt	r0, r3
 8008e9c:	e7a4      	b.n	8008de8 <_printf_i+0x168>
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	4632      	mov	r2, r6
 8008ea2:	4649      	mov	r1, r9
 8008ea4:	4640      	mov	r0, r8
 8008ea6:	47d0      	blx	sl
 8008ea8:	3001      	adds	r0, #1
 8008eaa:	d09b      	beq.n	8008de4 <_printf_i+0x164>
 8008eac:	3501      	adds	r5, #1
 8008eae:	68e3      	ldr	r3, [r4, #12]
 8008eb0:	9903      	ldr	r1, [sp, #12]
 8008eb2:	1a5b      	subs	r3, r3, r1
 8008eb4:	42ab      	cmp	r3, r5
 8008eb6:	dcf2      	bgt.n	8008e9e <_printf_i+0x21e>
 8008eb8:	e7eb      	b.n	8008e92 <_printf_i+0x212>
 8008eba:	2500      	movs	r5, #0
 8008ebc:	f104 0619 	add.w	r6, r4, #25
 8008ec0:	e7f5      	b.n	8008eae <_printf_i+0x22e>
 8008ec2:	bf00      	nop
 8008ec4:	0800b29a 	.word	0x0800b29a
 8008ec8:	0800b2ab 	.word	0x0800b2ab

08008ecc <_sbrk_r>:
 8008ecc:	b538      	push	{r3, r4, r5, lr}
 8008ece:	4d06      	ldr	r5, [pc, #24]	; (8008ee8 <_sbrk_r+0x1c>)
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	4604      	mov	r4, r0
 8008ed4:	4608      	mov	r0, r1
 8008ed6:	602b      	str	r3, [r5, #0]
 8008ed8:	f7f9 f97c 	bl	80021d4 <_sbrk>
 8008edc:	1c43      	adds	r3, r0, #1
 8008ede:	d102      	bne.n	8008ee6 <_sbrk_r+0x1a>
 8008ee0:	682b      	ldr	r3, [r5, #0]
 8008ee2:	b103      	cbz	r3, 8008ee6 <_sbrk_r+0x1a>
 8008ee4:	6023      	str	r3, [r4, #0]
 8008ee6:	bd38      	pop	{r3, r4, r5, pc}
 8008ee8:	20000520 	.word	0x20000520

08008eec <siprintf>:
 8008eec:	b40e      	push	{r1, r2, r3}
 8008eee:	b500      	push	{lr}
 8008ef0:	b09c      	sub	sp, #112	; 0x70
 8008ef2:	ab1d      	add	r3, sp, #116	; 0x74
 8008ef4:	9002      	str	r0, [sp, #8]
 8008ef6:	9006      	str	r0, [sp, #24]
 8008ef8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008efc:	4809      	ldr	r0, [pc, #36]	; (8008f24 <siprintf+0x38>)
 8008efe:	9107      	str	r1, [sp, #28]
 8008f00:	9104      	str	r1, [sp, #16]
 8008f02:	4909      	ldr	r1, [pc, #36]	; (8008f28 <siprintf+0x3c>)
 8008f04:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f08:	9105      	str	r1, [sp, #20]
 8008f0a:	6800      	ldr	r0, [r0, #0]
 8008f0c:	9301      	str	r3, [sp, #4]
 8008f0e:	a902      	add	r1, sp, #8
 8008f10:	f001 fa96 	bl	800a440 <_svfiprintf_r>
 8008f14:	9b02      	ldr	r3, [sp, #8]
 8008f16:	2200      	movs	r2, #0
 8008f18:	701a      	strb	r2, [r3, #0]
 8008f1a:	b01c      	add	sp, #112	; 0x70
 8008f1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f20:	b003      	add	sp, #12
 8008f22:	4770      	bx	lr
 8008f24:	2000000c 	.word	0x2000000c
 8008f28:	ffff0208 	.word	0xffff0208

08008f2c <strcpy>:
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f32:	f803 2b01 	strb.w	r2, [r3], #1
 8008f36:	2a00      	cmp	r2, #0
 8008f38:	d1f9      	bne.n	8008f2e <strcpy+0x2>
 8008f3a:	4770      	bx	lr

08008f3c <quorem>:
 8008f3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f40:	6903      	ldr	r3, [r0, #16]
 8008f42:	690c      	ldr	r4, [r1, #16]
 8008f44:	42a3      	cmp	r3, r4
 8008f46:	4607      	mov	r7, r0
 8008f48:	f2c0 8081 	blt.w	800904e <quorem+0x112>
 8008f4c:	3c01      	subs	r4, #1
 8008f4e:	f101 0814 	add.w	r8, r1, #20
 8008f52:	f100 0514 	add.w	r5, r0, #20
 8008f56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f5a:	9301      	str	r3, [sp, #4]
 8008f5c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008f60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f64:	3301      	adds	r3, #1
 8008f66:	429a      	cmp	r2, r3
 8008f68:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008f6c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008f70:	fbb2 f6f3 	udiv	r6, r2, r3
 8008f74:	d331      	bcc.n	8008fda <quorem+0x9e>
 8008f76:	f04f 0e00 	mov.w	lr, #0
 8008f7a:	4640      	mov	r0, r8
 8008f7c:	46ac      	mov	ip, r5
 8008f7e:	46f2      	mov	sl, lr
 8008f80:	f850 2b04 	ldr.w	r2, [r0], #4
 8008f84:	b293      	uxth	r3, r2
 8008f86:	fb06 e303 	mla	r3, r6, r3, lr
 8008f8a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008f8e:	b29b      	uxth	r3, r3
 8008f90:	ebaa 0303 	sub.w	r3, sl, r3
 8008f94:	f8dc a000 	ldr.w	sl, [ip]
 8008f98:	0c12      	lsrs	r2, r2, #16
 8008f9a:	fa13 f38a 	uxtah	r3, r3, sl
 8008f9e:	fb06 e202 	mla	r2, r6, r2, lr
 8008fa2:	9300      	str	r3, [sp, #0]
 8008fa4:	9b00      	ldr	r3, [sp, #0]
 8008fa6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008faa:	b292      	uxth	r2, r2
 8008fac:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008fb0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008fb4:	f8bd 3000 	ldrh.w	r3, [sp]
 8008fb8:	4581      	cmp	r9, r0
 8008fba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008fbe:	f84c 3b04 	str.w	r3, [ip], #4
 8008fc2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008fc6:	d2db      	bcs.n	8008f80 <quorem+0x44>
 8008fc8:	f855 300b 	ldr.w	r3, [r5, fp]
 8008fcc:	b92b      	cbnz	r3, 8008fda <quorem+0x9e>
 8008fce:	9b01      	ldr	r3, [sp, #4]
 8008fd0:	3b04      	subs	r3, #4
 8008fd2:	429d      	cmp	r5, r3
 8008fd4:	461a      	mov	r2, r3
 8008fd6:	d32e      	bcc.n	8009036 <quorem+0xfa>
 8008fd8:	613c      	str	r4, [r7, #16]
 8008fda:	4638      	mov	r0, r7
 8008fdc:	f001 f8bc 	bl	800a158 <__mcmp>
 8008fe0:	2800      	cmp	r0, #0
 8008fe2:	db24      	blt.n	800902e <quorem+0xf2>
 8008fe4:	3601      	adds	r6, #1
 8008fe6:	4628      	mov	r0, r5
 8008fe8:	f04f 0c00 	mov.w	ip, #0
 8008fec:	f858 2b04 	ldr.w	r2, [r8], #4
 8008ff0:	f8d0 e000 	ldr.w	lr, [r0]
 8008ff4:	b293      	uxth	r3, r2
 8008ff6:	ebac 0303 	sub.w	r3, ip, r3
 8008ffa:	0c12      	lsrs	r2, r2, #16
 8008ffc:	fa13 f38e 	uxtah	r3, r3, lr
 8009000:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009004:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009008:	b29b      	uxth	r3, r3
 800900a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800900e:	45c1      	cmp	r9, r8
 8009010:	f840 3b04 	str.w	r3, [r0], #4
 8009014:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009018:	d2e8      	bcs.n	8008fec <quorem+0xb0>
 800901a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800901e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009022:	b922      	cbnz	r2, 800902e <quorem+0xf2>
 8009024:	3b04      	subs	r3, #4
 8009026:	429d      	cmp	r5, r3
 8009028:	461a      	mov	r2, r3
 800902a:	d30a      	bcc.n	8009042 <quorem+0x106>
 800902c:	613c      	str	r4, [r7, #16]
 800902e:	4630      	mov	r0, r6
 8009030:	b003      	add	sp, #12
 8009032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009036:	6812      	ldr	r2, [r2, #0]
 8009038:	3b04      	subs	r3, #4
 800903a:	2a00      	cmp	r2, #0
 800903c:	d1cc      	bne.n	8008fd8 <quorem+0x9c>
 800903e:	3c01      	subs	r4, #1
 8009040:	e7c7      	b.n	8008fd2 <quorem+0x96>
 8009042:	6812      	ldr	r2, [r2, #0]
 8009044:	3b04      	subs	r3, #4
 8009046:	2a00      	cmp	r2, #0
 8009048:	d1f0      	bne.n	800902c <quorem+0xf0>
 800904a:	3c01      	subs	r4, #1
 800904c:	e7eb      	b.n	8009026 <quorem+0xea>
 800904e:	2000      	movs	r0, #0
 8009050:	e7ee      	b.n	8009030 <quorem+0xf4>
 8009052:	0000      	movs	r0, r0
 8009054:	0000      	movs	r0, r0
	...

08009058 <_dtoa_r>:
 8009058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800905c:	ed2d 8b04 	vpush	{d8-d9}
 8009060:	ec57 6b10 	vmov	r6, r7, d0
 8009064:	b093      	sub	sp, #76	; 0x4c
 8009066:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009068:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800906c:	9106      	str	r1, [sp, #24]
 800906e:	ee10 aa10 	vmov	sl, s0
 8009072:	4604      	mov	r4, r0
 8009074:	9209      	str	r2, [sp, #36]	; 0x24
 8009076:	930c      	str	r3, [sp, #48]	; 0x30
 8009078:	46bb      	mov	fp, r7
 800907a:	b975      	cbnz	r5, 800909a <_dtoa_r+0x42>
 800907c:	2010      	movs	r0, #16
 800907e:	f7ff f9bd 	bl	80083fc <malloc>
 8009082:	4602      	mov	r2, r0
 8009084:	6260      	str	r0, [r4, #36]	; 0x24
 8009086:	b920      	cbnz	r0, 8009092 <_dtoa_r+0x3a>
 8009088:	4ba7      	ldr	r3, [pc, #668]	; (8009328 <_dtoa_r+0x2d0>)
 800908a:	21ea      	movs	r1, #234	; 0xea
 800908c:	48a7      	ldr	r0, [pc, #668]	; (800932c <_dtoa_r+0x2d4>)
 800908e:	f001 fad7 	bl	800a640 <__assert_func>
 8009092:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009096:	6005      	str	r5, [r0, #0]
 8009098:	60c5      	str	r5, [r0, #12]
 800909a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800909c:	6819      	ldr	r1, [r3, #0]
 800909e:	b151      	cbz	r1, 80090b6 <_dtoa_r+0x5e>
 80090a0:	685a      	ldr	r2, [r3, #4]
 80090a2:	604a      	str	r2, [r1, #4]
 80090a4:	2301      	movs	r3, #1
 80090a6:	4093      	lsls	r3, r2
 80090a8:	608b      	str	r3, [r1, #8]
 80090aa:	4620      	mov	r0, r4
 80090ac:	f000 fe12 	bl	8009cd4 <_Bfree>
 80090b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80090b2:	2200      	movs	r2, #0
 80090b4:	601a      	str	r2, [r3, #0]
 80090b6:	1e3b      	subs	r3, r7, #0
 80090b8:	bfaa      	itet	ge
 80090ba:	2300      	movge	r3, #0
 80090bc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80090c0:	f8c8 3000 	strge.w	r3, [r8]
 80090c4:	4b9a      	ldr	r3, [pc, #616]	; (8009330 <_dtoa_r+0x2d8>)
 80090c6:	bfbc      	itt	lt
 80090c8:	2201      	movlt	r2, #1
 80090ca:	f8c8 2000 	strlt.w	r2, [r8]
 80090ce:	ea33 030b 	bics.w	r3, r3, fp
 80090d2:	d11b      	bne.n	800910c <_dtoa_r+0xb4>
 80090d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80090d6:	f242 730f 	movw	r3, #9999	; 0x270f
 80090da:	6013      	str	r3, [r2, #0]
 80090dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80090e0:	4333      	orrs	r3, r6
 80090e2:	f000 8592 	beq.w	8009c0a <_dtoa_r+0xbb2>
 80090e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80090e8:	b963      	cbnz	r3, 8009104 <_dtoa_r+0xac>
 80090ea:	4b92      	ldr	r3, [pc, #584]	; (8009334 <_dtoa_r+0x2dc>)
 80090ec:	e022      	b.n	8009134 <_dtoa_r+0xdc>
 80090ee:	4b92      	ldr	r3, [pc, #584]	; (8009338 <_dtoa_r+0x2e0>)
 80090f0:	9301      	str	r3, [sp, #4]
 80090f2:	3308      	adds	r3, #8
 80090f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80090f6:	6013      	str	r3, [r2, #0]
 80090f8:	9801      	ldr	r0, [sp, #4]
 80090fa:	b013      	add	sp, #76	; 0x4c
 80090fc:	ecbd 8b04 	vpop	{d8-d9}
 8009100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009104:	4b8b      	ldr	r3, [pc, #556]	; (8009334 <_dtoa_r+0x2dc>)
 8009106:	9301      	str	r3, [sp, #4]
 8009108:	3303      	adds	r3, #3
 800910a:	e7f3      	b.n	80090f4 <_dtoa_r+0x9c>
 800910c:	2200      	movs	r2, #0
 800910e:	2300      	movs	r3, #0
 8009110:	4650      	mov	r0, sl
 8009112:	4659      	mov	r1, fp
 8009114:	f7f7 fcd8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009118:	ec4b ab19 	vmov	d9, sl, fp
 800911c:	4680      	mov	r8, r0
 800911e:	b158      	cbz	r0, 8009138 <_dtoa_r+0xe0>
 8009120:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009122:	2301      	movs	r3, #1
 8009124:	6013      	str	r3, [r2, #0]
 8009126:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009128:	2b00      	cmp	r3, #0
 800912a:	f000 856b 	beq.w	8009c04 <_dtoa_r+0xbac>
 800912e:	4883      	ldr	r0, [pc, #524]	; (800933c <_dtoa_r+0x2e4>)
 8009130:	6018      	str	r0, [r3, #0]
 8009132:	1e43      	subs	r3, r0, #1
 8009134:	9301      	str	r3, [sp, #4]
 8009136:	e7df      	b.n	80090f8 <_dtoa_r+0xa0>
 8009138:	ec4b ab10 	vmov	d0, sl, fp
 800913c:	aa10      	add	r2, sp, #64	; 0x40
 800913e:	a911      	add	r1, sp, #68	; 0x44
 8009140:	4620      	mov	r0, r4
 8009142:	f001 f8af 	bl	800a2a4 <__d2b>
 8009146:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800914a:	ee08 0a10 	vmov	s16, r0
 800914e:	2d00      	cmp	r5, #0
 8009150:	f000 8084 	beq.w	800925c <_dtoa_r+0x204>
 8009154:	ee19 3a90 	vmov	r3, s19
 8009158:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800915c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009160:	4656      	mov	r6, sl
 8009162:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009166:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800916a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800916e:	4b74      	ldr	r3, [pc, #464]	; (8009340 <_dtoa_r+0x2e8>)
 8009170:	2200      	movs	r2, #0
 8009172:	4630      	mov	r0, r6
 8009174:	4639      	mov	r1, r7
 8009176:	f7f7 f887 	bl	8000288 <__aeabi_dsub>
 800917a:	a365      	add	r3, pc, #404	; (adr r3, 8009310 <_dtoa_r+0x2b8>)
 800917c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009180:	f7f7 fa3a 	bl	80005f8 <__aeabi_dmul>
 8009184:	a364      	add	r3, pc, #400	; (adr r3, 8009318 <_dtoa_r+0x2c0>)
 8009186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800918a:	f7f7 f87f 	bl	800028c <__adddf3>
 800918e:	4606      	mov	r6, r0
 8009190:	4628      	mov	r0, r5
 8009192:	460f      	mov	r7, r1
 8009194:	f7f7 f9c6 	bl	8000524 <__aeabi_i2d>
 8009198:	a361      	add	r3, pc, #388	; (adr r3, 8009320 <_dtoa_r+0x2c8>)
 800919a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800919e:	f7f7 fa2b 	bl	80005f8 <__aeabi_dmul>
 80091a2:	4602      	mov	r2, r0
 80091a4:	460b      	mov	r3, r1
 80091a6:	4630      	mov	r0, r6
 80091a8:	4639      	mov	r1, r7
 80091aa:	f7f7 f86f 	bl	800028c <__adddf3>
 80091ae:	4606      	mov	r6, r0
 80091b0:	460f      	mov	r7, r1
 80091b2:	f7f7 fcd1 	bl	8000b58 <__aeabi_d2iz>
 80091b6:	2200      	movs	r2, #0
 80091b8:	9000      	str	r0, [sp, #0]
 80091ba:	2300      	movs	r3, #0
 80091bc:	4630      	mov	r0, r6
 80091be:	4639      	mov	r1, r7
 80091c0:	f7f7 fc8c 	bl	8000adc <__aeabi_dcmplt>
 80091c4:	b150      	cbz	r0, 80091dc <_dtoa_r+0x184>
 80091c6:	9800      	ldr	r0, [sp, #0]
 80091c8:	f7f7 f9ac 	bl	8000524 <__aeabi_i2d>
 80091cc:	4632      	mov	r2, r6
 80091ce:	463b      	mov	r3, r7
 80091d0:	f7f7 fc7a 	bl	8000ac8 <__aeabi_dcmpeq>
 80091d4:	b910      	cbnz	r0, 80091dc <_dtoa_r+0x184>
 80091d6:	9b00      	ldr	r3, [sp, #0]
 80091d8:	3b01      	subs	r3, #1
 80091da:	9300      	str	r3, [sp, #0]
 80091dc:	9b00      	ldr	r3, [sp, #0]
 80091de:	2b16      	cmp	r3, #22
 80091e0:	d85a      	bhi.n	8009298 <_dtoa_r+0x240>
 80091e2:	9a00      	ldr	r2, [sp, #0]
 80091e4:	4b57      	ldr	r3, [pc, #348]	; (8009344 <_dtoa_r+0x2ec>)
 80091e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ee:	ec51 0b19 	vmov	r0, r1, d9
 80091f2:	f7f7 fc73 	bl	8000adc <__aeabi_dcmplt>
 80091f6:	2800      	cmp	r0, #0
 80091f8:	d050      	beq.n	800929c <_dtoa_r+0x244>
 80091fa:	9b00      	ldr	r3, [sp, #0]
 80091fc:	3b01      	subs	r3, #1
 80091fe:	9300      	str	r3, [sp, #0]
 8009200:	2300      	movs	r3, #0
 8009202:	930b      	str	r3, [sp, #44]	; 0x2c
 8009204:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009206:	1b5d      	subs	r5, r3, r5
 8009208:	1e6b      	subs	r3, r5, #1
 800920a:	9305      	str	r3, [sp, #20]
 800920c:	bf45      	ittet	mi
 800920e:	f1c5 0301 	rsbmi	r3, r5, #1
 8009212:	9304      	strmi	r3, [sp, #16]
 8009214:	2300      	movpl	r3, #0
 8009216:	2300      	movmi	r3, #0
 8009218:	bf4c      	ite	mi
 800921a:	9305      	strmi	r3, [sp, #20]
 800921c:	9304      	strpl	r3, [sp, #16]
 800921e:	9b00      	ldr	r3, [sp, #0]
 8009220:	2b00      	cmp	r3, #0
 8009222:	db3d      	blt.n	80092a0 <_dtoa_r+0x248>
 8009224:	9b05      	ldr	r3, [sp, #20]
 8009226:	9a00      	ldr	r2, [sp, #0]
 8009228:	920a      	str	r2, [sp, #40]	; 0x28
 800922a:	4413      	add	r3, r2
 800922c:	9305      	str	r3, [sp, #20]
 800922e:	2300      	movs	r3, #0
 8009230:	9307      	str	r3, [sp, #28]
 8009232:	9b06      	ldr	r3, [sp, #24]
 8009234:	2b09      	cmp	r3, #9
 8009236:	f200 8089 	bhi.w	800934c <_dtoa_r+0x2f4>
 800923a:	2b05      	cmp	r3, #5
 800923c:	bfc4      	itt	gt
 800923e:	3b04      	subgt	r3, #4
 8009240:	9306      	strgt	r3, [sp, #24]
 8009242:	9b06      	ldr	r3, [sp, #24]
 8009244:	f1a3 0302 	sub.w	r3, r3, #2
 8009248:	bfcc      	ite	gt
 800924a:	2500      	movgt	r5, #0
 800924c:	2501      	movle	r5, #1
 800924e:	2b03      	cmp	r3, #3
 8009250:	f200 8087 	bhi.w	8009362 <_dtoa_r+0x30a>
 8009254:	e8df f003 	tbb	[pc, r3]
 8009258:	59383a2d 	.word	0x59383a2d
 800925c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009260:	441d      	add	r5, r3
 8009262:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009266:	2b20      	cmp	r3, #32
 8009268:	bfc1      	itttt	gt
 800926a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800926e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009272:	fa0b f303 	lslgt.w	r3, fp, r3
 8009276:	fa26 f000 	lsrgt.w	r0, r6, r0
 800927a:	bfda      	itte	le
 800927c:	f1c3 0320 	rsble	r3, r3, #32
 8009280:	fa06 f003 	lslle.w	r0, r6, r3
 8009284:	4318      	orrgt	r0, r3
 8009286:	f7f7 f93d 	bl	8000504 <__aeabi_ui2d>
 800928a:	2301      	movs	r3, #1
 800928c:	4606      	mov	r6, r0
 800928e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009292:	3d01      	subs	r5, #1
 8009294:	930e      	str	r3, [sp, #56]	; 0x38
 8009296:	e76a      	b.n	800916e <_dtoa_r+0x116>
 8009298:	2301      	movs	r3, #1
 800929a:	e7b2      	b.n	8009202 <_dtoa_r+0x1aa>
 800929c:	900b      	str	r0, [sp, #44]	; 0x2c
 800929e:	e7b1      	b.n	8009204 <_dtoa_r+0x1ac>
 80092a0:	9b04      	ldr	r3, [sp, #16]
 80092a2:	9a00      	ldr	r2, [sp, #0]
 80092a4:	1a9b      	subs	r3, r3, r2
 80092a6:	9304      	str	r3, [sp, #16]
 80092a8:	4253      	negs	r3, r2
 80092aa:	9307      	str	r3, [sp, #28]
 80092ac:	2300      	movs	r3, #0
 80092ae:	930a      	str	r3, [sp, #40]	; 0x28
 80092b0:	e7bf      	b.n	8009232 <_dtoa_r+0x1da>
 80092b2:	2300      	movs	r3, #0
 80092b4:	9308      	str	r3, [sp, #32]
 80092b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	dc55      	bgt.n	8009368 <_dtoa_r+0x310>
 80092bc:	2301      	movs	r3, #1
 80092be:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80092c2:	461a      	mov	r2, r3
 80092c4:	9209      	str	r2, [sp, #36]	; 0x24
 80092c6:	e00c      	b.n	80092e2 <_dtoa_r+0x28a>
 80092c8:	2301      	movs	r3, #1
 80092ca:	e7f3      	b.n	80092b4 <_dtoa_r+0x25c>
 80092cc:	2300      	movs	r3, #0
 80092ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80092d0:	9308      	str	r3, [sp, #32]
 80092d2:	9b00      	ldr	r3, [sp, #0]
 80092d4:	4413      	add	r3, r2
 80092d6:	9302      	str	r3, [sp, #8]
 80092d8:	3301      	adds	r3, #1
 80092da:	2b01      	cmp	r3, #1
 80092dc:	9303      	str	r3, [sp, #12]
 80092de:	bfb8      	it	lt
 80092e0:	2301      	movlt	r3, #1
 80092e2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80092e4:	2200      	movs	r2, #0
 80092e6:	6042      	str	r2, [r0, #4]
 80092e8:	2204      	movs	r2, #4
 80092ea:	f102 0614 	add.w	r6, r2, #20
 80092ee:	429e      	cmp	r6, r3
 80092f0:	6841      	ldr	r1, [r0, #4]
 80092f2:	d93d      	bls.n	8009370 <_dtoa_r+0x318>
 80092f4:	4620      	mov	r0, r4
 80092f6:	f000 fcad 	bl	8009c54 <_Balloc>
 80092fa:	9001      	str	r0, [sp, #4]
 80092fc:	2800      	cmp	r0, #0
 80092fe:	d13b      	bne.n	8009378 <_dtoa_r+0x320>
 8009300:	4b11      	ldr	r3, [pc, #68]	; (8009348 <_dtoa_r+0x2f0>)
 8009302:	4602      	mov	r2, r0
 8009304:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009308:	e6c0      	b.n	800908c <_dtoa_r+0x34>
 800930a:	2301      	movs	r3, #1
 800930c:	e7df      	b.n	80092ce <_dtoa_r+0x276>
 800930e:	bf00      	nop
 8009310:	636f4361 	.word	0x636f4361
 8009314:	3fd287a7 	.word	0x3fd287a7
 8009318:	8b60c8b3 	.word	0x8b60c8b3
 800931c:	3fc68a28 	.word	0x3fc68a28
 8009320:	509f79fb 	.word	0x509f79fb
 8009324:	3fd34413 	.word	0x3fd34413
 8009328:	0800b2c9 	.word	0x0800b2c9
 800932c:	0800b2e0 	.word	0x0800b2e0
 8009330:	7ff00000 	.word	0x7ff00000
 8009334:	0800b2c5 	.word	0x0800b2c5
 8009338:	0800b2bc 	.word	0x0800b2bc
 800933c:	0800b299 	.word	0x0800b299
 8009340:	3ff80000 	.word	0x3ff80000
 8009344:	0800b3d0 	.word	0x0800b3d0
 8009348:	0800b33b 	.word	0x0800b33b
 800934c:	2501      	movs	r5, #1
 800934e:	2300      	movs	r3, #0
 8009350:	9306      	str	r3, [sp, #24]
 8009352:	9508      	str	r5, [sp, #32]
 8009354:	f04f 33ff 	mov.w	r3, #4294967295
 8009358:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800935c:	2200      	movs	r2, #0
 800935e:	2312      	movs	r3, #18
 8009360:	e7b0      	b.n	80092c4 <_dtoa_r+0x26c>
 8009362:	2301      	movs	r3, #1
 8009364:	9308      	str	r3, [sp, #32]
 8009366:	e7f5      	b.n	8009354 <_dtoa_r+0x2fc>
 8009368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800936a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800936e:	e7b8      	b.n	80092e2 <_dtoa_r+0x28a>
 8009370:	3101      	adds	r1, #1
 8009372:	6041      	str	r1, [r0, #4]
 8009374:	0052      	lsls	r2, r2, #1
 8009376:	e7b8      	b.n	80092ea <_dtoa_r+0x292>
 8009378:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800937a:	9a01      	ldr	r2, [sp, #4]
 800937c:	601a      	str	r2, [r3, #0]
 800937e:	9b03      	ldr	r3, [sp, #12]
 8009380:	2b0e      	cmp	r3, #14
 8009382:	f200 809d 	bhi.w	80094c0 <_dtoa_r+0x468>
 8009386:	2d00      	cmp	r5, #0
 8009388:	f000 809a 	beq.w	80094c0 <_dtoa_r+0x468>
 800938c:	9b00      	ldr	r3, [sp, #0]
 800938e:	2b00      	cmp	r3, #0
 8009390:	dd32      	ble.n	80093f8 <_dtoa_r+0x3a0>
 8009392:	4ab7      	ldr	r2, [pc, #732]	; (8009670 <_dtoa_r+0x618>)
 8009394:	f003 030f 	and.w	r3, r3, #15
 8009398:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800939c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80093a0:	9b00      	ldr	r3, [sp, #0]
 80093a2:	05d8      	lsls	r0, r3, #23
 80093a4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80093a8:	d516      	bpl.n	80093d8 <_dtoa_r+0x380>
 80093aa:	4bb2      	ldr	r3, [pc, #712]	; (8009674 <_dtoa_r+0x61c>)
 80093ac:	ec51 0b19 	vmov	r0, r1, d9
 80093b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80093b4:	f7f7 fa4a 	bl	800084c <__aeabi_ddiv>
 80093b8:	f007 070f 	and.w	r7, r7, #15
 80093bc:	4682      	mov	sl, r0
 80093be:	468b      	mov	fp, r1
 80093c0:	2503      	movs	r5, #3
 80093c2:	4eac      	ldr	r6, [pc, #688]	; (8009674 <_dtoa_r+0x61c>)
 80093c4:	b957      	cbnz	r7, 80093dc <_dtoa_r+0x384>
 80093c6:	4642      	mov	r2, r8
 80093c8:	464b      	mov	r3, r9
 80093ca:	4650      	mov	r0, sl
 80093cc:	4659      	mov	r1, fp
 80093ce:	f7f7 fa3d 	bl	800084c <__aeabi_ddiv>
 80093d2:	4682      	mov	sl, r0
 80093d4:	468b      	mov	fp, r1
 80093d6:	e028      	b.n	800942a <_dtoa_r+0x3d2>
 80093d8:	2502      	movs	r5, #2
 80093da:	e7f2      	b.n	80093c2 <_dtoa_r+0x36a>
 80093dc:	07f9      	lsls	r1, r7, #31
 80093de:	d508      	bpl.n	80093f2 <_dtoa_r+0x39a>
 80093e0:	4640      	mov	r0, r8
 80093e2:	4649      	mov	r1, r9
 80093e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80093e8:	f7f7 f906 	bl	80005f8 <__aeabi_dmul>
 80093ec:	3501      	adds	r5, #1
 80093ee:	4680      	mov	r8, r0
 80093f0:	4689      	mov	r9, r1
 80093f2:	107f      	asrs	r7, r7, #1
 80093f4:	3608      	adds	r6, #8
 80093f6:	e7e5      	b.n	80093c4 <_dtoa_r+0x36c>
 80093f8:	f000 809b 	beq.w	8009532 <_dtoa_r+0x4da>
 80093fc:	9b00      	ldr	r3, [sp, #0]
 80093fe:	4f9d      	ldr	r7, [pc, #628]	; (8009674 <_dtoa_r+0x61c>)
 8009400:	425e      	negs	r6, r3
 8009402:	4b9b      	ldr	r3, [pc, #620]	; (8009670 <_dtoa_r+0x618>)
 8009404:	f006 020f 	and.w	r2, r6, #15
 8009408:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800940c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009410:	ec51 0b19 	vmov	r0, r1, d9
 8009414:	f7f7 f8f0 	bl	80005f8 <__aeabi_dmul>
 8009418:	1136      	asrs	r6, r6, #4
 800941a:	4682      	mov	sl, r0
 800941c:	468b      	mov	fp, r1
 800941e:	2300      	movs	r3, #0
 8009420:	2502      	movs	r5, #2
 8009422:	2e00      	cmp	r6, #0
 8009424:	d17a      	bne.n	800951c <_dtoa_r+0x4c4>
 8009426:	2b00      	cmp	r3, #0
 8009428:	d1d3      	bne.n	80093d2 <_dtoa_r+0x37a>
 800942a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800942c:	2b00      	cmp	r3, #0
 800942e:	f000 8082 	beq.w	8009536 <_dtoa_r+0x4de>
 8009432:	4b91      	ldr	r3, [pc, #580]	; (8009678 <_dtoa_r+0x620>)
 8009434:	2200      	movs	r2, #0
 8009436:	4650      	mov	r0, sl
 8009438:	4659      	mov	r1, fp
 800943a:	f7f7 fb4f 	bl	8000adc <__aeabi_dcmplt>
 800943e:	2800      	cmp	r0, #0
 8009440:	d079      	beq.n	8009536 <_dtoa_r+0x4de>
 8009442:	9b03      	ldr	r3, [sp, #12]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d076      	beq.n	8009536 <_dtoa_r+0x4de>
 8009448:	9b02      	ldr	r3, [sp, #8]
 800944a:	2b00      	cmp	r3, #0
 800944c:	dd36      	ble.n	80094bc <_dtoa_r+0x464>
 800944e:	9b00      	ldr	r3, [sp, #0]
 8009450:	4650      	mov	r0, sl
 8009452:	4659      	mov	r1, fp
 8009454:	1e5f      	subs	r7, r3, #1
 8009456:	2200      	movs	r2, #0
 8009458:	4b88      	ldr	r3, [pc, #544]	; (800967c <_dtoa_r+0x624>)
 800945a:	f7f7 f8cd 	bl	80005f8 <__aeabi_dmul>
 800945e:	9e02      	ldr	r6, [sp, #8]
 8009460:	4682      	mov	sl, r0
 8009462:	468b      	mov	fp, r1
 8009464:	3501      	adds	r5, #1
 8009466:	4628      	mov	r0, r5
 8009468:	f7f7 f85c 	bl	8000524 <__aeabi_i2d>
 800946c:	4652      	mov	r2, sl
 800946e:	465b      	mov	r3, fp
 8009470:	f7f7 f8c2 	bl	80005f8 <__aeabi_dmul>
 8009474:	4b82      	ldr	r3, [pc, #520]	; (8009680 <_dtoa_r+0x628>)
 8009476:	2200      	movs	r2, #0
 8009478:	f7f6 ff08 	bl	800028c <__adddf3>
 800947c:	46d0      	mov	r8, sl
 800947e:	46d9      	mov	r9, fp
 8009480:	4682      	mov	sl, r0
 8009482:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009486:	2e00      	cmp	r6, #0
 8009488:	d158      	bne.n	800953c <_dtoa_r+0x4e4>
 800948a:	4b7e      	ldr	r3, [pc, #504]	; (8009684 <_dtoa_r+0x62c>)
 800948c:	2200      	movs	r2, #0
 800948e:	4640      	mov	r0, r8
 8009490:	4649      	mov	r1, r9
 8009492:	f7f6 fef9 	bl	8000288 <__aeabi_dsub>
 8009496:	4652      	mov	r2, sl
 8009498:	465b      	mov	r3, fp
 800949a:	4680      	mov	r8, r0
 800949c:	4689      	mov	r9, r1
 800949e:	f7f7 fb3b 	bl	8000b18 <__aeabi_dcmpgt>
 80094a2:	2800      	cmp	r0, #0
 80094a4:	f040 8295 	bne.w	80099d2 <_dtoa_r+0x97a>
 80094a8:	4652      	mov	r2, sl
 80094aa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80094ae:	4640      	mov	r0, r8
 80094b0:	4649      	mov	r1, r9
 80094b2:	f7f7 fb13 	bl	8000adc <__aeabi_dcmplt>
 80094b6:	2800      	cmp	r0, #0
 80094b8:	f040 8289 	bne.w	80099ce <_dtoa_r+0x976>
 80094bc:	ec5b ab19 	vmov	sl, fp, d9
 80094c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	f2c0 8148 	blt.w	8009758 <_dtoa_r+0x700>
 80094c8:	9a00      	ldr	r2, [sp, #0]
 80094ca:	2a0e      	cmp	r2, #14
 80094cc:	f300 8144 	bgt.w	8009758 <_dtoa_r+0x700>
 80094d0:	4b67      	ldr	r3, [pc, #412]	; (8009670 <_dtoa_r+0x618>)
 80094d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80094da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094dc:	2b00      	cmp	r3, #0
 80094de:	f280 80d5 	bge.w	800968c <_dtoa_r+0x634>
 80094e2:	9b03      	ldr	r3, [sp, #12]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	f300 80d1 	bgt.w	800968c <_dtoa_r+0x634>
 80094ea:	f040 826f 	bne.w	80099cc <_dtoa_r+0x974>
 80094ee:	4b65      	ldr	r3, [pc, #404]	; (8009684 <_dtoa_r+0x62c>)
 80094f0:	2200      	movs	r2, #0
 80094f2:	4640      	mov	r0, r8
 80094f4:	4649      	mov	r1, r9
 80094f6:	f7f7 f87f 	bl	80005f8 <__aeabi_dmul>
 80094fa:	4652      	mov	r2, sl
 80094fc:	465b      	mov	r3, fp
 80094fe:	f7f7 fb01 	bl	8000b04 <__aeabi_dcmpge>
 8009502:	9e03      	ldr	r6, [sp, #12]
 8009504:	4637      	mov	r7, r6
 8009506:	2800      	cmp	r0, #0
 8009508:	f040 8245 	bne.w	8009996 <_dtoa_r+0x93e>
 800950c:	9d01      	ldr	r5, [sp, #4]
 800950e:	2331      	movs	r3, #49	; 0x31
 8009510:	f805 3b01 	strb.w	r3, [r5], #1
 8009514:	9b00      	ldr	r3, [sp, #0]
 8009516:	3301      	adds	r3, #1
 8009518:	9300      	str	r3, [sp, #0]
 800951a:	e240      	b.n	800999e <_dtoa_r+0x946>
 800951c:	07f2      	lsls	r2, r6, #31
 800951e:	d505      	bpl.n	800952c <_dtoa_r+0x4d4>
 8009520:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009524:	f7f7 f868 	bl	80005f8 <__aeabi_dmul>
 8009528:	3501      	adds	r5, #1
 800952a:	2301      	movs	r3, #1
 800952c:	1076      	asrs	r6, r6, #1
 800952e:	3708      	adds	r7, #8
 8009530:	e777      	b.n	8009422 <_dtoa_r+0x3ca>
 8009532:	2502      	movs	r5, #2
 8009534:	e779      	b.n	800942a <_dtoa_r+0x3d2>
 8009536:	9f00      	ldr	r7, [sp, #0]
 8009538:	9e03      	ldr	r6, [sp, #12]
 800953a:	e794      	b.n	8009466 <_dtoa_r+0x40e>
 800953c:	9901      	ldr	r1, [sp, #4]
 800953e:	4b4c      	ldr	r3, [pc, #304]	; (8009670 <_dtoa_r+0x618>)
 8009540:	4431      	add	r1, r6
 8009542:	910d      	str	r1, [sp, #52]	; 0x34
 8009544:	9908      	ldr	r1, [sp, #32]
 8009546:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800954a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800954e:	2900      	cmp	r1, #0
 8009550:	d043      	beq.n	80095da <_dtoa_r+0x582>
 8009552:	494d      	ldr	r1, [pc, #308]	; (8009688 <_dtoa_r+0x630>)
 8009554:	2000      	movs	r0, #0
 8009556:	f7f7 f979 	bl	800084c <__aeabi_ddiv>
 800955a:	4652      	mov	r2, sl
 800955c:	465b      	mov	r3, fp
 800955e:	f7f6 fe93 	bl	8000288 <__aeabi_dsub>
 8009562:	9d01      	ldr	r5, [sp, #4]
 8009564:	4682      	mov	sl, r0
 8009566:	468b      	mov	fp, r1
 8009568:	4649      	mov	r1, r9
 800956a:	4640      	mov	r0, r8
 800956c:	f7f7 faf4 	bl	8000b58 <__aeabi_d2iz>
 8009570:	4606      	mov	r6, r0
 8009572:	f7f6 ffd7 	bl	8000524 <__aeabi_i2d>
 8009576:	4602      	mov	r2, r0
 8009578:	460b      	mov	r3, r1
 800957a:	4640      	mov	r0, r8
 800957c:	4649      	mov	r1, r9
 800957e:	f7f6 fe83 	bl	8000288 <__aeabi_dsub>
 8009582:	3630      	adds	r6, #48	; 0x30
 8009584:	f805 6b01 	strb.w	r6, [r5], #1
 8009588:	4652      	mov	r2, sl
 800958a:	465b      	mov	r3, fp
 800958c:	4680      	mov	r8, r0
 800958e:	4689      	mov	r9, r1
 8009590:	f7f7 faa4 	bl	8000adc <__aeabi_dcmplt>
 8009594:	2800      	cmp	r0, #0
 8009596:	d163      	bne.n	8009660 <_dtoa_r+0x608>
 8009598:	4642      	mov	r2, r8
 800959a:	464b      	mov	r3, r9
 800959c:	4936      	ldr	r1, [pc, #216]	; (8009678 <_dtoa_r+0x620>)
 800959e:	2000      	movs	r0, #0
 80095a0:	f7f6 fe72 	bl	8000288 <__aeabi_dsub>
 80095a4:	4652      	mov	r2, sl
 80095a6:	465b      	mov	r3, fp
 80095a8:	f7f7 fa98 	bl	8000adc <__aeabi_dcmplt>
 80095ac:	2800      	cmp	r0, #0
 80095ae:	f040 80b5 	bne.w	800971c <_dtoa_r+0x6c4>
 80095b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80095b4:	429d      	cmp	r5, r3
 80095b6:	d081      	beq.n	80094bc <_dtoa_r+0x464>
 80095b8:	4b30      	ldr	r3, [pc, #192]	; (800967c <_dtoa_r+0x624>)
 80095ba:	2200      	movs	r2, #0
 80095bc:	4650      	mov	r0, sl
 80095be:	4659      	mov	r1, fp
 80095c0:	f7f7 f81a 	bl	80005f8 <__aeabi_dmul>
 80095c4:	4b2d      	ldr	r3, [pc, #180]	; (800967c <_dtoa_r+0x624>)
 80095c6:	4682      	mov	sl, r0
 80095c8:	468b      	mov	fp, r1
 80095ca:	4640      	mov	r0, r8
 80095cc:	4649      	mov	r1, r9
 80095ce:	2200      	movs	r2, #0
 80095d0:	f7f7 f812 	bl	80005f8 <__aeabi_dmul>
 80095d4:	4680      	mov	r8, r0
 80095d6:	4689      	mov	r9, r1
 80095d8:	e7c6      	b.n	8009568 <_dtoa_r+0x510>
 80095da:	4650      	mov	r0, sl
 80095dc:	4659      	mov	r1, fp
 80095de:	f7f7 f80b 	bl	80005f8 <__aeabi_dmul>
 80095e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80095e4:	9d01      	ldr	r5, [sp, #4]
 80095e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80095e8:	4682      	mov	sl, r0
 80095ea:	468b      	mov	fp, r1
 80095ec:	4649      	mov	r1, r9
 80095ee:	4640      	mov	r0, r8
 80095f0:	f7f7 fab2 	bl	8000b58 <__aeabi_d2iz>
 80095f4:	4606      	mov	r6, r0
 80095f6:	f7f6 ff95 	bl	8000524 <__aeabi_i2d>
 80095fa:	3630      	adds	r6, #48	; 0x30
 80095fc:	4602      	mov	r2, r0
 80095fe:	460b      	mov	r3, r1
 8009600:	4640      	mov	r0, r8
 8009602:	4649      	mov	r1, r9
 8009604:	f7f6 fe40 	bl	8000288 <__aeabi_dsub>
 8009608:	f805 6b01 	strb.w	r6, [r5], #1
 800960c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800960e:	429d      	cmp	r5, r3
 8009610:	4680      	mov	r8, r0
 8009612:	4689      	mov	r9, r1
 8009614:	f04f 0200 	mov.w	r2, #0
 8009618:	d124      	bne.n	8009664 <_dtoa_r+0x60c>
 800961a:	4b1b      	ldr	r3, [pc, #108]	; (8009688 <_dtoa_r+0x630>)
 800961c:	4650      	mov	r0, sl
 800961e:	4659      	mov	r1, fp
 8009620:	f7f6 fe34 	bl	800028c <__adddf3>
 8009624:	4602      	mov	r2, r0
 8009626:	460b      	mov	r3, r1
 8009628:	4640      	mov	r0, r8
 800962a:	4649      	mov	r1, r9
 800962c:	f7f7 fa74 	bl	8000b18 <__aeabi_dcmpgt>
 8009630:	2800      	cmp	r0, #0
 8009632:	d173      	bne.n	800971c <_dtoa_r+0x6c4>
 8009634:	4652      	mov	r2, sl
 8009636:	465b      	mov	r3, fp
 8009638:	4913      	ldr	r1, [pc, #76]	; (8009688 <_dtoa_r+0x630>)
 800963a:	2000      	movs	r0, #0
 800963c:	f7f6 fe24 	bl	8000288 <__aeabi_dsub>
 8009640:	4602      	mov	r2, r0
 8009642:	460b      	mov	r3, r1
 8009644:	4640      	mov	r0, r8
 8009646:	4649      	mov	r1, r9
 8009648:	f7f7 fa48 	bl	8000adc <__aeabi_dcmplt>
 800964c:	2800      	cmp	r0, #0
 800964e:	f43f af35 	beq.w	80094bc <_dtoa_r+0x464>
 8009652:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009654:	1e6b      	subs	r3, r5, #1
 8009656:	930f      	str	r3, [sp, #60]	; 0x3c
 8009658:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800965c:	2b30      	cmp	r3, #48	; 0x30
 800965e:	d0f8      	beq.n	8009652 <_dtoa_r+0x5fa>
 8009660:	9700      	str	r7, [sp, #0]
 8009662:	e049      	b.n	80096f8 <_dtoa_r+0x6a0>
 8009664:	4b05      	ldr	r3, [pc, #20]	; (800967c <_dtoa_r+0x624>)
 8009666:	f7f6 ffc7 	bl	80005f8 <__aeabi_dmul>
 800966a:	4680      	mov	r8, r0
 800966c:	4689      	mov	r9, r1
 800966e:	e7bd      	b.n	80095ec <_dtoa_r+0x594>
 8009670:	0800b3d0 	.word	0x0800b3d0
 8009674:	0800b3a8 	.word	0x0800b3a8
 8009678:	3ff00000 	.word	0x3ff00000
 800967c:	40240000 	.word	0x40240000
 8009680:	401c0000 	.word	0x401c0000
 8009684:	40140000 	.word	0x40140000
 8009688:	3fe00000 	.word	0x3fe00000
 800968c:	9d01      	ldr	r5, [sp, #4]
 800968e:	4656      	mov	r6, sl
 8009690:	465f      	mov	r7, fp
 8009692:	4642      	mov	r2, r8
 8009694:	464b      	mov	r3, r9
 8009696:	4630      	mov	r0, r6
 8009698:	4639      	mov	r1, r7
 800969a:	f7f7 f8d7 	bl	800084c <__aeabi_ddiv>
 800969e:	f7f7 fa5b 	bl	8000b58 <__aeabi_d2iz>
 80096a2:	4682      	mov	sl, r0
 80096a4:	f7f6 ff3e 	bl	8000524 <__aeabi_i2d>
 80096a8:	4642      	mov	r2, r8
 80096aa:	464b      	mov	r3, r9
 80096ac:	f7f6 ffa4 	bl	80005f8 <__aeabi_dmul>
 80096b0:	4602      	mov	r2, r0
 80096b2:	460b      	mov	r3, r1
 80096b4:	4630      	mov	r0, r6
 80096b6:	4639      	mov	r1, r7
 80096b8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80096bc:	f7f6 fde4 	bl	8000288 <__aeabi_dsub>
 80096c0:	f805 6b01 	strb.w	r6, [r5], #1
 80096c4:	9e01      	ldr	r6, [sp, #4]
 80096c6:	9f03      	ldr	r7, [sp, #12]
 80096c8:	1bae      	subs	r6, r5, r6
 80096ca:	42b7      	cmp	r7, r6
 80096cc:	4602      	mov	r2, r0
 80096ce:	460b      	mov	r3, r1
 80096d0:	d135      	bne.n	800973e <_dtoa_r+0x6e6>
 80096d2:	f7f6 fddb 	bl	800028c <__adddf3>
 80096d6:	4642      	mov	r2, r8
 80096d8:	464b      	mov	r3, r9
 80096da:	4606      	mov	r6, r0
 80096dc:	460f      	mov	r7, r1
 80096de:	f7f7 fa1b 	bl	8000b18 <__aeabi_dcmpgt>
 80096e2:	b9d0      	cbnz	r0, 800971a <_dtoa_r+0x6c2>
 80096e4:	4642      	mov	r2, r8
 80096e6:	464b      	mov	r3, r9
 80096e8:	4630      	mov	r0, r6
 80096ea:	4639      	mov	r1, r7
 80096ec:	f7f7 f9ec 	bl	8000ac8 <__aeabi_dcmpeq>
 80096f0:	b110      	cbz	r0, 80096f8 <_dtoa_r+0x6a0>
 80096f2:	f01a 0f01 	tst.w	sl, #1
 80096f6:	d110      	bne.n	800971a <_dtoa_r+0x6c2>
 80096f8:	4620      	mov	r0, r4
 80096fa:	ee18 1a10 	vmov	r1, s16
 80096fe:	f000 fae9 	bl	8009cd4 <_Bfree>
 8009702:	2300      	movs	r3, #0
 8009704:	9800      	ldr	r0, [sp, #0]
 8009706:	702b      	strb	r3, [r5, #0]
 8009708:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800970a:	3001      	adds	r0, #1
 800970c:	6018      	str	r0, [r3, #0]
 800970e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009710:	2b00      	cmp	r3, #0
 8009712:	f43f acf1 	beq.w	80090f8 <_dtoa_r+0xa0>
 8009716:	601d      	str	r5, [r3, #0]
 8009718:	e4ee      	b.n	80090f8 <_dtoa_r+0xa0>
 800971a:	9f00      	ldr	r7, [sp, #0]
 800971c:	462b      	mov	r3, r5
 800971e:	461d      	mov	r5, r3
 8009720:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009724:	2a39      	cmp	r2, #57	; 0x39
 8009726:	d106      	bne.n	8009736 <_dtoa_r+0x6de>
 8009728:	9a01      	ldr	r2, [sp, #4]
 800972a:	429a      	cmp	r2, r3
 800972c:	d1f7      	bne.n	800971e <_dtoa_r+0x6c6>
 800972e:	9901      	ldr	r1, [sp, #4]
 8009730:	2230      	movs	r2, #48	; 0x30
 8009732:	3701      	adds	r7, #1
 8009734:	700a      	strb	r2, [r1, #0]
 8009736:	781a      	ldrb	r2, [r3, #0]
 8009738:	3201      	adds	r2, #1
 800973a:	701a      	strb	r2, [r3, #0]
 800973c:	e790      	b.n	8009660 <_dtoa_r+0x608>
 800973e:	4ba6      	ldr	r3, [pc, #664]	; (80099d8 <_dtoa_r+0x980>)
 8009740:	2200      	movs	r2, #0
 8009742:	f7f6 ff59 	bl	80005f8 <__aeabi_dmul>
 8009746:	2200      	movs	r2, #0
 8009748:	2300      	movs	r3, #0
 800974a:	4606      	mov	r6, r0
 800974c:	460f      	mov	r7, r1
 800974e:	f7f7 f9bb 	bl	8000ac8 <__aeabi_dcmpeq>
 8009752:	2800      	cmp	r0, #0
 8009754:	d09d      	beq.n	8009692 <_dtoa_r+0x63a>
 8009756:	e7cf      	b.n	80096f8 <_dtoa_r+0x6a0>
 8009758:	9a08      	ldr	r2, [sp, #32]
 800975a:	2a00      	cmp	r2, #0
 800975c:	f000 80d7 	beq.w	800990e <_dtoa_r+0x8b6>
 8009760:	9a06      	ldr	r2, [sp, #24]
 8009762:	2a01      	cmp	r2, #1
 8009764:	f300 80ba 	bgt.w	80098dc <_dtoa_r+0x884>
 8009768:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800976a:	2a00      	cmp	r2, #0
 800976c:	f000 80b2 	beq.w	80098d4 <_dtoa_r+0x87c>
 8009770:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009774:	9e07      	ldr	r6, [sp, #28]
 8009776:	9d04      	ldr	r5, [sp, #16]
 8009778:	9a04      	ldr	r2, [sp, #16]
 800977a:	441a      	add	r2, r3
 800977c:	9204      	str	r2, [sp, #16]
 800977e:	9a05      	ldr	r2, [sp, #20]
 8009780:	2101      	movs	r1, #1
 8009782:	441a      	add	r2, r3
 8009784:	4620      	mov	r0, r4
 8009786:	9205      	str	r2, [sp, #20]
 8009788:	f000 fb5c 	bl	8009e44 <__i2b>
 800978c:	4607      	mov	r7, r0
 800978e:	2d00      	cmp	r5, #0
 8009790:	dd0c      	ble.n	80097ac <_dtoa_r+0x754>
 8009792:	9b05      	ldr	r3, [sp, #20]
 8009794:	2b00      	cmp	r3, #0
 8009796:	dd09      	ble.n	80097ac <_dtoa_r+0x754>
 8009798:	42ab      	cmp	r3, r5
 800979a:	9a04      	ldr	r2, [sp, #16]
 800979c:	bfa8      	it	ge
 800979e:	462b      	movge	r3, r5
 80097a0:	1ad2      	subs	r2, r2, r3
 80097a2:	9204      	str	r2, [sp, #16]
 80097a4:	9a05      	ldr	r2, [sp, #20]
 80097a6:	1aed      	subs	r5, r5, r3
 80097a8:	1ad3      	subs	r3, r2, r3
 80097aa:	9305      	str	r3, [sp, #20]
 80097ac:	9b07      	ldr	r3, [sp, #28]
 80097ae:	b31b      	cbz	r3, 80097f8 <_dtoa_r+0x7a0>
 80097b0:	9b08      	ldr	r3, [sp, #32]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	f000 80af 	beq.w	8009916 <_dtoa_r+0x8be>
 80097b8:	2e00      	cmp	r6, #0
 80097ba:	dd13      	ble.n	80097e4 <_dtoa_r+0x78c>
 80097bc:	4639      	mov	r1, r7
 80097be:	4632      	mov	r2, r6
 80097c0:	4620      	mov	r0, r4
 80097c2:	f000 fbff 	bl	8009fc4 <__pow5mult>
 80097c6:	ee18 2a10 	vmov	r2, s16
 80097ca:	4601      	mov	r1, r0
 80097cc:	4607      	mov	r7, r0
 80097ce:	4620      	mov	r0, r4
 80097d0:	f000 fb4e 	bl	8009e70 <__multiply>
 80097d4:	ee18 1a10 	vmov	r1, s16
 80097d8:	4680      	mov	r8, r0
 80097da:	4620      	mov	r0, r4
 80097dc:	f000 fa7a 	bl	8009cd4 <_Bfree>
 80097e0:	ee08 8a10 	vmov	s16, r8
 80097e4:	9b07      	ldr	r3, [sp, #28]
 80097e6:	1b9a      	subs	r2, r3, r6
 80097e8:	d006      	beq.n	80097f8 <_dtoa_r+0x7a0>
 80097ea:	ee18 1a10 	vmov	r1, s16
 80097ee:	4620      	mov	r0, r4
 80097f0:	f000 fbe8 	bl	8009fc4 <__pow5mult>
 80097f4:	ee08 0a10 	vmov	s16, r0
 80097f8:	2101      	movs	r1, #1
 80097fa:	4620      	mov	r0, r4
 80097fc:	f000 fb22 	bl	8009e44 <__i2b>
 8009800:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009802:	2b00      	cmp	r3, #0
 8009804:	4606      	mov	r6, r0
 8009806:	f340 8088 	ble.w	800991a <_dtoa_r+0x8c2>
 800980a:	461a      	mov	r2, r3
 800980c:	4601      	mov	r1, r0
 800980e:	4620      	mov	r0, r4
 8009810:	f000 fbd8 	bl	8009fc4 <__pow5mult>
 8009814:	9b06      	ldr	r3, [sp, #24]
 8009816:	2b01      	cmp	r3, #1
 8009818:	4606      	mov	r6, r0
 800981a:	f340 8081 	ble.w	8009920 <_dtoa_r+0x8c8>
 800981e:	f04f 0800 	mov.w	r8, #0
 8009822:	6933      	ldr	r3, [r6, #16]
 8009824:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009828:	6918      	ldr	r0, [r3, #16]
 800982a:	f000 fabb 	bl	8009da4 <__hi0bits>
 800982e:	f1c0 0020 	rsb	r0, r0, #32
 8009832:	9b05      	ldr	r3, [sp, #20]
 8009834:	4418      	add	r0, r3
 8009836:	f010 001f 	ands.w	r0, r0, #31
 800983a:	f000 8092 	beq.w	8009962 <_dtoa_r+0x90a>
 800983e:	f1c0 0320 	rsb	r3, r0, #32
 8009842:	2b04      	cmp	r3, #4
 8009844:	f340 808a 	ble.w	800995c <_dtoa_r+0x904>
 8009848:	f1c0 001c 	rsb	r0, r0, #28
 800984c:	9b04      	ldr	r3, [sp, #16]
 800984e:	4403      	add	r3, r0
 8009850:	9304      	str	r3, [sp, #16]
 8009852:	9b05      	ldr	r3, [sp, #20]
 8009854:	4403      	add	r3, r0
 8009856:	4405      	add	r5, r0
 8009858:	9305      	str	r3, [sp, #20]
 800985a:	9b04      	ldr	r3, [sp, #16]
 800985c:	2b00      	cmp	r3, #0
 800985e:	dd07      	ble.n	8009870 <_dtoa_r+0x818>
 8009860:	ee18 1a10 	vmov	r1, s16
 8009864:	461a      	mov	r2, r3
 8009866:	4620      	mov	r0, r4
 8009868:	f000 fc06 	bl	800a078 <__lshift>
 800986c:	ee08 0a10 	vmov	s16, r0
 8009870:	9b05      	ldr	r3, [sp, #20]
 8009872:	2b00      	cmp	r3, #0
 8009874:	dd05      	ble.n	8009882 <_dtoa_r+0x82a>
 8009876:	4631      	mov	r1, r6
 8009878:	461a      	mov	r2, r3
 800987a:	4620      	mov	r0, r4
 800987c:	f000 fbfc 	bl	800a078 <__lshift>
 8009880:	4606      	mov	r6, r0
 8009882:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009884:	2b00      	cmp	r3, #0
 8009886:	d06e      	beq.n	8009966 <_dtoa_r+0x90e>
 8009888:	ee18 0a10 	vmov	r0, s16
 800988c:	4631      	mov	r1, r6
 800988e:	f000 fc63 	bl	800a158 <__mcmp>
 8009892:	2800      	cmp	r0, #0
 8009894:	da67      	bge.n	8009966 <_dtoa_r+0x90e>
 8009896:	9b00      	ldr	r3, [sp, #0]
 8009898:	3b01      	subs	r3, #1
 800989a:	ee18 1a10 	vmov	r1, s16
 800989e:	9300      	str	r3, [sp, #0]
 80098a0:	220a      	movs	r2, #10
 80098a2:	2300      	movs	r3, #0
 80098a4:	4620      	mov	r0, r4
 80098a6:	f000 fa37 	bl	8009d18 <__multadd>
 80098aa:	9b08      	ldr	r3, [sp, #32]
 80098ac:	ee08 0a10 	vmov	s16, r0
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	f000 81b1 	beq.w	8009c18 <_dtoa_r+0xbc0>
 80098b6:	2300      	movs	r3, #0
 80098b8:	4639      	mov	r1, r7
 80098ba:	220a      	movs	r2, #10
 80098bc:	4620      	mov	r0, r4
 80098be:	f000 fa2b 	bl	8009d18 <__multadd>
 80098c2:	9b02      	ldr	r3, [sp, #8]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	4607      	mov	r7, r0
 80098c8:	f300 808e 	bgt.w	80099e8 <_dtoa_r+0x990>
 80098cc:	9b06      	ldr	r3, [sp, #24]
 80098ce:	2b02      	cmp	r3, #2
 80098d0:	dc51      	bgt.n	8009976 <_dtoa_r+0x91e>
 80098d2:	e089      	b.n	80099e8 <_dtoa_r+0x990>
 80098d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80098d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80098da:	e74b      	b.n	8009774 <_dtoa_r+0x71c>
 80098dc:	9b03      	ldr	r3, [sp, #12]
 80098de:	1e5e      	subs	r6, r3, #1
 80098e0:	9b07      	ldr	r3, [sp, #28]
 80098e2:	42b3      	cmp	r3, r6
 80098e4:	bfbf      	itttt	lt
 80098e6:	9b07      	ldrlt	r3, [sp, #28]
 80098e8:	9607      	strlt	r6, [sp, #28]
 80098ea:	1af2      	sublt	r2, r6, r3
 80098ec:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80098ee:	bfb6      	itet	lt
 80098f0:	189b      	addlt	r3, r3, r2
 80098f2:	1b9e      	subge	r6, r3, r6
 80098f4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80098f6:	9b03      	ldr	r3, [sp, #12]
 80098f8:	bfb8      	it	lt
 80098fa:	2600      	movlt	r6, #0
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	bfb7      	itett	lt
 8009900:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009904:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009908:	1a9d      	sublt	r5, r3, r2
 800990a:	2300      	movlt	r3, #0
 800990c:	e734      	b.n	8009778 <_dtoa_r+0x720>
 800990e:	9e07      	ldr	r6, [sp, #28]
 8009910:	9d04      	ldr	r5, [sp, #16]
 8009912:	9f08      	ldr	r7, [sp, #32]
 8009914:	e73b      	b.n	800978e <_dtoa_r+0x736>
 8009916:	9a07      	ldr	r2, [sp, #28]
 8009918:	e767      	b.n	80097ea <_dtoa_r+0x792>
 800991a:	9b06      	ldr	r3, [sp, #24]
 800991c:	2b01      	cmp	r3, #1
 800991e:	dc18      	bgt.n	8009952 <_dtoa_r+0x8fa>
 8009920:	f1ba 0f00 	cmp.w	sl, #0
 8009924:	d115      	bne.n	8009952 <_dtoa_r+0x8fa>
 8009926:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800992a:	b993      	cbnz	r3, 8009952 <_dtoa_r+0x8fa>
 800992c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009930:	0d1b      	lsrs	r3, r3, #20
 8009932:	051b      	lsls	r3, r3, #20
 8009934:	b183      	cbz	r3, 8009958 <_dtoa_r+0x900>
 8009936:	9b04      	ldr	r3, [sp, #16]
 8009938:	3301      	adds	r3, #1
 800993a:	9304      	str	r3, [sp, #16]
 800993c:	9b05      	ldr	r3, [sp, #20]
 800993e:	3301      	adds	r3, #1
 8009940:	9305      	str	r3, [sp, #20]
 8009942:	f04f 0801 	mov.w	r8, #1
 8009946:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009948:	2b00      	cmp	r3, #0
 800994a:	f47f af6a 	bne.w	8009822 <_dtoa_r+0x7ca>
 800994e:	2001      	movs	r0, #1
 8009950:	e76f      	b.n	8009832 <_dtoa_r+0x7da>
 8009952:	f04f 0800 	mov.w	r8, #0
 8009956:	e7f6      	b.n	8009946 <_dtoa_r+0x8ee>
 8009958:	4698      	mov	r8, r3
 800995a:	e7f4      	b.n	8009946 <_dtoa_r+0x8ee>
 800995c:	f43f af7d 	beq.w	800985a <_dtoa_r+0x802>
 8009960:	4618      	mov	r0, r3
 8009962:	301c      	adds	r0, #28
 8009964:	e772      	b.n	800984c <_dtoa_r+0x7f4>
 8009966:	9b03      	ldr	r3, [sp, #12]
 8009968:	2b00      	cmp	r3, #0
 800996a:	dc37      	bgt.n	80099dc <_dtoa_r+0x984>
 800996c:	9b06      	ldr	r3, [sp, #24]
 800996e:	2b02      	cmp	r3, #2
 8009970:	dd34      	ble.n	80099dc <_dtoa_r+0x984>
 8009972:	9b03      	ldr	r3, [sp, #12]
 8009974:	9302      	str	r3, [sp, #8]
 8009976:	9b02      	ldr	r3, [sp, #8]
 8009978:	b96b      	cbnz	r3, 8009996 <_dtoa_r+0x93e>
 800997a:	4631      	mov	r1, r6
 800997c:	2205      	movs	r2, #5
 800997e:	4620      	mov	r0, r4
 8009980:	f000 f9ca 	bl	8009d18 <__multadd>
 8009984:	4601      	mov	r1, r0
 8009986:	4606      	mov	r6, r0
 8009988:	ee18 0a10 	vmov	r0, s16
 800998c:	f000 fbe4 	bl	800a158 <__mcmp>
 8009990:	2800      	cmp	r0, #0
 8009992:	f73f adbb 	bgt.w	800950c <_dtoa_r+0x4b4>
 8009996:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009998:	9d01      	ldr	r5, [sp, #4]
 800999a:	43db      	mvns	r3, r3
 800999c:	9300      	str	r3, [sp, #0]
 800999e:	f04f 0800 	mov.w	r8, #0
 80099a2:	4631      	mov	r1, r6
 80099a4:	4620      	mov	r0, r4
 80099a6:	f000 f995 	bl	8009cd4 <_Bfree>
 80099aa:	2f00      	cmp	r7, #0
 80099ac:	f43f aea4 	beq.w	80096f8 <_dtoa_r+0x6a0>
 80099b0:	f1b8 0f00 	cmp.w	r8, #0
 80099b4:	d005      	beq.n	80099c2 <_dtoa_r+0x96a>
 80099b6:	45b8      	cmp	r8, r7
 80099b8:	d003      	beq.n	80099c2 <_dtoa_r+0x96a>
 80099ba:	4641      	mov	r1, r8
 80099bc:	4620      	mov	r0, r4
 80099be:	f000 f989 	bl	8009cd4 <_Bfree>
 80099c2:	4639      	mov	r1, r7
 80099c4:	4620      	mov	r0, r4
 80099c6:	f000 f985 	bl	8009cd4 <_Bfree>
 80099ca:	e695      	b.n	80096f8 <_dtoa_r+0x6a0>
 80099cc:	2600      	movs	r6, #0
 80099ce:	4637      	mov	r7, r6
 80099d0:	e7e1      	b.n	8009996 <_dtoa_r+0x93e>
 80099d2:	9700      	str	r7, [sp, #0]
 80099d4:	4637      	mov	r7, r6
 80099d6:	e599      	b.n	800950c <_dtoa_r+0x4b4>
 80099d8:	40240000 	.word	0x40240000
 80099dc:	9b08      	ldr	r3, [sp, #32]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	f000 80ca 	beq.w	8009b78 <_dtoa_r+0xb20>
 80099e4:	9b03      	ldr	r3, [sp, #12]
 80099e6:	9302      	str	r3, [sp, #8]
 80099e8:	2d00      	cmp	r5, #0
 80099ea:	dd05      	ble.n	80099f8 <_dtoa_r+0x9a0>
 80099ec:	4639      	mov	r1, r7
 80099ee:	462a      	mov	r2, r5
 80099f0:	4620      	mov	r0, r4
 80099f2:	f000 fb41 	bl	800a078 <__lshift>
 80099f6:	4607      	mov	r7, r0
 80099f8:	f1b8 0f00 	cmp.w	r8, #0
 80099fc:	d05b      	beq.n	8009ab6 <_dtoa_r+0xa5e>
 80099fe:	6879      	ldr	r1, [r7, #4]
 8009a00:	4620      	mov	r0, r4
 8009a02:	f000 f927 	bl	8009c54 <_Balloc>
 8009a06:	4605      	mov	r5, r0
 8009a08:	b928      	cbnz	r0, 8009a16 <_dtoa_r+0x9be>
 8009a0a:	4b87      	ldr	r3, [pc, #540]	; (8009c28 <_dtoa_r+0xbd0>)
 8009a0c:	4602      	mov	r2, r0
 8009a0e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009a12:	f7ff bb3b 	b.w	800908c <_dtoa_r+0x34>
 8009a16:	693a      	ldr	r2, [r7, #16]
 8009a18:	3202      	adds	r2, #2
 8009a1a:	0092      	lsls	r2, r2, #2
 8009a1c:	f107 010c 	add.w	r1, r7, #12
 8009a20:	300c      	adds	r0, #12
 8009a22:	f7fe fcf3 	bl	800840c <memcpy>
 8009a26:	2201      	movs	r2, #1
 8009a28:	4629      	mov	r1, r5
 8009a2a:	4620      	mov	r0, r4
 8009a2c:	f000 fb24 	bl	800a078 <__lshift>
 8009a30:	9b01      	ldr	r3, [sp, #4]
 8009a32:	f103 0901 	add.w	r9, r3, #1
 8009a36:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009a3a:	4413      	add	r3, r2
 8009a3c:	9305      	str	r3, [sp, #20]
 8009a3e:	f00a 0301 	and.w	r3, sl, #1
 8009a42:	46b8      	mov	r8, r7
 8009a44:	9304      	str	r3, [sp, #16]
 8009a46:	4607      	mov	r7, r0
 8009a48:	4631      	mov	r1, r6
 8009a4a:	ee18 0a10 	vmov	r0, s16
 8009a4e:	f7ff fa75 	bl	8008f3c <quorem>
 8009a52:	4641      	mov	r1, r8
 8009a54:	9002      	str	r0, [sp, #8]
 8009a56:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009a5a:	ee18 0a10 	vmov	r0, s16
 8009a5e:	f000 fb7b 	bl	800a158 <__mcmp>
 8009a62:	463a      	mov	r2, r7
 8009a64:	9003      	str	r0, [sp, #12]
 8009a66:	4631      	mov	r1, r6
 8009a68:	4620      	mov	r0, r4
 8009a6a:	f000 fb91 	bl	800a190 <__mdiff>
 8009a6e:	68c2      	ldr	r2, [r0, #12]
 8009a70:	f109 3bff 	add.w	fp, r9, #4294967295
 8009a74:	4605      	mov	r5, r0
 8009a76:	bb02      	cbnz	r2, 8009aba <_dtoa_r+0xa62>
 8009a78:	4601      	mov	r1, r0
 8009a7a:	ee18 0a10 	vmov	r0, s16
 8009a7e:	f000 fb6b 	bl	800a158 <__mcmp>
 8009a82:	4602      	mov	r2, r0
 8009a84:	4629      	mov	r1, r5
 8009a86:	4620      	mov	r0, r4
 8009a88:	9207      	str	r2, [sp, #28]
 8009a8a:	f000 f923 	bl	8009cd4 <_Bfree>
 8009a8e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009a92:	ea43 0102 	orr.w	r1, r3, r2
 8009a96:	9b04      	ldr	r3, [sp, #16]
 8009a98:	430b      	orrs	r3, r1
 8009a9a:	464d      	mov	r5, r9
 8009a9c:	d10f      	bne.n	8009abe <_dtoa_r+0xa66>
 8009a9e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009aa2:	d02a      	beq.n	8009afa <_dtoa_r+0xaa2>
 8009aa4:	9b03      	ldr	r3, [sp, #12]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	dd02      	ble.n	8009ab0 <_dtoa_r+0xa58>
 8009aaa:	9b02      	ldr	r3, [sp, #8]
 8009aac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009ab0:	f88b a000 	strb.w	sl, [fp]
 8009ab4:	e775      	b.n	80099a2 <_dtoa_r+0x94a>
 8009ab6:	4638      	mov	r0, r7
 8009ab8:	e7ba      	b.n	8009a30 <_dtoa_r+0x9d8>
 8009aba:	2201      	movs	r2, #1
 8009abc:	e7e2      	b.n	8009a84 <_dtoa_r+0xa2c>
 8009abe:	9b03      	ldr	r3, [sp, #12]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	db04      	blt.n	8009ace <_dtoa_r+0xa76>
 8009ac4:	9906      	ldr	r1, [sp, #24]
 8009ac6:	430b      	orrs	r3, r1
 8009ac8:	9904      	ldr	r1, [sp, #16]
 8009aca:	430b      	orrs	r3, r1
 8009acc:	d122      	bne.n	8009b14 <_dtoa_r+0xabc>
 8009ace:	2a00      	cmp	r2, #0
 8009ad0:	ddee      	ble.n	8009ab0 <_dtoa_r+0xa58>
 8009ad2:	ee18 1a10 	vmov	r1, s16
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	4620      	mov	r0, r4
 8009ada:	f000 facd 	bl	800a078 <__lshift>
 8009ade:	4631      	mov	r1, r6
 8009ae0:	ee08 0a10 	vmov	s16, r0
 8009ae4:	f000 fb38 	bl	800a158 <__mcmp>
 8009ae8:	2800      	cmp	r0, #0
 8009aea:	dc03      	bgt.n	8009af4 <_dtoa_r+0xa9c>
 8009aec:	d1e0      	bne.n	8009ab0 <_dtoa_r+0xa58>
 8009aee:	f01a 0f01 	tst.w	sl, #1
 8009af2:	d0dd      	beq.n	8009ab0 <_dtoa_r+0xa58>
 8009af4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009af8:	d1d7      	bne.n	8009aaa <_dtoa_r+0xa52>
 8009afa:	2339      	movs	r3, #57	; 0x39
 8009afc:	f88b 3000 	strb.w	r3, [fp]
 8009b00:	462b      	mov	r3, r5
 8009b02:	461d      	mov	r5, r3
 8009b04:	3b01      	subs	r3, #1
 8009b06:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009b0a:	2a39      	cmp	r2, #57	; 0x39
 8009b0c:	d071      	beq.n	8009bf2 <_dtoa_r+0xb9a>
 8009b0e:	3201      	adds	r2, #1
 8009b10:	701a      	strb	r2, [r3, #0]
 8009b12:	e746      	b.n	80099a2 <_dtoa_r+0x94a>
 8009b14:	2a00      	cmp	r2, #0
 8009b16:	dd07      	ble.n	8009b28 <_dtoa_r+0xad0>
 8009b18:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009b1c:	d0ed      	beq.n	8009afa <_dtoa_r+0xaa2>
 8009b1e:	f10a 0301 	add.w	r3, sl, #1
 8009b22:	f88b 3000 	strb.w	r3, [fp]
 8009b26:	e73c      	b.n	80099a2 <_dtoa_r+0x94a>
 8009b28:	9b05      	ldr	r3, [sp, #20]
 8009b2a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009b2e:	4599      	cmp	r9, r3
 8009b30:	d047      	beq.n	8009bc2 <_dtoa_r+0xb6a>
 8009b32:	ee18 1a10 	vmov	r1, s16
 8009b36:	2300      	movs	r3, #0
 8009b38:	220a      	movs	r2, #10
 8009b3a:	4620      	mov	r0, r4
 8009b3c:	f000 f8ec 	bl	8009d18 <__multadd>
 8009b40:	45b8      	cmp	r8, r7
 8009b42:	ee08 0a10 	vmov	s16, r0
 8009b46:	f04f 0300 	mov.w	r3, #0
 8009b4a:	f04f 020a 	mov.w	r2, #10
 8009b4e:	4641      	mov	r1, r8
 8009b50:	4620      	mov	r0, r4
 8009b52:	d106      	bne.n	8009b62 <_dtoa_r+0xb0a>
 8009b54:	f000 f8e0 	bl	8009d18 <__multadd>
 8009b58:	4680      	mov	r8, r0
 8009b5a:	4607      	mov	r7, r0
 8009b5c:	f109 0901 	add.w	r9, r9, #1
 8009b60:	e772      	b.n	8009a48 <_dtoa_r+0x9f0>
 8009b62:	f000 f8d9 	bl	8009d18 <__multadd>
 8009b66:	4639      	mov	r1, r7
 8009b68:	4680      	mov	r8, r0
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	220a      	movs	r2, #10
 8009b6e:	4620      	mov	r0, r4
 8009b70:	f000 f8d2 	bl	8009d18 <__multadd>
 8009b74:	4607      	mov	r7, r0
 8009b76:	e7f1      	b.n	8009b5c <_dtoa_r+0xb04>
 8009b78:	9b03      	ldr	r3, [sp, #12]
 8009b7a:	9302      	str	r3, [sp, #8]
 8009b7c:	9d01      	ldr	r5, [sp, #4]
 8009b7e:	ee18 0a10 	vmov	r0, s16
 8009b82:	4631      	mov	r1, r6
 8009b84:	f7ff f9da 	bl	8008f3c <quorem>
 8009b88:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009b8c:	9b01      	ldr	r3, [sp, #4]
 8009b8e:	f805 ab01 	strb.w	sl, [r5], #1
 8009b92:	1aea      	subs	r2, r5, r3
 8009b94:	9b02      	ldr	r3, [sp, #8]
 8009b96:	4293      	cmp	r3, r2
 8009b98:	dd09      	ble.n	8009bae <_dtoa_r+0xb56>
 8009b9a:	ee18 1a10 	vmov	r1, s16
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	220a      	movs	r2, #10
 8009ba2:	4620      	mov	r0, r4
 8009ba4:	f000 f8b8 	bl	8009d18 <__multadd>
 8009ba8:	ee08 0a10 	vmov	s16, r0
 8009bac:	e7e7      	b.n	8009b7e <_dtoa_r+0xb26>
 8009bae:	9b02      	ldr	r3, [sp, #8]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	bfc8      	it	gt
 8009bb4:	461d      	movgt	r5, r3
 8009bb6:	9b01      	ldr	r3, [sp, #4]
 8009bb8:	bfd8      	it	le
 8009bba:	2501      	movle	r5, #1
 8009bbc:	441d      	add	r5, r3
 8009bbe:	f04f 0800 	mov.w	r8, #0
 8009bc2:	ee18 1a10 	vmov	r1, s16
 8009bc6:	2201      	movs	r2, #1
 8009bc8:	4620      	mov	r0, r4
 8009bca:	f000 fa55 	bl	800a078 <__lshift>
 8009bce:	4631      	mov	r1, r6
 8009bd0:	ee08 0a10 	vmov	s16, r0
 8009bd4:	f000 fac0 	bl	800a158 <__mcmp>
 8009bd8:	2800      	cmp	r0, #0
 8009bda:	dc91      	bgt.n	8009b00 <_dtoa_r+0xaa8>
 8009bdc:	d102      	bne.n	8009be4 <_dtoa_r+0xb8c>
 8009bde:	f01a 0f01 	tst.w	sl, #1
 8009be2:	d18d      	bne.n	8009b00 <_dtoa_r+0xaa8>
 8009be4:	462b      	mov	r3, r5
 8009be6:	461d      	mov	r5, r3
 8009be8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009bec:	2a30      	cmp	r2, #48	; 0x30
 8009bee:	d0fa      	beq.n	8009be6 <_dtoa_r+0xb8e>
 8009bf0:	e6d7      	b.n	80099a2 <_dtoa_r+0x94a>
 8009bf2:	9a01      	ldr	r2, [sp, #4]
 8009bf4:	429a      	cmp	r2, r3
 8009bf6:	d184      	bne.n	8009b02 <_dtoa_r+0xaaa>
 8009bf8:	9b00      	ldr	r3, [sp, #0]
 8009bfa:	3301      	adds	r3, #1
 8009bfc:	9300      	str	r3, [sp, #0]
 8009bfe:	2331      	movs	r3, #49	; 0x31
 8009c00:	7013      	strb	r3, [r2, #0]
 8009c02:	e6ce      	b.n	80099a2 <_dtoa_r+0x94a>
 8009c04:	4b09      	ldr	r3, [pc, #36]	; (8009c2c <_dtoa_r+0xbd4>)
 8009c06:	f7ff ba95 	b.w	8009134 <_dtoa_r+0xdc>
 8009c0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	f47f aa6e 	bne.w	80090ee <_dtoa_r+0x96>
 8009c12:	4b07      	ldr	r3, [pc, #28]	; (8009c30 <_dtoa_r+0xbd8>)
 8009c14:	f7ff ba8e 	b.w	8009134 <_dtoa_r+0xdc>
 8009c18:	9b02      	ldr	r3, [sp, #8]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	dcae      	bgt.n	8009b7c <_dtoa_r+0xb24>
 8009c1e:	9b06      	ldr	r3, [sp, #24]
 8009c20:	2b02      	cmp	r3, #2
 8009c22:	f73f aea8 	bgt.w	8009976 <_dtoa_r+0x91e>
 8009c26:	e7a9      	b.n	8009b7c <_dtoa_r+0xb24>
 8009c28:	0800b33b 	.word	0x0800b33b
 8009c2c:	0800b298 	.word	0x0800b298
 8009c30:	0800b2bc 	.word	0x0800b2bc

08009c34 <_localeconv_r>:
 8009c34:	4800      	ldr	r0, [pc, #0]	; (8009c38 <_localeconv_r+0x4>)
 8009c36:	4770      	bx	lr
 8009c38:	20000160 	.word	0x20000160

08009c3c <__malloc_lock>:
 8009c3c:	4801      	ldr	r0, [pc, #4]	; (8009c44 <__malloc_lock+0x8>)
 8009c3e:	f000 bd30 	b.w	800a6a2 <__retarget_lock_acquire_recursive>
 8009c42:	bf00      	nop
 8009c44:	20000524 	.word	0x20000524

08009c48 <__malloc_unlock>:
 8009c48:	4801      	ldr	r0, [pc, #4]	; (8009c50 <__malloc_unlock+0x8>)
 8009c4a:	f000 bd2b 	b.w	800a6a4 <__retarget_lock_release_recursive>
 8009c4e:	bf00      	nop
 8009c50:	20000524 	.word	0x20000524

08009c54 <_Balloc>:
 8009c54:	b570      	push	{r4, r5, r6, lr}
 8009c56:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009c58:	4604      	mov	r4, r0
 8009c5a:	460d      	mov	r5, r1
 8009c5c:	b976      	cbnz	r6, 8009c7c <_Balloc+0x28>
 8009c5e:	2010      	movs	r0, #16
 8009c60:	f7fe fbcc 	bl	80083fc <malloc>
 8009c64:	4602      	mov	r2, r0
 8009c66:	6260      	str	r0, [r4, #36]	; 0x24
 8009c68:	b920      	cbnz	r0, 8009c74 <_Balloc+0x20>
 8009c6a:	4b18      	ldr	r3, [pc, #96]	; (8009ccc <_Balloc+0x78>)
 8009c6c:	4818      	ldr	r0, [pc, #96]	; (8009cd0 <_Balloc+0x7c>)
 8009c6e:	2166      	movs	r1, #102	; 0x66
 8009c70:	f000 fce6 	bl	800a640 <__assert_func>
 8009c74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c78:	6006      	str	r6, [r0, #0]
 8009c7a:	60c6      	str	r6, [r0, #12]
 8009c7c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009c7e:	68f3      	ldr	r3, [r6, #12]
 8009c80:	b183      	cbz	r3, 8009ca4 <_Balloc+0x50>
 8009c82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c84:	68db      	ldr	r3, [r3, #12]
 8009c86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009c8a:	b9b8      	cbnz	r0, 8009cbc <_Balloc+0x68>
 8009c8c:	2101      	movs	r1, #1
 8009c8e:	fa01 f605 	lsl.w	r6, r1, r5
 8009c92:	1d72      	adds	r2, r6, #5
 8009c94:	0092      	lsls	r2, r2, #2
 8009c96:	4620      	mov	r0, r4
 8009c98:	f000 fb60 	bl	800a35c <_calloc_r>
 8009c9c:	b160      	cbz	r0, 8009cb8 <_Balloc+0x64>
 8009c9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009ca2:	e00e      	b.n	8009cc2 <_Balloc+0x6e>
 8009ca4:	2221      	movs	r2, #33	; 0x21
 8009ca6:	2104      	movs	r1, #4
 8009ca8:	4620      	mov	r0, r4
 8009caa:	f000 fb57 	bl	800a35c <_calloc_r>
 8009cae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009cb0:	60f0      	str	r0, [r6, #12]
 8009cb2:	68db      	ldr	r3, [r3, #12]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d1e4      	bne.n	8009c82 <_Balloc+0x2e>
 8009cb8:	2000      	movs	r0, #0
 8009cba:	bd70      	pop	{r4, r5, r6, pc}
 8009cbc:	6802      	ldr	r2, [r0, #0]
 8009cbe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009cc8:	e7f7      	b.n	8009cba <_Balloc+0x66>
 8009cca:	bf00      	nop
 8009ccc:	0800b2c9 	.word	0x0800b2c9
 8009cd0:	0800b34c 	.word	0x0800b34c

08009cd4 <_Bfree>:
 8009cd4:	b570      	push	{r4, r5, r6, lr}
 8009cd6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009cd8:	4605      	mov	r5, r0
 8009cda:	460c      	mov	r4, r1
 8009cdc:	b976      	cbnz	r6, 8009cfc <_Bfree+0x28>
 8009cde:	2010      	movs	r0, #16
 8009ce0:	f7fe fb8c 	bl	80083fc <malloc>
 8009ce4:	4602      	mov	r2, r0
 8009ce6:	6268      	str	r0, [r5, #36]	; 0x24
 8009ce8:	b920      	cbnz	r0, 8009cf4 <_Bfree+0x20>
 8009cea:	4b09      	ldr	r3, [pc, #36]	; (8009d10 <_Bfree+0x3c>)
 8009cec:	4809      	ldr	r0, [pc, #36]	; (8009d14 <_Bfree+0x40>)
 8009cee:	218a      	movs	r1, #138	; 0x8a
 8009cf0:	f000 fca6 	bl	800a640 <__assert_func>
 8009cf4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009cf8:	6006      	str	r6, [r0, #0]
 8009cfa:	60c6      	str	r6, [r0, #12]
 8009cfc:	b13c      	cbz	r4, 8009d0e <_Bfree+0x3a>
 8009cfe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009d00:	6862      	ldr	r2, [r4, #4]
 8009d02:	68db      	ldr	r3, [r3, #12]
 8009d04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009d08:	6021      	str	r1, [r4, #0]
 8009d0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009d0e:	bd70      	pop	{r4, r5, r6, pc}
 8009d10:	0800b2c9 	.word	0x0800b2c9
 8009d14:	0800b34c 	.word	0x0800b34c

08009d18 <__multadd>:
 8009d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d1c:	690d      	ldr	r5, [r1, #16]
 8009d1e:	4607      	mov	r7, r0
 8009d20:	460c      	mov	r4, r1
 8009d22:	461e      	mov	r6, r3
 8009d24:	f101 0c14 	add.w	ip, r1, #20
 8009d28:	2000      	movs	r0, #0
 8009d2a:	f8dc 3000 	ldr.w	r3, [ip]
 8009d2e:	b299      	uxth	r1, r3
 8009d30:	fb02 6101 	mla	r1, r2, r1, r6
 8009d34:	0c1e      	lsrs	r6, r3, #16
 8009d36:	0c0b      	lsrs	r3, r1, #16
 8009d38:	fb02 3306 	mla	r3, r2, r6, r3
 8009d3c:	b289      	uxth	r1, r1
 8009d3e:	3001      	adds	r0, #1
 8009d40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009d44:	4285      	cmp	r5, r0
 8009d46:	f84c 1b04 	str.w	r1, [ip], #4
 8009d4a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009d4e:	dcec      	bgt.n	8009d2a <__multadd+0x12>
 8009d50:	b30e      	cbz	r6, 8009d96 <__multadd+0x7e>
 8009d52:	68a3      	ldr	r3, [r4, #8]
 8009d54:	42ab      	cmp	r3, r5
 8009d56:	dc19      	bgt.n	8009d8c <__multadd+0x74>
 8009d58:	6861      	ldr	r1, [r4, #4]
 8009d5a:	4638      	mov	r0, r7
 8009d5c:	3101      	adds	r1, #1
 8009d5e:	f7ff ff79 	bl	8009c54 <_Balloc>
 8009d62:	4680      	mov	r8, r0
 8009d64:	b928      	cbnz	r0, 8009d72 <__multadd+0x5a>
 8009d66:	4602      	mov	r2, r0
 8009d68:	4b0c      	ldr	r3, [pc, #48]	; (8009d9c <__multadd+0x84>)
 8009d6a:	480d      	ldr	r0, [pc, #52]	; (8009da0 <__multadd+0x88>)
 8009d6c:	21b5      	movs	r1, #181	; 0xb5
 8009d6e:	f000 fc67 	bl	800a640 <__assert_func>
 8009d72:	6922      	ldr	r2, [r4, #16]
 8009d74:	3202      	adds	r2, #2
 8009d76:	f104 010c 	add.w	r1, r4, #12
 8009d7a:	0092      	lsls	r2, r2, #2
 8009d7c:	300c      	adds	r0, #12
 8009d7e:	f7fe fb45 	bl	800840c <memcpy>
 8009d82:	4621      	mov	r1, r4
 8009d84:	4638      	mov	r0, r7
 8009d86:	f7ff ffa5 	bl	8009cd4 <_Bfree>
 8009d8a:	4644      	mov	r4, r8
 8009d8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009d90:	3501      	adds	r5, #1
 8009d92:	615e      	str	r6, [r3, #20]
 8009d94:	6125      	str	r5, [r4, #16]
 8009d96:	4620      	mov	r0, r4
 8009d98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d9c:	0800b33b 	.word	0x0800b33b
 8009da0:	0800b34c 	.word	0x0800b34c

08009da4 <__hi0bits>:
 8009da4:	0c03      	lsrs	r3, r0, #16
 8009da6:	041b      	lsls	r3, r3, #16
 8009da8:	b9d3      	cbnz	r3, 8009de0 <__hi0bits+0x3c>
 8009daa:	0400      	lsls	r0, r0, #16
 8009dac:	2310      	movs	r3, #16
 8009dae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009db2:	bf04      	itt	eq
 8009db4:	0200      	lsleq	r0, r0, #8
 8009db6:	3308      	addeq	r3, #8
 8009db8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009dbc:	bf04      	itt	eq
 8009dbe:	0100      	lsleq	r0, r0, #4
 8009dc0:	3304      	addeq	r3, #4
 8009dc2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009dc6:	bf04      	itt	eq
 8009dc8:	0080      	lsleq	r0, r0, #2
 8009dca:	3302      	addeq	r3, #2
 8009dcc:	2800      	cmp	r0, #0
 8009dce:	db05      	blt.n	8009ddc <__hi0bits+0x38>
 8009dd0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009dd4:	f103 0301 	add.w	r3, r3, #1
 8009dd8:	bf08      	it	eq
 8009dda:	2320      	moveq	r3, #32
 8009ddc:	4618      	mov	r0, r3
 8009dde:	4770      	bx	lr
 8009de0:	2300      	movs	r3, #0
 8009de2:	e7e4      	b.n	8009dae <__hi0bits+0xa>

08009de4 <__lo0bits>:
 8009de4:	6803      	ldr	r3, [r0, #0]
 8009de6:	f013 0207 	ands.w	r2, r3, #7
 8009dea:	4601      	mov	r1, r0
 8009dec:	d00b      	beq.n	8009e06 <__lo0bits+0x22>
 8009dee:	07da      	lsls	r2, r3, #31
 8009df0:	d423      	bmi.n	8009e3a <__lo0bits+0x56>
 8009df2:	0798      	lsls	r0, r3, #30
 8009df4:	bf49      	itett	mi
 8009df6:	085b      	lsrmi	r3, r3, #1
 8009df8:	089b      	lsrpl	r3, r3, #2
 8009dfa:	2001      	movmi	r0, #1
 8009dfc:	600b      	strmi	r3, [r1, #0]
 8009dfe:	bf5c      	itt	pl
 8009e00:	600b      	strpl	r3, [r1, #0]
 8009e02:	2002      	movpl	r0, #2
 8009e04:	4770      	bx	lr
 8009e06:	b298      	uxth	r0, r3
 8009e08:	b9a8      	cbnz	r0, 8009e36 <__lo0bits+0x52>
 8009e0a:	0c1b      	lsrs	r3, r3, #16
 8009e0c:	2010      	movs	r0, #16
 8009e0e:	b2da      	uxtb	r2, r3
 8009e10:	b90a      	cbnz	r2, 8009e16 <__lo0bits+0x32>
 8009e12:	3008      	adds	r0, #8
 8009e14:	0a1b      	lsrs	r3, r3, #8
 8009e16:	071a      	lsls	r2, r3, #28
 8009e18:	bf04      	itt	eq
 8009e1a:	091b      	lsreq	r3, r3, #4
 8009e1c:	3004      	addeq	r0, #4
 8009e1e:	079a      	lsls	r2, r3, #30
 8009e20:	bf04      	itt	eq
 8009e22:	089b      	lsreq	r3, r3, #2
 8009e24:	3002      	addeq	r0, #2
 8009e26:	07da      	lsls	r2, r3, #31
 8009e28:	d403      	bmi.n	8009e32 <__lo0bits+0x4e>
 8009e2a:	085b      	lsrs	r3, r3, #1
 8009e2c:	f100 0001 	add.w	r0, r0, #1
 8009e30:	d005      	beq.n	8009e3e <__lo0bits+0x5a>
 8009e32:	600b      	str	r3, [r1, #0]
 8009e34:	4770      	bx	lr
 8009e36:	4610      	mov	r0, r2
 8009e38:	e7e9      	b.n	8009e0e <__lo0bits+0x2a>
 8009e3a:	2000      	movs	r0, #0
 8009e3c:	4770      	bx	lr
 8009e3e:	2020      	movs	r0, #32
 8009e40:	4770      	bx	lr
	...

08009e44 <__i2b>:
 8009e44:	b510      	push	{r4, lr}
 8009e46:	460c      	mov	r4, r1
 8009e48:	2101      	movs	r1, #1
 8009e4a:	f7ff ff03 	bl	8009c54 <_Balloc>
 8009e4e:	4602      	mov	r2, r0
 8009e50:	b928      	cbnz	r0, 8009e5e <__i2b+0x1a>
 8009e52:	4b05      	ldr	r3, [pc, #20]	; (8009e68 <__i2b+0x24>)
 8009e54:	4805      	ldr	r0, [pc, #20]	; (8009e6c <__i2b+0x28>)
 8009e56:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009e5a:	f000 fbf1 	bl	800a640 <__assert_func>
 8009e5e:	2301      	movs	r3, #1
 8009e60:	6144      	str	r4, [r0, #20]
 8009e62:	6103      	str	r3, [r0, #16]
 8009e64:	bd10      	pop	{r4, pc}
 8009e66:	bf00      	nop
 8009e68:	0800b33b 	.word	0x0800b33b
 8009e6c:	0800b34c 	.word	0x0800b34c

08009e70 <__multiply>:
 8009e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e74:	4691      	mov	r9, r2
 8009e76:	690a      	ldr	r2, [r1, #16]
 8009e78:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009e7c:	429a      	cmp	r2, r3
 8009e7e:	bfb8      	it	lt
 8009e80:	460b      	movlt	r3, r1
 8009e82:	460c      	mov	r4, r1
 8009e84:	bfbc      	itt	lt
 8009e86:	464c      	movlt	r4, r9
 8009e88:	4699      	movlt	r9, r3
 8009e8a:	6927      	ldr	r7, [r4, #16]
 8009e8c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009e90:	68a3      	ldr	r3, [r4, #8]
 8009e92:	6861      	ldr	r1, [r4, #4]
 8009e94:	eb07 060a 	add.w	r6, r7, sl
 8009e98:	42b3      	cmp	r3, r6
 8009e9a:	b085      	sub	sp, #20
 8009e9c:	bfb8      	it	lt
 8009e9e:	3101      	addlt	r1, #1
 8009ea0:	f7ff fed8 	bl	8009c54 <_Balloc>
 8009ea4:	b930      	cbnz	r0, 8009eb4 <__multiply+0x44>
 8009ea6:	4602      	mov	r2, r0
 8009ea8:	4b44      	ldr	r3, [pc, #272]	; (8009fbc <__multiply+0x14c>)
 8009eaa:	4845      	ldr	r0, [pc, #276]	; (8009fc0 <__multiply+0x150>)
 8009eac:	f240 115d 	movw	r1, #349	; 0x15d
 8009eb0:	f000 fbc6 	bl	800a640 <__assert_func>
 8009eb4:	f100 0514 	add.w	r5, r0, #20
 8009eb8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009ebc:	462b      	mov	r3, r5
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	4543      	cmp	r3, r8
 8009ec2:	d321      	bcc.n	8009f08 <__multiply+0x98>
 8009ec4:	f104 0314 	add.w	r3, r4, #20
 8009ec8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009ecc:	f109 0314 	add.w	r3, r9, #20
 8009ed0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009ed4:	9202      	str	r2, [sp, #8]
 8009ed6:	1b3a      	subs	r2, r7, r4
 8009ed8:	3a15      	subs	r2, #21
 8009eda:	f022 0203 	bic.w	r2, r2, #3
 8009ede:	3204      	adds	r2, #4
 8009ee0:	f104 0115 	add.w	r1, r4, #21
 8009ee4:	428f      	cmp	r7, r1
 8009ee6:	bf38      	it	cc
 8009ee8:	2204      	movcc	r2, #4
 8009eea:	9201      	str	r2, [sp, #4]
 8009eec:	9a02      	ldr	r2, [sp, #8]
 8009eee:	9303      	str	r3, [sp, #12]
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	d80c      	bhi.n	8009f0e <__multiply+0x9e>
 8009ef4:	2e00      	cmp	r6, #0
 8009ef6:	dd03      	ble.n	8009f00 <__multiply+0x90>
 8009ef8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d05a      	beq.n	8009fb6 <__multiply+0x146>
 8009f00:	6106      	str	r6, [r0, #16]
 8009f02:	b005      	add	sp, #20
 8009f04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f08:	f843 2b04 	str.w	r2, [r3], #4
 8009f0c:	e7d8      	b.n	8009ec0 <__multiply+0x50>
 8009f0e:	f8b3 a000 	ldrh.w	sl, [r3]
 8009f12:	f1ba 0f00 	cmp.w	sl, #0
 8009f16:	d024      	beq.n	8009f62 <__multiply+0xf2>
 8009f18:	f104 0e14 	add.w	lr, r4, #20
 8009f1c:	46a9      	mov	r9, r5
 8009f1e:	f04f 0c00 	mov.w	ip, #0
 8009f22:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009f26:	f8d9 1000 	ldr.w	r1, [r9]
 8009f2a:	fa1f fb82 	uxth.w	fp, r2
 8009f2e:	b289      	uxth	r1, r1
 8009f30:	fb0a 110b 	mla	r1, sl, fp, r1
 8009f34:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009f38:	f8d9 2000 	ldr.w	r2, [r9]
 8009f3c:	4461      	add	r1, ip
 8009f3e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009f42:	fb0a c20b 	mla	r2, sl, fp, ip
 8009f46:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009f4a:	b289      	uxth	r1, r1
 8009f4c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009f50:	4577      	cmp	r7, lr
 8009f52:	f849 1b04 	str.w	r1, [r9], #4
 8009f56:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009f5a:	d8e2      	bhi.n	8009f22 <__multiply+0xb2>
 8009f5c:	9a01      	ldr	r2, [sp, #4]
 8009f5e:	f845 c002 	str.w	ip, [r5, r2]
 8009f62:	9a03      	ldr	r2, [sp, #12]
 8009f64:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009f68:	3304      	adds	r3, #4
 8009f6a:	f1b9 0f00 	cmp.w	r9, #0
 8009f6e:	d020      	beq.n	8009fb2 <__multiply+0x142>
 8009f70:	6829      	ldr	r1, [r5, #0]
 8009f72:	f104 0c14 	add.w	ip, r4, #20
 8009f76:	46ae      	mov	lr, r5
 8009f78:	f04f 0a00 	mov.w	sl, #0
 8009f7c:	f8bc b000 	ldrh.w	fp, [ip]
 8009f80:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009f84:	fb09 220b 	mla	r2, r9, fp, r2
 8009f88:	4492      	add	sl, r2
 8009f8a:	b289      	uxth	r1, r1
 8009f8c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009f90:	f84e 1b04 	str.w	r1, [lr], #4
 8009f94:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009f98:	f8be 1000 	ldrh.w	r1, [lr]
 8009f9c:	0c12      	lsrs	r2, r2, #16
 8009f9e:	fb09 1102 	mla	r1, r9, r2, r1
 8009fa2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009fa6:	4567      	cmp	r7, ip
 8009fa8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009fac:	d8e6      	bhi.n	8009f7c <__multiply+0x10c>
 8009fae:	9a01      	ldr	r2, [sp, #4]
 8009fb0:	50a9      	str	r1, [r5, r2]
 8009fb2:	3504      	adds	r5, #4
 8009fb4:	e79a      	b.n	8009eec <__multiply+0x7c>
 8009fb6:	3e01      	subs	r6, #1
 8009fb8:	e79c      	b.n	8009ef4 <__multiply+0x84>
 8009fba:	bf00      	nop
 8009fbc:	0800b33b 	.word	0x0800b33b
 8009fc0:	0800b34c 	.word	0x0800b34c

08009fc4 <__pow5mult>:
 8009fc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fc8:	4615      	mov	r5, r2
 8009fca:	f012 0203 	ands.w	r2, r2, #3
 8009fce:	4606      	mov	r6, r0
 8009fd0:	460f      	mov	r7, r1
 8009fd2:	d007      	beq.n	8009fe4 <__pow5mult+0x20>
 8009fd4:	4c25      	ldr	r4, [pc, #148]	; (800a06c <__pow5mult+0xa8>)
 8009fd6:	3a01      	subs	r2, #1
 8009fd8:	2300      	movs	r3, #0
 8009fda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009fde:	f7ff fe9b 	bl	8009d18 <__multadd>
 8009fe2:	4607      	mov	r7, r0
 8009fe4:	10ad      	asrs	r5, r5, #2
 8009fe6:	d03d      	beq.n	800a064 <__pow5mult+0xa0>
 8009fe8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009fea:	b97c      	cbnz	r4, 800a00c <__pow5mult+0x48>
 8009fec:	2010      	movs	r0, #16
 8009fee:	f7fe fa05 	bl	80083fc <malloc>
 8009ff2:	4602      	mov	r2, r0
 8009ff4:	6270      	str	r0, [r6, #36]	; 0x24
 8009ff6:	b928      	cbnz	r0, 800a004 <__pow5mult+0x40>
 8009ff8:	4b1d      	ldr	r3, [pc, #116]	; (800a070 <__pow5mult+0xac>)
 8009ffa:	481e      	ldr	r0, [pc, #120]	; (800a074 <__pow5mult+0xb0>)
 8009ffc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a000:	f000 fb1e 	bl	800a640 <__assert_func>
 800a004:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a008:	6004      	str	r4, [r0, #0]
 800a00a:	60c4      	str	r4, [r0, #12]
 800a00c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a010:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a014:	b94c      	cbnz	r4, 800a02a <__pow5mult+0x66>
 800a016:	f240 2171 	movw	r1, #625	; 0x271
 800a01a:	4630      	mov	r0, r6
 800a01c:	f7ff ff12 	bl	8009e44 <__i2b>
 800a020:	2300      	movs	r3, #0
 800a022:	f8c8 0008 	str.w	r0, [r8, #8]
 800a026:	4604      	mov	r4, r0
 800a028:	6003      	str	r3, [r0, #0]
 800a02a:	f04f 0900 	mov.w	r9, #0
 800a02e:	07eb      	lsls	r3, r5, #31
 800a030:	d50a      	bpl.n	800a048 <__pow5mult+0x84>
 800a032:	4639      	mov	r1, r7
 800a034:	4622      	mov	r2, r4
 800a036:	4630      	mov	r0, r6
 800a038:	f7ff ff1a 	bl	8009e70 <__multiply>
 800a03c:	4639      	mov	r1, r7
 800a03e:	4680      	mov	r8, r0
 800a040:	4630      	mov	r0, r6
 800a042:	f7ff fe47 	bl	8009cd4 <_Bfree>
 800a046:	4647      	mov	r7, r8
 800a048:	106d      	asrs	r5, r5, #1
 800a04a:	d00b      	beq.n	800a064 <__pow5mult+0xa0>
 800a04c:	6820      	ldr	r0, [r4, #0]
 800a04e:	b938      	cbnz	r0, 800a060 <__pow5mult+0x9c>
 800a050:	4622      	mov	r2, r4
 800a052:	4621      	mov	r1, r4
 800a054:	4630      	mov	r0, r6
 800a056:	f7ff ff0b 	bl	8009e70 <__multiply>
 800a05a:	6020      	str	r0, [r4, #0]
 800a05c:	f8c0 9000 	str.w	r9, [r0]
 800a060:	4604      	mov	r4, r0
 800a062:	e7e4      	b.n	800a02e <__pow5mult+0x6a>
 800a064:	4638      	mov	r0, r7
 800a066:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a06a:	bf00      	nop
 800a06c:	0800b498 	.word	0x0800b498
 800a070:	0800b2c9 	.word	0x0800b2c9
 800a074:	0800b34c 	.word	0x0800b34c

0800a078 <__lshift>:
 800a078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a07c:	460c      	mov	r4, r1
 800a07e:	6849      	ldr	r1, [r1, #4]
 800a080:	6923      	ldr	r3, [r4, #16]
 800a082:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a086:	68a3      	ldr	r3, [r4, #8]
 800a088:	4607      	mov	r7, r0
 800a08a:	4691      	mov	r9, r2
 800a08c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a090:	f108 0601 	add.w	r6, r8, #1
 800a094:	42b3      	cmp	r3, r6
 800a096:	db0b      	blt.n	800a0b0 <__lshift+0x38>
 800a098:	4638      	mov	r0, r7
 800a09a:	f7ff fddb 	bl	8009c54 <_Balloc>
 800a09e:	4605      	mov	r5, r0
 800a0a0:	b948      	cbnz	r0, 800a0b6 <__lshift+0x3e>
 800a0a2:	4602      	mov	r2, r0
 800a0a4:	4b2a      	ldr	r3, [pc, #168]	; (800a150 <__lshift+0xd8>)
 800a0a6:	482b      	ldr	r0, [pc, #172]	; (800a154 <__lshift+0xdc>)
 800a0a8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a0ac:	f000 fac8 	bl	800a640 <__assert_func>
 800a0b0:	3101      	adds	r1, #1
 800a0b2:	005b      	lsls	r3, r3, #1
 800a0b4:	e7ee      	b.n	800a094 <__lshift+0x1c>
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	f100 0114 	add.w	r1, r0, #20
 800a0bc:	f100 0210 	add.w	r2, r0, #16
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	4553      	cmp	r3, sl
 800a0c4:	db37      	blt.n	800a136 <__lshift+0xbe>
 800a0c6:	6920      	ldr	r0, [r4, #16]
 800a0c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a0cc:	f104 0314 	add.w	r3, r4, #20
 800a0d0:	f019 091f 	ands.w	r9, r9, #31
 800a0d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a0d8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a0dc:	d02f      	beq.n	800a13e <__lshift+0xc6>
 800a0de:	f1c9 0e20 	rsb	lr, r9, #32
 800a0e2:	468a      	mov	sl, r1
 800a0e4:	f04f 0c00 	mov.w	ip, #0
 800a0e8:	681a      	ldr	r2, [r3, #0]
 800a0ea:	fa02 f209 	lsl.w	r2, r2, r9
 800a0ee:	ea42 020c 	orr.w	r2, r2, ip
 800a0f2:	f84a 2b04 	str.w	r2, [sl], #4
 800a0f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0fa:	4298      	cmp	r0, r3
 800a0fc:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a100:	d8f2      	bhi.n	800a0e8 <__lshift+0x70>
 800a102:	1b03      	subs	r3, r0, r4
 800a104:	3b15      	subs	r3, #21
 800a106:	f023 0303 	bic.w	r3, r3, #3
 800a10a:	3304      	adds	r3, #4
 800a10c:	f104 0215 	add.w	r2, r4, #21
 800a110:	4290      	cmp	r0, r2
 800a112:	bf38      	it	cc
 800a114:	2304      	movcc	r3, #4
 800a116:	f841 c003 	str.w	ip, [r1, r3]
 800a11a:	f1bc 0f00 	cmp.w	ip, #0
 800a11e:	d001      	beq.n	800a124 <__lshift+0xac>
 800a120:	f108 0602 	add.w	r6, r8, #2
 800a124:	3e01      	subs	r6, #1
 800a126:	4638      	mov	r0, r7
 800a128:	612e      	str	r6, [r5, #16]
 800a12a:	4621      	mov	r1, r4
 800a12c:	f7ff fdd2 	bl	8009cd4 <_Bfree>
 800a130:	4628      	mov	r0, r5
 800a132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a136:	f842 0f04 	str.w	r0, [r2, #4]!
 800a13a:	3301      	adds	r3, #1
 800a13c:	e7c1      	b.n	800a0c2 <__lshift+0x4a>
 800a13e:	3904      	subs	r1, #4
 800a140:	f853 2b04 	ldr.w	r2, [r3], #4
 800a144:	f841 2f04 	str.w	r2, [r1, #4]!
 800a148:	4298      	cmp	r0, r3
 800a14a:	d8f9      	bhi.n	800a140 <__lshift+0xc8>
 800a14c:	e7ea      	b.n	800a124 <__lshift+0xac>
 800a14e:	bf00      	nop
 800a150:	0800b33b 	.word	0x0800b33b
 800a154:	0800b34c 	.word	0x0800b34c

0800a158 <__mcmp>:
 800a158:	b530      	push	{r4, r5, lr}
 800a15a:	6902      	ldr	r2, [r0, #16]
 800a15c:	690c      	ldr	r4, [r1, #16]
 800a15e:	1b12      	subs	r2, r2, r4
 800a160:	d10e      	bne.n	800a180 <__mcmp+0x28>
 800a162:	f100 0314 	add.w	r3, r0, #20
 800a166:	3114      	adds	r1, #20
 800a168:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a16c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a170:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a174:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a178:	42a5      	cmp	r5, r4
 800a17a:	d003      	beq.n	800a184 <__mcmp+0x2c>
 800a17c:	d305      	bcc.n	800a18a <__mcmp+0x32>
 800a17e:	2201      	movs	r2, #1
 800a180:	4610      	mov	r0, r2
 800a182:	bd30      	pop	{r4, r5, pc}
 800a184:	4283      	cmp	r3, r0
 800a186:	d3f3      	bcc.n	800a170 <__mcmp+0x18>
 800a188:	e7fa      	b.n	800a180 <__mcmp+0x28>
 800a18a:	f04f 32ff 	mov.w	r2, #4294967295
 800a18e:	e7f7      	b.n	800a180 <__mcmp+0x28>

0800a190 <__mdiff>:
 800a190:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a194:	460c      	mov	r4, r1
 800a196:	4606      	mov	r6, r0
 800a198:	4611      	mov	r1, r2
 800a19a:	4620      	mov	r0, r4
 800a19c:	4690      	mov	r8, r2
 800a19e:	f7ff ffdb 	bl	800a158 <__mcmp>
 800a1a2:	1e05      	subs	r5, r0, #0
 800a1a4:	d110      	bne.n	800a1c8 <__mdiff+0x38>
 800a1a6:	4629      	mov	r1, r5
 800a1a8:	4630      	mov	r0, r6
 800a1aa:	f7ff fd53 	bl	8009c54 <_Balloc>
 800a1ae:	b930      	cbnz	r0, 800a1be <__mdiff+0x2e>
 800a1b0:	4b3a      	ldr	r3, [pc, #232]	; (800a29c <__mdiff+0x10c>)
 800a1b2:	4602      	mov	r2, r0
 800a1b4:	f240 2132 	movw	r1, #562	; 0x232
 800a1b8:	4839      	ldr	r0, [pc, #228]	; (800a2a0 <__mdiff+0x110>)
 800a1ba:	f000 fa41 	bl	800a640 <__assert_func>
 800a1be:	2301      	movs	r3, #1
 800a1c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a1c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1c8:	bfa4      	itt	ge
 800a1ca:	4643      	movge	r3, r8
 800a1cc:	46a0      	movge	r8, r4
 800a1ce:	4630      	mov	r0, r6
 800a1d0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a1d4:	bfa6      	itte	ge
 800a1d6:	461c      	movge	r4, r3
 800a1d8:	2500      	movge	r5, #0
 800a1da:	2501      	movlt	r5, #1
 800a1dc:	f7ff fd3a 	bl	8009c54 <_Balloc>
 800a1e0:	b920      	cbnz	r0, 800a1ec <__mdiff+0x5c>
 800a1e2:	4b2e      	ldr	r3, [pc, #184]	; (800a29c <__mdiff+0x10c>)
 800a1e4:	4602      	mov	r2, r0
 800a1e6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a1ea:	e7e5      	b.n	800a1b8 <__mdiff+0x28>
 800a1ec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a1f0:	6926      	ldr	r6, [r4, #16]
 800a1f2:	60c5      	str	r5, [r0, #12]
 800a1f4:	f104 0914 	add.w	r9, r4, #20
 800a1f8:	f108 0514 	add.w	r5, r8, #20
 800a1fc:	f100 0e14 	add.w	lr, r0, #20
 800a200:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a204:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a208:	f108 0210 	add.w	r2, r8, #16
 800a20c:	46f2      	mov	sl, lr
 800a20e:	2100      	movs	r1, #0
 800a210:	f859 3b04 	ldr.w	r3, [r9], #4
 800a214:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a218:	fa1f f883 	uxth.w	r8, r3
 800a21c:	fa11 f18b 	uxtah	r1, r1, fp
 800a220:	0c1b      	lsrs	r3, r3, #16
 800a222:	eba1 0808 	sub.w	r8, r1, r8
 800a226:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a22a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a22e:	fa1f f888 	uxth.w	r8, r8
 800a232:	1419      	asrs	r1, r3, #16
 800a234:	454e      	cmp	r6, r9
 800a236:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a23a:	f84a 3b04 	str.w	r3, [sl], #4
 800a23e:	d8e7      	bhi.n	800a210 <__mdiff+0x80>
 800a240:	1b33      	subs	r3, r6, r4
 800a242:	3b15      	subs	r3, #21
 800a244:	f023 0303 	bic.w	r3, r3, #3
 800a248:	3304      	adds	r3, #4
 800a24a:	3415      	adds	r4, #21
 800a24c:	42a6      	cmp	r6, r4
 800a24e:	bf38      	it	cc
 800a250:	2304      	movcc	r3, #4
 800a252:	441d      	add	r5, r3
 800a254:	4473      	add	r3, lr
 800a256:	469e      	mov	lr, r3
 800a258:	462e      	mov	r6, r5
 800a25a:	4566      	cmp	r6, ip
 800a25c:	d30e      	bcc.n	800a27c <__mdiff+0xec>
 800a25e:	f10c 0203 	add.w	r2, ip, #3
 800a262:	1b52      	subs	r2, r2, r5
 800a264:	f022 0203 	bic.w	r2, r2, #3
 800a268:	3d03      	subs	r5, #3
 800a26a:	45ac      	cmp	ip, r5
 800a26c:	bf38      	it	cc
 800a26e:	2200      	movcc	r2, #0
 800a270:	441a      	add	r2, r3
 800a272:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a276:	b17b      	cbz	r3, 800a298 <__mdiff+0x108>
 800a278:	6107      	str	r7, [r0, #16]
 800a27a:	e7a3      	b.n	800a1c4 <__mdiff+0x34>
 800a27c:	f856 8b04 	ldr.w	r8, [r6], #4
 800a280:	fa11 f288 	uxtah	r2, r1, r8
 800a284:	1414      	asrs	r4, r2, #16
 800a286:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a28a:	b292      	uxth	r2, r2
 800a28c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a290:	f84e 2b04 	str.w	r2, [lr], #4
 800a294:	1421      	asrs	r1, r4, #16
 800a296:	e7e0      	b.n	800a25a <__mdiff+0xca>
 800a298:	3f01      	subs	r7, #1
 800a29a:	e7ea      	b.n	800a272 <__mdiff+0xe2>
 800a29c:	0800b33b 	.word	0x0800b33b
 800a2a0:	0800b34c 	.word	0x0800b34c

0800a2a4 <__d2b>:
 800a2a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a2a8:	4689      	mov	r9, r1
 800a2aa:	2101      	movs	r1, #1
 800a2ac:	ec57 6b10 	vmov	r6, r7, d0
 800a2b0:	4690      	mov	r8, r2
 800a2b2:	f7ff fccf 	bl	8009c54 <_Balloc>
 800a2b6:	4604      	mov	r4, r0
 800a2b8:	b930      	cbnz	r0, 800a2c8 <__d2b+0x24>
 800a2ba:	4602      	mov	r2, r0
 800a2bc:	4b25      	ldr	r3, [pc, #148]	; (800a354 <__d2b+0xb0>)
 800a2be:	4826      	ldr	r0, [pc, #152]	; (800a358 <__d2b+0xb4>)
 800a2c0:	f240 310a 	movw	r1, #778	; 0x30a
 800a2c4:	f000 f9bc 	bl	800a640 <__assert_func>
 800a2c8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a2cc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a2d0:	bb35      	cbnz	r5, 800a320 <__d2b+0x7c>
 800a2d2:	2e00      	cmp	r6, #0
 800a2d4:	9301      	str	r3, [sp, #4]
 800a2d6:	d028      	beq.n	800a32a <__d2b+0x86>
 800a2d8:	4668      	mov	r0, sp
 800a2da:	9600      	str	r6, [sp, #0]
 800a2dc:	f7ff fd82 	bl	8009de4 <__lo0bits>
 800a2e0:	9900      	ldr	r1, [sp, #0]
 800a2e2:	b300      	cbz	r0, 800a326 <__d2b+0x82>
 800a2e4:	9a01      	ldr	r2, [sp, #4]
 800a2e6:	f1c0 0320 	rsb	r3, r0, #32
 800a2ea:	fa02 f303 	lsl.w	r3, r2, r3
 800a2ee:	430b      	orrs	r3, r1
 800a2f0:	40c2      	lsrs	r2, r0
 800a2f2:	6163      	str	r3, [r4, #20]
 800a2f4:	9201      	str	r2, [sp, #4]
 800a2f6:	9b01      	ldr	r3, [sp, #4]
 800a2f8:	61a3      	str	r3, [r4, #24]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	bf14      	ite	ne
 800a2fe:	2202      	movne	r2, #2
 800a300:	2201      	moveq	r2, #1
 800a302:	6122      	str	r2, [r4, #16]
 800a304:	b1d5      	cbz	r5, 800a33c <__d2b+0x98>
 800a306:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a30a:	4405      	add	r5, r0
 800a30c:	f8c9 5000 	str.w	r5, [r9]
 800a310:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a314:	f8c8 0000 	str.w	r0, [r8]
 800a318:	4620      	mov	r0, r4
 800a31a:	b003      	add	sp, #12
 800a31c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a320:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a324:	e7d5      	b.n	800a2d2 <__d2b+0x2e>
 800a326:	6161      	str	r1, [r4, #20]
 800a328:	e7e5      	b.n	800a2f6 <__d2b+0x52>
 800a32a:	a801      	add	r0, sp, #4
 800a32c:	f7ff fd5a 	bl	8009de4 <__lo0bits>
 800a330:	9b01      	ldr	r3, [sp, #4]
 800a332:	6163      	str	r3, [r4, #20]
 800a334:	2201      	movs	r2, #1
 800a336:	6122      	str	r2, [r4, #16]
 800a338:	3020      	adds	r0, #32
 800a33a:	e7e3      	b.n	800a304 <__d2b+0x60>
 800a33c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a340:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a344:	f8c9 0000 	str.w	r0, [r9]
 800a348:	6918      	ldr	r0, [r3, #16]
 800a34a:	f7ff fd2b 	bl	8009da4 <__hi0bits>
 800a34e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a352:	e7df      	b.n	800a314 <__d2b+0x70>
 800a354:	0800b33b 	.word	0x0800b33b
 800a358:	0800b34c 	.word	0x0800b34c

0800a35c <_calloc_r>:
 800a35c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a35e:	fba1 2402 	umull	r2, r4, r1, r2
 800a362:	b94c      	cbnz	r4, 800a378 <_calloc_r+0x1c>
 800a364:	4611      	mov	r1, r2
 800a366:	9201      	str	r2, [sp, #4]
 800a368:	f7fe f8d2 	bl	8008510 <_malloc_r>
 800a36c:	9a01      	ldr	r2, [sp, #4]
 800a36e:	4605      	mov	r5, r0
 800a370:	b930      	cbnz	r0, 800a380 <_calloc_r+0x24>
 800a372:	4628      	mov	r0, r5
 800a374:	b003      	add	sp, #12
 800a376:	bd30      	pop	{r4, r5, pc}
 800a378:	220c      	movs	r2, #12
 800a37a:	6002      	str	r2, [r0, #0]
 800a37c:	2500      	movs	r5, #0
 800a37e:	e7f8      	b.n	800a372 <_calloc_r+0x16>
 800a380:	4621      	mov	r1, r4
 800a382:	f7fe f851 	bl	8008428 <memset>
 800a386:	e7f4      	b.n	800a372 <_calloc_r+0x16>

0800a388 <__ssputs_r>:
 800a388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a38c:	688e      	ldr	r6, [r1, #8]
 800a38e:	429e      	cmp	r6, r3
 800a390:	4682      	mov	sl, r0
 800a392:	460c      	mov	r4, r1
 800a394:	4690      	mov	r8, r2
 800a396:	461f      	mov	r7, r3
 800a398:	d838      	bhi.n	800a40c <__ssputs_r+0x84>
 800a39a:	898a      	ldrh	r2, [r1, #12]
 800a39c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a3a0:	d032      	beq.n	800a408 <__ssputs_r+0x80>
 800a3a2:	6825      	ldr	r5, [r4, #0]
 800a3a4:	6909      	ldr	r1, [r1, #16]
 800a3a6:	eba5 0901 	sub.w	r9, r5, r1
 800a3aa:	6965      	ldr	r5, [r4, #20]
 800a3ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a3b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a3b4:	3301      	adds	r3, #1
 800a3b6:	444b      	add	r3, r9
 800a3b8:	106d      	asrs	r5, r5, #1
 800a3ba:	429d      	cmp	r5, r3
 800a3bc:	bf38      	it	cc
 800a3be:	461d      	movcc	r5, r3
 800a3c0:	0553      	lsls	r3, r2, #21
 800a3c2:	d531      	bpl.n	800a428 <__ssputs_r+0xa0>
 800a3c4:	4629      	mov	r1, r5
 800a3c6:	f7fe f8a3 	bl	8008510 <_malloc_r>
 800a3ca:	4606      	mov	r6, r0
 800a3cc:	b950      	cbnz	r0, 800a3e4 <__ssputs_r+0x5c>
 800a3ce:	230c      	movs	r3, #12
 800a3d0:	f8ca 3000 	str.w	r3, [sl]
 800a3d4:	89a3      	ldrh	r3, [r4, #12]
 800a3d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a3da:	81a3      	strh	r3, [r4, #12]
 800a3dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a3e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3e4:	6921      	ldr	r1, [r4, #16]
 800a3e6:	464a      	mov	r2, r9
 800a3e8:	f7fe f810 	bl	800840c <memcpy>
 800a3ec:	89a3      	ldrh	r3, [r4, #12]
 800a3ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a3f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a3f6:	81a3      	strh	r3, [r4, #12]
 800a3f8:	6126      	str	r6, [r4, #16]
 800a3fa:	6165      	str	r5, [r4, #20]
 800a3fc:	444e      	add	r6, r9
 800a3fe:	eba5 0509 	sub.w	r5, r5, r9
 800a402:	6026      	str	r6, [r4, #0]
 800a404:	60a5      	str	r5, [r4, #8]
 800a406:	463e      	mov	r6, r7
 800a408:	42be      	cmp	r6, r7
 800a40a:	d900      	bls.n	800a40e <__ssputs_r+0x86>
 800a40c:	463e      	mov	r6, r7
 800a40e:	6820      	ldr	r0, [r4, #0]
 800a410:	4632      	mov	r2, r6
 800a412:	4641      	mov	r1, r8
 800a414:	f000 f959 	bl	800a6ca <memmove>
 800a418:	68a3      	ldr	r3, [r4, #8]
 800a41a:	1b9b      	subs	r3, r3, r6
 800a41c:	60a3      	str	r3, [r4, #8]
 800a41e:	6823      	ldr	r3, [r4, #0]
 800a420:	4433      	add	r3, r6
 800a422:	6023      	str	r3, [r4, #0]
 800a424:	2000      	movs	r0, #0
 800a426:	e7db      	b.n	800a3e0 <__ssputs_r+0x58>
 800a428:	462a      	mov	r2, r5
 800a42a:	f000 f968 	bl	800a6fe <_realloc_r>
 800a42e:	4606      	mov	r6, r0
 800a430:	2800      	cmp	r0, #0
 800a432:	d1e1      	bne.n	800a3f8 <__ssputs_r+0x70>
 800a434:	6921      	ldr	r1, [r4, #16]
 800a436:	4650      	mov	r0, sl
 800a438:	f7fd fffe 	bl	8008438 <_free_r>
 800a43c:	e7c7      	b.n	800a3ce <__ssputs_r+0x46>
	...

0800a440 <_svfiprintf_r>:
 800a440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a444:	4698      	mov	r8, r3
 800a446:	898b      	ldrh	r3, [r1, #12]
 800a448:	061b      	lsls	r3, r3, #24
 800a44a:	b09d      	sub	sp, #116	; 0x74
 800a44c:	4607      	mov	r7, r0
 800a44e:	460d      	mov	r5, r1
 800a450:	4614      	mov	r4, r2
 800a452:	d50e      	bpl.n	800a472 <_svfiprintf_r+0x32>
 800a454:	690b      	ldr	r3, [r1, #16]
 800a456:	b963      	cbnz	r3, 800a472 <_svfiprintf_r+0x32>
 800a458:	2140      	movs	r1, #64	; 0x40
 800a45a:	f7fe f859 	bl	8008510 <_malloc_r>
 800a45e:	6028      	str	r0, [r5, #0]
 800a460:	6128      	str	r0, [r5, #16]
 800a462:	b920      	cbnz	r0, 800a46e <_svfiprintf_r+0x2e>
 800a464:	230c      	movs	r3, #12
 800a466:	603b      	str	r3, [r7, #0]
 800a468:	f04f 30ff 	mov.w	r0, #4294967295
 800a46c:	e0d1      	b.n	800a612 <_svfiprintf_r+0x1d2>
 800a46e:	2340      	movs	r3, #64	; 0x40
 800a470:	616b      	str	r3, [r5, #20]
 800a472:	2300      	movs	r3, #0
 800a474:	9309      	str	r3, [sp, #36]	; 0x24
 800a476:	2320      	movs	r3, #32
 800a478:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a47c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a480:	2330      	movs	r3, #48	; 0x30
 800a482:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a62c <_svfiprintf_r+0x1ec>
 800a486:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a48a:	f04f 0901 	mov.w	r9, #1
 800a48e:	4623      	mov	r3, r4
 800a490:	469a      	mov	sl, r3
 800a492:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a496:	b10a      	cbz	r2, 800a49c <_svfiprintf_r+0x5c>
 800a498:	2a25      	cmp	r2, #37	; 0x25
 800a49a:	d1f9      	bne.n	800a490 <_svfiprintf_r+0x50>
 800a49c:	ebba 0b04 	subs.w	fp, sl, r4
 800a4a0:	d00b      	beq.n	800a4ba <_svfiprintf_r+0x7a>
 800a4a2:	465b      	mov	r3, fp
 800a4a4:	4622      	mov	r2, r4
 800a4a6:	4629      	mov	r1, r5
 800a4a8:	4638      	mov	r0, r7
 800a4aa:	f7ff ff6d 	bl	800a388 <__ssputs_r>
 800a4ae:	3001      	adds	r0, #1
 800a4b0:	f000 80aa 	beq.w	800a608 <_svfiprintf_r+0x1c8>
 800a4b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4b6:	445a      	add	r2, fp
 800a4b8:	9209      	str	r2, [sp, #36]	; 0x24
 800a4ba:	f89a 3000 	ldrb.w	r3, [sl]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	f000 80a2 	beq.w	800a608 <_svfiprintf_r+0x1c8>
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	f04f 32ff 	mov.w	r2, #4294967295
 800a4ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a4ce:	f10a 0a01 	add.w	sl, sl, #1
 800a4d2:	9304      	str	r3, [sp, #16]
 800a4d4:	9307      	str	r3, [sp, #28]
 800a4d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a4da:	931a      	str	r3, [sp, #104]	; 0x68
 800a4dc:	4654      	mov	r4, sl
 800a4de:	2205      	movs	r2, #5
 800a4e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4e4:	4851      	ldr	r0, [pc, #324]	; (800a62c <_svfiprintf_r+0x1ec>)
 800a4e6:	f7f5 fe7b 	bl	80001e0 <memchr>
 800a4ea:	9a04      	ldr	r2, [sp, #16]
 800a4ec:	b9d8      	cbnz	r0, 800a526 <_svfiprintf_r+0xe6>
 800a4ee:	06d0      	lsls	r0, r2, #27
 800a4f0:	bf44      	itt	mi
 800a4f2:	2320      	movmi	r3, #32
 800a4f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a4f8:	0711      	lsls	r1, r2, #28
 800a4fa:	bf44      	itt	mi
 800a4fc:	232b      	movmi	r3, #43	; 0x2b
 800a4fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a502:	f89a 3000 	ldrb.w	r3, [sl]
 800a506:	2b2a      	cmp	r3, #42	; 0x2a
 800a508:	d015      	beq.n	800a536 <_svfiprintf_r+0xf6>
 800a50a:	9a07      	ldr	r2, [sp, #28]
 800a50c:	4654      	mov	r4, sl
 800a50e:	2000      	movs	r0, #0
 800a510:	f04f 0c0a 	mov.w	ip, #10
 800a514:	4621      	mov	r1, r4
 800a516:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a51a:	3b30      	subs	r3, #48	; 0x30
 800a51c:	2b09      	cmp	r3, #9
 800a51e:	d94e      	bls.n	800a5be <_svfiprintf_r+0x17e>
 800a520:	b1b0      	cbz	r0, 800a550 <_svfiprintf_r+0x110>
 800a522:	9207      	str	r2, [sp, #28]
 800a524:	e014      	b.n	800a550 <_svfiprintf_r+0x110>
 800a526:	eba0 0308 	sub.w	r3, r0, r8
 800a52a:	fa09 f303 	lsl.w	r3, r9, r3
 800a52e:	4313      	orrs	r3, r2
 800a530:	9304      	str	r3, [sp, #16]
 800a532:	46a2      	mov	sl, r4
 800a534:	e7d2      	b.n	800a4dc <_svfiprintf_r+0x9c>
 800a536:	9b03      	ldr	r3, [sp, #12]
 800a538:	1d19      	adds	r1, r3, #4
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	9103      	str	r1, [sp, #12]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	bfbb      	ittet	lt
 800a542:	425b      	neglt	r3, r3
 800a544:	f042 0202 	orrlt.w	r2, r2, #2
 800a548:	9307      	strge	r3, [sp, #28]
 800a54a:	9307      	strlt	r3, [sp, #28]
 800a54c:	bfb8      	it	lt
 800a54e:	9204      	strlt	r2, [sp, #16]
 800a550:	7823      	ldrb	r3, [r4, #0]
 800a552:	2b2e      	cmp	r3, #46	; 0x2e
 800a554:	d10c      	bne.n	800a570 <_svfiprintf_r+0x130>
 800a556:	7863      	ldrb	r3, [r4, #1]
 800a558:	2b2a      	cmp	r3, #42	; 0x2a
 800a55a:	d135      	bne.n	800a5c8 <_svfiprintf_r+0x188>
 800a55c:	9b03      	ldr	r3, [sp, #12]
 800a55e:	1d1a      	adds	r2, r3, #4
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	9203      	str	r2, [sp, #12]
 800a564:	2b00      	cmp	r3, #0
 800a566:	bfb8      	it	lt
 800a568:	f04f 33ff 	movlt.w	r3, #4294967295
 800a56c:	3402      	adds	r4, #2
 800a56e:	9305      	str	r3, [sp, #20]
 800a570:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a63c <_svfiprintf_r+0x1fc>
 800a574:	7821      	ldrb	r1, [r4, #0]
 800a576:	2203      	movs	r2, #3
 800a578:	4650      	mov	r0, sl
 800a57a:	f7f5 fe31 	bl	80001e0 <memchr>
 800a57e:	b140      	cbz	r0, 800a592 <_svfiprintf_r+0x152>
 800a580:	2340      	movs	r3, #64	; 0x40
 800a582:	eba0 000a 	sub.w	r0, r0, sl
 800a586:	fa03 f000 	lsl.w	r0, r3, r0
 800a58a:	9b04      	ldr	r3, [sp, #16]
 800a58c:	4303      	orrs	r3, r0
 800a58e:	3401      	adds	r4, #1
 800a590:	9304      	str	r3, [sp, #16]
 800a592:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a596:	4826      	ldr	r0, [pc, #152]	; (800a630 <_svfiprintf_r+0x1f0>)
 800a598:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a59c:	2206      	movs	r2, #6
 800a59e:	f7f5 fe1f 	bl	80001e0 <memchr>
 800a5a2:	2800      	cmp	r0, #0
 800a5a4:	d038      	beq.n	800a618 <_svfiprintf_r+0x1d8>
 800a5a6:	4b23      	ldr	r3, [pc, #140]	; (800a634 <_svfiprintf_r+0x1f4>)
 800a5a8:	bb1b      	cbnz	r3, 800a5f2 <_svfiprintf_r+0x1b2>
 800a5aa:	9b03      	ldr	r3, [sp, #12]
 800a5ac:	3307      	adds	r3, #7
 800a5ae:	f023 0307 	bic.w	r3, r3, #7
 800a5b2:	3308      	adds	r3, #8
 800a5b4:	9303      	str	r3, [sp, #12]
 800a5b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5b8:	4433      	add	r3, r6
 800a5ba:	9309      	str	r3, [sp, #36]	; 0x24
 800a5bc:	e767      	b.n	800a48e <_svfiprintf_r+0x4e>
 800a5be:	fb0c 3202 	mla	r2, ip, r2, r3
 800a5c2:	460c      	mov	r4, r1
 800a5c4:	2001      	movs	r0, #1
 800a5c6:	e7a5      	b.n	800a514 <_svfiprintf_r+0xd4>
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	3401      	adds	r4, #1
 800a5cc:	9305      	str	r3, [sp, #20]
 800a5ce:	4619      	mov	r1, r3
 800a5d0:	f04f 0c0a 	mov.w	ip, #10
 800a5d4:	4620      	mov	r0, r4
 800a5d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a5da:	3a30      	subs	r2, #48	; 0x30
 800a5dc:	2a09      	cmp	r2, #9
 800a5de:	d903      	bls.n	800a5e8 <_svfiprintf_r+0x1a8>
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d0c5      	beq.n	800a570 <_svfiprintf_r+0x130>
 800a5e4:	9105      	str	r1, [sp, #20]
 800a5e6:	e7c3      	b.n	800a570 <_svfiprintf_r+0x130>
 800a5e8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a5ec:	4604      	mov	r4, r0
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	e7f0      	b.n	800a5d4 <_svfiprintf_r+0x194>
 800a5f2:	ab03      	add	r3, sp, #12
 800a5f4:	9300      	str	r3, [sp, #0]
 800a5f6:	462a      	mov	r2, r5
 800a5f8:	4b0f      	ldr	r3, [pc, #60]	; (800a638 <_svfiprintf_r+0x1f8>)
 800a5fa:	a904      	add	r1, sp, #16
 800a5fc:	4638      	mov	r0, r7
 800a5fe:	f7fe f89b 	bl	8008738 <_printf_float>
 800a602:	1c42      	adds	r2, r0, #1
 800a604:	4606      	mov	r6, r0
 800a606:	d1d6      	bne.n	800a5b6 <_svfiprintf_r+0x176>
 800a608:	89ab      	ldrh	r3, [r5, #12]
 800a60a:	065b      	lsls	r3, r3, #25
 800a60c:	f53f af2c 	bmi.w	800a468 <_svfiprintf_r+0x28>
 800a610:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a612:	b01d      	add	sp, #116	; 0x74
 800a614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a618:	ab03      	add	r3, sp, #12
 800a61a:	9300      	str	r3, [sp, #0]
 800a61c:	462a      	mov	r2, r5
 800a61e:	4b06      	ldr	r3, [pc, #24]	; (800a638 <_svfiprintf_r+0x1f8>)
 800a620:	a904      	add	r1, sp, #16
 800a622:	4638      	mov	r0, r7
 800a624:	f7fe fb2c 	bl	8008c80 <_printf_i>
 800a628:	e7eb      	b.n	800a602 <_svfiprintf_r+0x1c2>
 800a62a:	bf00      	nop
 800a62c:	0800b4a4 	.word	0x0800b4a4
 800a630:	0800b4ae 	.word	0x0800b4ae
 800a634:	08008739 	.word	0x08008739
 800a638:	0800a389 	.word	0x0800a389
 800a63c:	0800b4aa 	.word	0x0800b4aa

0800a640 <__assert_func>:
 800a640:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a642:	4614      	mov	r4, r2
 800a644:	461a      	mov	r2, r3
 800a646:	4b09      	ldr	r3, [pc, #36]	; (800a66c <__assert_func+0x2c>)
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	4605      	mov	r5, r0
 800a64c:	68d8      	ldr	r0, [r3, #12]
 800a64e:	b14c      	cbz	r4, 800a664 <__assert_func+0x24>
 800a650:	4b07      	ldr	r3, [pc, #28]	; (800a670 <__assert_func+0x30>)
 800a652:	9100      	str	r1, [sp, #0]
 800a654:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a658:	4906      	ldr	r1, [pc, #24]	; (800a674 <__assert_func+0x34>)
 800a65a:	462b      	mov	r3, r5
 800a65c:	f000 f80e 	bl	800a67c <fiprintf>
 800a660:	f000 faa4 	bl	800abac <abort>
 800a664:	4b04      	ldr	r3, [pc, #16]	; (800a678 <__assert_func+0x38>)
 800a666:	461c      	mov	r4, r3
 800a668:	e7f3      	b.n	800a652 <__assert_func+0x12>
 800a66a:	bf00      	nop
 800a66c:	2000000c 	.word	0x2000000c
 800a670:	0800b4b5 	.word	0x0800b4b5
 800a674:	0800b4c2 	.word	0x0800b4c2
 800a678:	0800b4f0 	.word	0x0800b4f0

0800a67c <fiprintf>:
 800a67c:	b40e      	push	{r1, r2, r3}
 800a67e:	b503      	push	{r0, r1, lr}
 800a680:	4601      	mov	r1, r0
 800a682:	ab03      	add	r3, sp, #12
 800a684:	4805      	ldr	r0, [pc, #20]	; (800a69c <fiprintf+0x20>)
 800a686:	f853 2b04 	ldr.w	r2, [r3], #4
 800a68a:	6800      	ldr	r0, [r0, #0]
 800a68c:	9301      	str	r3, [sp, #4]
 800a68e:	f000 f88f 	bl	800a7b0 <_vfiprintf_r>
 800a692:	b002      	add	sp, #8
 800a694:	f85d eb04 	ldr.w	lr, [sp], #4
 800a698:	b003      	add	sp, #12
 800a69a:	4770      	bx	lr
 800a69c:	2000000c 	.word	0x2000000c

0800a6a0 <__retarget_lock_init_recursive>:
 800a6a0:	4770      	bx	lr

0800a6a2 <__retarget_lock_acquire_recursive>:
 800a6a2:	4770      	bx	lr

0800a6a4 <__retarget_lock_release_recursive>:
 800a6a4:	4770      	bx	lr

0800a6a6 <__ascii_mbtowc>:
 800a6a6:	b082      	sub	sp, #8
 800a6a8:	b901      	cbnz	r1, 800a6ac <__ascii_mbtowc+0x6>
 800a6aa:	a901      	add	r1, sp, #4
 800a6ac:	b142      	cbz	r2, 800a6c0 <__ascii_mbtowc+0x1a>
 800a6ae:	b14b      	cbz	r3, 800a6c4 <__ascii_mbtowc+0x1e>
 800a6b0:	7813      	ldrb	r3, [r2, #0]
 800a6b2:	600b      	str	r3, [r1, #0]
 800a6b4:	7812      	ldrb	r2, [r2, #0]
 800a6b6:	1e10      	subs	r0, r2, #0
 800a6b8:	bf18      	it	ne
 800a6ba:	2001      	movne	r0, #1
 800a6bc:	b002      	add	sp, #8
 800a6be:	4770      	bx	lr
 800a6c0:	4610      	mov	r0, r2
 800a6c2:	e7fb      	b.n	800a6bc <__ascii_mbtowc+0x16>
 800a6c4:	f06f 0001 	mvn.w	r0, #1
 800a6c8:	e7f8      	b.n	800a6bc <__ascii_mbtowc+0x16>

0800a6ca <memmove>:
 800a6ca:	4288      	cmp	r0, r1
 800a6cc:	b510      	push	{r4, lr}
 800a6ce:	eb01 0402 	add.w	r4, r1, r2
 800a6d2:	d902      	bls.n	800a6da <memmove+0x10>
 800a6d4:	4284      	cmp	r4, r0
 800a6d6:	4623      	mov	r3, r4
 800a6d8:	d807      	bhi.n	800a6ea <memmove+0x20>
 800a6da:	1e43      	subs	r3, r0, #1
 800a6dc:	42a1      	cmp	r1, r4
 800a6de:	d008      	beq.n	800a6f2 <memmove+0x28>
 800a6e0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a6e4:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a6e8:	e7f8      	b.n	800a6dc <memmove+0x12>
 800a6ea:	4402      	add	r2, r0
 800a6ec:	4601      	mov	r1, r0
 800a6ee:	428a      	cmp	r2, r1
 800a6f0:	d100      	bne.n	800a6f4 <memmove+0x2a>
 800a6f2:	bd10      	pop	{r4, pc}
 800a6f4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a6f8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a6fc:	e7f7      	b.n	800a6ee <memmove+0x24>

0800a6fe <_realloc_r>:
 800a6fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a702:	4680      	mov	r8, r0
 800a704:	4614      	mov	r4, r2
 800a706:	460e      	mov	r6, r1
 800a708:	b921      	cbnz	r1, 800a714 <_realloc_r+0x16>
 800a70a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a70e:	4611      	mov	r1, r2
 800a710:	f7fd befe 	b.w	8008510 <_malloc_r>
 800a714:	b92a      	cbnz	r2, 800a722 <_realloc_r+0x24>
 800a716:	f7fd fe8f 	bl	8008438 <_free_r>
 800a71a:	4625      	mov	r5, r4
 800a71c:	4628      	mov	r0, r5
 800a71e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a722:	f000 fc67 	bl	800aff4 <_malloc_usable_size_r>
 800a726:	4284      	cmp	r4, r0
 800a728:	4607      	mov	r7, r0
 800a72a:	d802      	bhi.n	800a732 <_realloc_r+0x34>
 800a72c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a730:	d812      	bhi.n	800a758 <_realloc_r+0x5a>
 800a732:	4621      	mov	r1, r4
 800a734:	4640      	mov	r0, r8
 800a736:	f7fd feeb 	bl	8008510 <_malloc_r>
 800a73a:	4605      	mov	r5, r0
 800a73c:	2800      	cmp	r0, #0
 800a73e:	d0ed      	beq.n	800a71c <_realloc_r+0x1e>
 800a740:	42bc      	cmp	r4, r7
 800a742:	4622      	mov	r2, r4
 800a744:	4631      	mov	r1, r6
 800a746:	bf28      	it	cs
 800a748:	463a      	movcs	r2, r7
 800a74a:	f7fd fe5f 	bl	800840c <memcpy>
 800a74e:	4631      	mov	r1, r6
 800a750:	4640      	mov	r0, r8
 800a752:	f7fd fe71 	bl	8008438 <_free_r>
 800a756:	e7e1      	b.n	800a71c <_realloc_r+0x1e>
 800a758:	4635      	mov	r5, r6
 800a75a:	e7df      	b.n	800a71c <_realloc_r+0x1e>

0800a75c <__sfputc_r>:
 800a75c:	6893      	ldr	r3, [r2, #8]
 800a75e:	3b01      	subs	r3, #1
 800a760:	2b00      	cmp	r3, #0
 800a762:	b410      	push	{r4}
 800a764:	6093      	str	r3, [r2, #8]
 800a766:	da08      	bge.n	800a77a <__sfputc_r+0x1e>
 800a768:	6994      	ldr	r4, [r2, #24]
 800a76a:	42a3      	cmp	r3, r4
 800a76c:	db01      	blt.n	800a772 <__sfputc_r+0x16>
 800a76e:	290a      	cmp	r1, #10
 800a770:	d103      	bne.n	800a77a <__sfputc_r+0x1e>
 800a772:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a776:	f000 b94b 	b.w	800aa10 <__swbuf_r>
 800a77a:	6813      	ldr	r3, [r2, #0]
 800a77c:	1c58      	adds	r0, r3, #1
 800a77e:	6010      	str	r0, [r2, #0]
 800a780:	7019      	strb	r1, [r3, #0]
 800a782:	4608      	mov	r0, r1
 800a784:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a788:	4770      	bx	lr

0800a78a <__sfputs_r>:
 800a78a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a78c:	4606      	mov	r6, r0
 800a78e:	460f      	mov	r7, r1
 800a790:	4614      	mov	r4, r2
 800a792:	18d5      	adds	r5, r2, r3
 800a794:	42ac      	cmp	r4, r5
 800a796:	d101      	bne.n	800a79c <__sfputs_r+0x12>
 800a798:	2000      	movs	r0, #0
 800a79a:	e007      	b.n	800a7ac <__sfputs_r+0x22>
 800a79c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7a0:	463a      	mov	r2, r7
 800a7a2:	4630      	mov	r0, r6
 800a7a4:	f7ff ffda 	bl	800a75c <__sfputc_r>
 800a7a8:	1c43      	adds	r3, r0, #1
 800a7aa:	d1f3      	bne.n	800a794 <__sfputs_r+0xa>
 800a7ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a7b0 <_vfiprintf_r>:
 800a7b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7b4:	460d      	mov	r5, r1
 800a7b6:	b09d      	sub	sp, #116	; 0x74
 800a7b8:	4614      	mov	r4, r2
 800a7ba:	4698      	mov	r8, r3
 800a7bc:	4606      	mov	r6, r0
 800a7be:	b118      	cbz	r0, 800a7c8 <_vfiprintf_r+0x18>
 800a7c0:	6983      	ldr	r3, [r0, #24]
 800a7c2:	b90b      	cbnz	r3, 800a7c8 <_vfiprintf_r+0x18>
 800a7c4:	f000 fb14 	bl	800adf0 <__sinit>
 800a7c8:	4b89      	ldr	r3, [pc, #548]	; (800a9f0 <_vfiprintf_r+0x240>)
 800a7ca:	429d      	cmp	r5, r3
 800a7cc:	d11b      	bne.n	800a806 <_vfiprintf_r+0x56>
 800a7ce:	6875      	ldr	r5, [r6, #4]
 800a7d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a7d2:	07d9      	lsls	r1, r3, #31
 800a7d4:	d405      	bmi.n	800a7e2 <_vfiprintf_r+0x32>
 800a7d6:	89ab      	ldrh	r3, [r5, #12]
 800a7d8:	059a      	lsls	r2, r3, #22
 800a7da:	d402      	bmi.n	800a7e2 <_vfiprintf_r+0x32>
 800a7dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a7de:	f7ff ff60 	bl	800a6a2 <__retarget_lock_acquire_recursive>
 800a7e2:	89ab      	ldrh	r3, [r5, #12]
 800a7e4:	071b      	lsls	r3, r3, #28
 800a7e6:	d501      	bpl.n	800a7ec <_vfiprintf_r+0x3c>
 800a7e8:	692b      	ldr	r3, [r5, #16]
 800a7ea:	b9eb      	cbnz	r3, 800a828 <_vfiprintf_r+0x78>
 800a7ec:	4629      	mov	r1, r5
 800a7ee:	4630      	mov	r0, r6
 800a7f0:	f000 f96e 	bl	800aad0 <__swsetup_r>
 800a7f4:	b1c0      	cbz	r0, 800a828 <_vfiprintf_r+0x78>
 800a7f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a7f8:	07dc      	lsls	r4, r3, #31
 800a7fa:	d50e      	bpl.n	800a81a <_vfiprintf_r+0x6a>
 800a7fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a800:	b01d      	add	sp, #116	; 0x74
 800a802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a806:	4b7b      	ldr	r3, [pc, #492]	; (800a9f4 <_vfiprintf_r+0x244>)
 800a808:	429d      	cmp	r5, r3
 800a80a:	d101      	bne.n	800a810 <_vfiprintf_r+0x60>
 800a80c:	68b5      	ldr	r5, [r6, #8]
 800a80e:	e7df      	b.n	800a7d0 <_vfiprintf_r+0x20>
 800a810:	4b79      	ldr	r3, [pc, #484]	; (800a9f8 <_vfiprintf_r+0x248>)
 800a812:	429d      	cmp	r5, r3
 800a814:	bf08      	it	eq
 800a816:	68f5      	ldreq	r5, [r6, #12]
 800a818:	e7da      	b.n	800a7d0 <_vfiprintf_r+0x20>
 800a81a:	89ab      	ldrh	r3, [r5, #12]
 800a81c:	0598      	lsls	r0, r3, #22
 800a81e:	d4ed      	bmi.n	800a7fc <_vfiprintf_r+0x4c>
 800a820:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a822:	f7ff ff3f 	bl	800a6a4 <__retarget_lock_release_recursive>
 800a826:	e7e9      	b.n	800a7fc <_vfiprintf_r+0x4c>
 800a828:	2300      	movs	r3, #0
 800a82a:	9309      	str	r3, [sp, #36]	; 0x24
 800a82c:	2320      	movs	r3, #32
 800a82e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a832:	f8cd 800c 	str.w	r8, [sp, #12]
 800a836:	2330      	movs	r3, #48	; 0x30
 800a838:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a9fc <_vfiprintf_r+0x24c>
 800a83c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a840:	f04f 0901 	mov.w	r9, #1
 800a844:	4623      	mov	r3, r4
 800a846:	469a      	mov	sl, r3
 800a848:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a84c:	b10a      	cbz	r2, 800a852 <_vfiprintf_r+0xa2>
 800a84e:	2a25      	cmp	r2, #37	; 0x25
 800a850:	d1f9      	bne.n	800a846 <_vfiprintf_r+0x96>
 800a852:	ebba 0b04 	subs.w	fp, sl, r4
 800a856:	d00b      	beq.n	800a870 <_vfiprintf_r+0xc0>
 800a858:	465b      	mov	r3, fp
 800a85a:	4622      	mov	r2, r4
 800a85c:	4629      	mov	r1, r5
 800a85e:	4630      	mov	r0, r6
 800a860:	f7ff ff93 	bl	800a78a <__sfputs_r>
 800a864:	3001      	adds	r0, #1
 800a866:	f000 80aa 	beq.w	800a9be <_vfiprintf_r+0x20e>
 800a86a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a86c:	445a      	add	r2, fp
 800a86e:	9209      	str	r2, [sp, #36]	; 0x24
 800a870:	f89a 3000 	ldrb.w	r3, [sl]
 800a874:	2b00      	cmp	r3, #0
 800a876:	f000 80a2 	beq.w	800a9be <_vfiprintf_r+0x20e>
 800a87a:	2300      	movs	r3, #0
 800a87c:	f04f 32ff 	mov.w	r2, #4294967295
 800a880:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a884:	f10a 0a01 	add.w	sl, sl, #1
 800a888:	9304      	str	r3, [sp, #16]
 800a88a:	9307      	str	r3, [sp, #28]
 800a88c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a890:	931a      	str	r3, [sp, #104]	; 0x68
 800a892:	4654      	mov	r4, sl
 800a894:	2205      	movs	r2, #5
 800a896:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a89a:	4858      	ldr	r0, [pc, #352]	; (800a9fc <_vfiprintf_r+0x24c>)
 800a89c:	f7f5 fca0 	bl	80001e0 <memchr>
 800a8a0:	9a04      	ldr	r2, [sp, #16]
 800a8a2:	b9d8      	cbnz	r0, 800a8dc <_vfiprintf_r+0x12c>
 800a8a4:	06d1      	lsls	r1, r2, #27
 800a8a6:	bf44      	itt	mi
 800a8a8:	2320      	movmi	r3, #32
 800a8aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a8ae:	0713      	lsls	r3, r2, #28
 800a8b0:	bf44      	itt	mi
 800a8b2:	232b      	movmi	r3, #43	; 0x2b
 800a8b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a8b8:	f89a 3000 	ldrb.w	r3, [sl]
 800a8bc:	2b2a      	cmp	r3, #42	; 0x2a
 800a8be:	d015      	beq.n	800a8ec <_vfiprintf_r+0x13c>
 800a8c0:	9a07      	ldr	r2, [sp, #28]
 800a8c2:	4654      	mov	r4, sl
 800a8c4:	2000      	movs	r0, #0
 800a8c6:	f04f 0c0a 	mov.w	ip, #10
 800a8ca:	4621      	mov	r1, r4
 800a8cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a8d0:	3b30      	subs	r3, #48	; 0x30
 800a8d2:	2b09      	cmp	r3, #9
 800a8d4:	d94e      	bls.n	800a974 <_vfiprintf_r+0x1c4>
 800a8d6:	b1b0      	cbz	r0, 800a906 <_vfiprintf_r+0x156>
 800a8d8:	9207      	str	r2, [sp, #28]
 800a8da:	e014      	b.n	800a906 <_vfiprintf_r+0x156>
 800a8dc:	eba0 0308 	sub.w	r3, r0, r8
 800a8e0:	fa09 f303 	lsl.w	r3, r9, r3
 800a8e4:	4313      	orrs	r3, r2
 800a8e6:	9304      	str	r3, [sp, #16]
 800a8e8:	46a2      	mov	sl, r4
 800a8ea:	e7d2      	b.n	800a892 <_vfiprintf_r+0xe2>
 800a8ec:	9b03      	ldr	r3, [sp, #12]
 800a8ee:	1d19      	adds	r1, r3, #4
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	9103      	str	r1, [sp, #12]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	bfbb      	ittet	lt
 800a8f8:	425b      	neglt	r3, r3
 800a8fa:	f042 0202 	orrlt.w	r2, r2, #2
 800a8fe:	9307      	strge	r3, [sp, #28]
 800a900:	9307      	strlt	r3, [sp, #28]
 800a902:	bfb8      	it	lt
 800a904:	9204      	strlt	r2, [sp, #16]
 800a906:	7823      	ldrb	r3, [r4, #0]
 800a908:	2b2e      	cmp	r3, #46	; 0x2e
 800a90a:	d10c      	bne.n	800a926 <_vfiprintf_r+0x176>
 800a90c:	7863      	ldrb	r3, [r4, #1]
 800a90e:	2b2a      	cmp	r3, #42	; 0x2a
 800a910:	d135      	bne.n	800a97e <_vfiprintf_r+0x1ce>
 800a912:	9b03      	ldr	r3, [sp, #12]
 800a914:	1d1a      	adds	r2, r3, #4
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	9203      	str	r2, [sp, #12]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	bfb8      	it	lt
 800a91e:	f04f 33ff 	movlt.w	r3, #4294967295
 800a922:	3402      	adds	r4, #2
 800a924:	9305      	str	r3, [sp, #20]
 800a926:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800aa0c <_vfiprintf_r+0x25c>
 800a92a:	7821      	ldrb	r1, [r4, #0]
 800a92c:	2203      	movs	r2, #3
 800a92e:	4650      	mov	r0, sl
 800a930:	f7f5 fc56 	bl	80001e0 <memchr>
 800a934:	b140      	cbz	r0, 800a948 <_vfiprintf_r+0x198>
 800a936:	2340      	movs	r3, #64	; 0x40
 800a938:	eba0 000a 	sub.w	r0, r0, sl
 800a93c:	fa03 f000 	lsl.w	r0, r3, r0
 800a940:	9b04      	ldr	r3, [sp, #16]
 800a942:	4303      	orrs	r3, r0
 800a944:	3401      	adds	r4, #1
 800a946:	9304      	str	r3, [sp, #16]
 800a948:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a94c:	482c      	ldr	r0, [pc, #176]	; (800aa00 <_vfiprintf_r+0x250>)
 800a94e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a952:	2206      	movs	r2, #6
 800a954:	f7f5 fc44 	bl	80001e0 <memchr>
 800a958:	2800      	cmp	r0, #0
 800a95a:	d03f      	beq.n	800a9dc <_vfiprintf_r+0x22c>
 800a95c:	4b29      	ldr	r3, [pc, #164]	; (800aa04 <_vfiprintf_r+0x254>)
 800a95e:	bb1b      	cbnz	r3, 800a9a8 <_vfiprintf_r+0x1f8>
 800a960:	9b03      	ldr	r3, [sp, #12]
 800a962:	3307      	adds	r3, #7
 800a964:	f023 0307 	bic.w	r3, r3, #7
 800a968:	3308      	adds	r3, #8
 800a96a:	9303      	str	r3, [sp, #12]
 800a96c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a96e:	443b      	add	r3, r7
 800a970:	9309      	str	r3, [sp, #36]	; 0x24
 800a972:	e767      	b.n	800a844 <_vfiprintf_r+0x94>
 800a974:	fb0c 3202 	mla	r2, ip, r2, r3
 800a978:	460c      	mov	r4, r1
 800a97a:	2001      	movs	r0, #1
 800a97c:	e7a5      	b.n	800a8ca <_vfiprintf_r+0x11a>
 800a97e:	2300      	movs	r3, #0
 800a980:	3401      	adds	r4, #1
 800a982:	9305      	str	r3, [sp, #20]
 800a984:	4619      	mov	r1, r3
 800a986:	f04f 0c0a 	mov.w	ip, #10
 800a98a:	4620      	mov	r0, r4
 800a98c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a990:	3a30      	subs	r2, #48	; 0x30
 800a992:	2a09      	cmp	r2, #9
 800a994:	d903      	bls.n	800a99e <_vfiprintf_r+0x1ee>
 800a996:	2b00      	cmp	r3, #0
 800a998:	d0c5      	beq.n	800a926 <_vfiprintf_r+0x176>
 800a99a:	9105      	str	r1, [sp, #20]
 800a99c:	e7c3      	b.n	800a926 <_vfiprintf_r+0x176>
 800a99e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9a2:	4604      	mov	r4, r0
 800a9a4:	2301      	movs	r3, #1
 800a9a6:	e7f0      	b.n	800a98a <_vfiprintf_r+0x1da>
 800a9a8:	ab03      	add	r3, sp, #12
 800a9aa:	9300      	str	r3, [sp, #0]
 800a9ac:	462a      	mov	r2, r5
 800a9ae:	4b16      	ldr	r3, [pc, #88]	; (800aa08 <_vfiprintf_r+0x258>)
 800a9b0:	a904      	add	r1, sp, #16
 800a9b2:	4630      	mov	r0, r6
 800a9b4:	f7fd fec0 	bl	8008738 <_printf_float>
 800a9b8:	4607      	mov	r7, r0
 800a9ba:	1c78      	adds	r0, r7, #1
 800a9bc:	d1d6      	bne.n	800a96c <_vfiprintf_r+0x1bc>
 800a9be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a9c0:	07d9      	lsls	r1, r3, #31
 800a9c2:	d405      	bmi.n	800a9d0 <_vfiprintf_r+0x220>
 800a9c4:	89ab      	ldrh	r3, [r5, #12]
 800a9c6:	059a      	lsls	r2, r3, #22
 800a9c8:	d402      	bmi.n	800a9d0 <_vfiprintf_r+0x220>
 800a9ca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9cc:	f7ff fe6a 	bl	800a6a4 <__retarget_lock_release_recursive>
 800a9d0:	89ab      	ldrh	r3, [r5, #12]
 800a9d2:	065b      	lsls	r3, r3, #25
 800a9d4:	f53f af12 	bmi.w	800a7fc <_vfiprintf_r+0x4c>
 800a9d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a9da:	e711      	b.n	800a800 <_vfiprintf_r+0x50>
 800a9dc:	ab03      	add	r3, sp, #12
 800a9de:	9300      	str	r3, [sp, #0]
 800a9e0:	462a      	mov	r2, r5
 800a9e2:	4b09      	ldr	r3, [pc, #36]	; (800aa08 <_vfiprintf_r+0x258>)
 800a9e4:	a904      	add	r1, sp, #16
 800a9e6:	4630      	mov	r0, r6
 800a9e8:	f7fe f94a 	bl	8008c80 <_printf_i>
 800a9ec:	e7e4      	b.n	800a9b8 <_vfiprintf_r+0x208>
 800a9ee:	bf00      	nop
 800a9f0:	0800b61c 	.word	0x0800b61c
 800a9f4:	0800b63c 	.word	0x0800b63c
 800a9f8:	0800b5fc 	.word	0x0800b5fc
 800a9fc:	0800b4a4 	.word	0x0800b4a4
 800aa00:	0800b4ae 	.word	0x0800b4ae
 800aa04:	08008739 	.word	0x08008739
 800aa08:	0800a78b 	.word	0x0800a78b
 800aa0c:	0800b4aa 	.word	0x0800b4aa

0800aa10 <__swbuf_r>:
 800aa10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa12:	460e      	mov	r6, r1
 800aa14:	4614      	mov	r4, r2
 800aa16:	4605      	mov	r5, r0
 800aa18:	b118      	cbz	r0, 800aa22 <__swbuf_r+0x12>
 800aa1a:	6983      	ldr	r3, [r0, #24]
 800aa1c:	b90b      	cbnz	r3, 800aa22 <__swbuf_r+0x12>
 800aa1e:	f000 f9e7 	bl	800adf0 <__sinit>
 800aa22:	4b21      	ldr	r3, [pc, #132]	; (800aaa8 <__swbuf_r+0x98>)
 800aa24:	429c      	cmp	r4, r3
 800aa26:	d12b      	bne.n	800aa80 <__swbuf_r+0x70>
 800aa28:	686c      	ldr	r4, [r5, #4]
 800aa2a:	69a3      	ldr	r3, [r4, #24]
 800aa2c:	60a3      	str	r3, [r4, #8]
 800aa2e:	89a3      	ldrh	r3, [r4, #12]
 800aa30:	071a      	lsls	r2, r3, #28
 800aa32:	d52f      	bpl.n	800aa94 <__swbuf_r+0x84>
 800aa34:	6923      	ldr	r3, [r4, #16]
 800aa36:	b36b      	cbz	r3, 800aa94 <__swbuf_r+0x84>
 800aa38:	6923      	ldr	r3, [r4, #16]
 800aa3a:	6820      	ldr	r0, [r4, #0]
 800aa3c:	1ac0      	subs	r0, r0, r3
 800aa3e:	6963      	ldr	r3, [r4, #20]
 800aa40:	b2f6      	uxtb	r6, r6
 800aa42:	4283      	cmp	r3, r0
 800aa44:	4637      	mov	r7, r6
 800aa46:	dc04      	bgt.n	800aa52 <__swbuf_r+0x42>
 800aa48:	4621      	mov	r1, r4
 800aa4a:	4628      	mov	r0, r5
 800aa4c:	f000 f93c 	bl	800acc8 <_fflush_r>
 800aa50:	bb30      	cbnz	r0, 800aaa0 <__swbuf_r+0x90>
 800aa52:	68a3      	ldr	r3, [r4, #8]
 800aa54:	3b01      	subs	r3, #1
 800aa56:	60a3      	str	r3, [r4, #8]
 800aa58:	6823      	ldr	r3, [r4, #0]
 800aa5a:	1c5a      	adds	r2, r3, #1
 800aa5c:	6022      	str	r2, [r4, #0]
 800aa5e:	701e      	strb	r6, [r3, #0]
 800aa60:	6963      	ldr	r3, [r4, #20]
 800aa62:	3001      	adds	r0, #1
 800aa64:	4283      	cmp	r3, r0
 800aa66:	d004      	beq.n	800aa72 <__swbuf_r+0x62>
 800aa68:	89a3      	ldrh	r3, [r4, #12]
 800aa6a:	07db      	lsls	r3, r3, #31
 800aa6c:	d506      	bpl.n	800aa7c <__swbuf_r+0x6c>
 800aa6e:	2e0a      	cmp	r6, #10
 800aa70:	d104      	bne.n	800aa7c <__swbuf_r+0x6c>
 800aa72:	4621      	mov	r1, r4
 800aa74:	4628      	mov	r0, r5
 800aa76:	f000 f927 	bl	800acc8 <_fflush_r>
 800aa7a:	b988      	cbnz	r0, 800aaa0 <__swbuf_r+0x90>
 800aa7c:	4638      	mov	r0, r7
 800aa7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa80:	4b0a      	ldr	r3, [pc, #40]	; (800aaac <__swbuf_r+0x9c>)
 800aa82:	429c      	cmp	r4, r3
 800aa84:	d101      	bne.n	800aa8a <__swbuf_r+0x7a>
 800aa86:	68ac      	ldr	r4, [r5, #8]
 800aa88:	e7cf      	b.n	800aa2a <__swbuf_r+0x1a>
 800aa8a:	4b09      	ldr	r3, [pc, #36]	; (800aab0 <__swbuf_r+0xa0>)
 800aa8c:	429c      	cmp	r4, r3
 800aa8e:	bf08      	it	eq
 800aa90:	68ec      	ldreq	r4, [r5, #12]
 800aa92:	e7ca      	b.n	800aa2a <__swbuf_r+0x1a>
 800aa94:	4621      	mov	r1, r4
 800aa96:	4628      	mov	r0, r5
 800aa98:	f000 f81a 	bl	800aad0 <__swsetup_r>
 800aa9c:	2800      	cmp	r0, #0
 800aa9e:	d0cb      	beq.n	800aa38 <__swbuf_r+0x28>
 800aaa0:	f04f 37ff 	mov.w	r7, #4294967295
 800aaa4:	e7ea      	b.n	800aa7c <__swbuf_r+0x6c>
 800aaa6:	bf00      	nop
 800aaa8:	0800b61c 	.word	0x0800b61c
 800aaac:	0800b63c 	.word	0x0800b63c
 800aab0:	0800b5fc 	.word	0x0800b5fc

0800aab4 <__ascii_wctomb>:
 800aab4:	b149      	cbz	r1, 800aaca <__ascii_wctomb+0x16>
 800aab6:	2aff      	cmp	r2, #255	; 0xff
 800aab8:	bf85      	ittet	hi
 800aaba:	238a      	movhi	r3, #138	; 0x8a
 800aabc:	6003      	strhi	r3, [r0, #0]
 800aabe:	700a      	strbls	r2, [r1, #0]
 800aac0:	f04f 30ff 	movhi.w	r0, #4294967295
 800aac4:	bf98      	it	ls
 800aac6:	2001      	movls	r0, #1
 800aac8:	4770      	bx	lr
 800aaca:	4608      	mov	r0, r1
 800aacc:	4770      	bx	lr
	...

0800aad0 <__swsetup_r>:
 800aad0:	4b32      	ldr	r3, [pc, #200]	; (800ab9c <__swsetup_r+0xcc>)
 800aad2:	b570      	push	{r4, r5, r6, lr}
 800aad4:	681d      	ldr	r5, [r3, #0]
 800aad6:	4606      	mov	r6, r0
 800aad8:	460c      	mov	r4, r1
 800aada:	b125      	cbz	r5, 800aae6 <__swsetup_r+0x16>
 800aadc:	69ab      	ldr	r3, [r5, #24]
 800aade:	b913      	cbnz	r3, 800aae6 <__swsetup_r+0x16>
 800aae0:	4628      	mov	r0, r5
 800aae2:	f000 f985 	bl	800adf0 <__sinit>
 800aae6:	4b2e      	ldr	r3, [pc, #184]	; (800aba0 <__swsetup_r+0xd0>)
 800aae8:	429c      	cmp	r4, r3
 800aaea:	d10f      	bne.n	800ab0c <__swsetup_r+0x3c>
 800aaec:	686c      	ldr	r4, [r5, #4]
 800aaee:	89a3      	ldrh	r3, [r4, #12]
 800aaf0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aaf4:	0719      	lsls	r1, r3, #28
 800aaf6:	d42c      	bmi.n	800ab52 <__swsetup_r+0x82>
 800aaf8:	06dd      	lsls	r5, r3, #27
 800aafa:	d411      	bmi.n	800ab20 <__swsetup_r+0x50>
 800aafc:	2309      	movs	r3, #9
 800aafe:	6033      	str	r3, [r6, #0]
 800ab00:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ab04:	81a3      	strh	r3, [r4, #12]
 800ab06:	f04f 30ff 	mov.w	r0, #4294967295
 800ab0a:	e03e      	b.n	800ab8a <__swsetup_r+0xba>
 800ab0c:	4b25      	ldr	r3, [pc, #148]	; (800aba4 <__swsetup_r+0xd4>)
 800ab0e:	429c      	cmp	r4, r3
 800ab10:	d101      	bne.n	800ab16 <__swsetup_r+0x46>
 800ab12:	68ac      	ldr	r4, [r5, #8]
 800ab14:	e7eb      	b.n	800aaee <__swsetup_r+0x1e>
 800ab16:	4b24      	ldr	r3, [pc, #144]	; (800aba8 <__swsetup_r+0xd8>)
 800ab18:	429c      	cmp	r4, r3
 800ab1a:	bf08      	it	eq
 800ab1c:	68ec      	ldreq	r4, [r5, #12]
 800ab1e:	e7e6      	b.n	800aaee <__swsetup_r+0x1e>
 800ab20:	0758      	lsls	r0, r3, #29
 800ab22:	d512      	bpl.n	800ab4a <__swsetup_r+0x7a>
 800ab24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ab26:	b141      	cbz	r1, 800ab3a <__swsetup_r+0x6a>
 800ab28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ab2c:	4299      	cmp	r1, r3
 800ab2e:	d002      	beq.n	800ab36 <__swsetup_r+0x66>
 800ab30:	4630      	mov	r0, r6
 800ab32:	f7fd fc81 	bl	8008438 <_free_r>
 800ab36:	2300      	movs	r3, #0
 800ab38:	6363      	str	r3, [r4, #52]	; 0x34
 800ab3a:	89a3      	ldrh	r3, [r4, #12]
 800ab3c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ab40:	81a3      	strh	r3, [r4, #12]
 800ab42:	2300      	movs	r3, #0
 800ab44:	6063      	str	r3, [r4, #4]
 800ab46:	6923      	ldr	r3, [r4, #16]
 800ab48:	6023      	str	r3, [r4, #0]
 800ab4a:	89a3      	ldrh	r3, [r4, #12]
 800ab4c:	f043 0308 	orr.w	r3, r3, #8
 800ab50:	81a3      	strh	r3, [r4, #12]
 800ab52:	6923      	ldr	r3, [r4, #16]
 800ab54:	b94b      	cbnz	r3, 800ab6a <__swsetup_r+0x9a>
 800ab56:	89a3      	ldrh	r3, [r4, #12]
 800ab58:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ab5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ab60:	d003      	beq.n	800ab6a <__swsetup_r+0x9a>
 800ab62:	4621      	mov	r1, r4
 800ab64:	4630      	mov	r0, r6
 800ab66:	f000 fa05 	bl	800af74 <__smakebuf_r>
 800ab6a:	89a0      	ldrh	r0, [r4, #12]
 800ab6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ab70:	f010 0301 	ands.w	r3, r0, #1
 800ab74:	d00a      	beq.n	800ab8c <__swsetup_r+0xbc>
 800ab76:	2300      	movs	r3, #0
 800ab78:	60a3      	str	r3, [r4, #8]
 800ab7a:	6963      	ldr	r3, [r4, #20]
 800ab7c:	425b      	negs	r3, r3
 800ab7e:	61a3      	str	r3, [r4, #24]
 800ab80:	6923      	ldr	r3, [r4, #16]
 800ab82:	b943      	cbnz	r3, 800ab96 <__swsetup_r+0xc6>
 800ab84:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ab88:	d1ba      	bne.n	800ab00 <__swsetup_r+0x30>
 800ab8a:	bd70      	pop	{r4, r5, r6, pc}
 800ab8c:	0781      	lsls	r1, r0, #30
 800ab8e:	bf58      	it	pl
 800ab90:	6963      	ldrpl	r3, [r4, #20]
 800ab92:	60a3      	str	r3, [r4, #8]
 800ab94:	e7f4      	b.n	800ab80 <__swsetup_r+0xb0>
 800ab96:	2000      	movs	r0, #0
 800ab98:	e7f7      	b.n	800ab8a <__swsetup_r+0xba>
 800ab9a:	bf00      	nop
 800ab9c:	2000000c 	.word	0x2000000c
 800aba0:	0800b61c 	.word	0x0800b61c
 800aba4:	0800b63c 	.word	0x0800b63c
 800aba8:	0800b5fc 	.word	0x0800b5fc

0800abac <abort>:
 800abac:	b508      	push	{r3, lr}
 800abae:	2006      	movs	r0, #6
 800abb0:	f000 fa50 	bl	800b054 <raise>
 800abb4:	2001      	movs	r0, #1
 800abb6:	f7f7 fa95 	bl	80020e4 <_exit>
	...

0800abbc <__sflush_r>:
 800abbc:	898a      	ldrh	r2, [r1, #12]
 800abbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abc2:	4605      	mov	r5, r0
 800abc4:	0710      	lsls	r0, r2, #28
 800abc6:	460c      	mov	r4, r1
 800abc8:	d458      	bmi.n	800ac7c <__sflush_r+0xc0>
 800abca:	684b      	ldr	r3, [r1, #4]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	dc05      	bgt.n	800abdc <__sflush_r+0x20>
 800abd0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	dc02      	bgt.n	800abdc <__sflush_r+0x20>
 800abd6:	2000      	movs	r0, #0
 800abd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abdc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800abde:	2e00      	cmp	r6, #0
 800abe0:	d0f9      	beq.n	800abd6 <__sflush_r+0x1a>
 800abe2:	2300      	movs	r3, #0
 800abe4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800abe8:	682f      	ldr	r7, [r5, #0]
 800abea:	602b      	str	r3, [r5, #0]
 800abec:	d032      	beq.n	800ac54 <__sflush_r+0x98>
 800abee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800abf0:	89a3      	ldrh	r3, [r4, #12]
 800abf2:	075a      	lsls	r2, r3, #29
 800abf4:	d505      	bpl.n	800ac02 <__sflush_r+0x46>
 800abf6:	6863      	ldr	r3, [r4, #4]
 800abf8:	1ac0      	subs	r0, r0, r3
 800abfa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800abfc:	b10b      	cbz	r3, 800ac02 <__sflush_r+0x46>
 800abfe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ac00:	1ac0      	subs	r0, r0, r3
 800ac02:	2300      	movs	r3, #0
 800ac04:	4602      	mov	r2, r0
 800ac06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ac08:	6a21      	ldr	r1, [r4, #32]
 800ac0a:	4628      	mov	r0, r5
 800ac0c:	47b0      	blx	r6
 800ac0e:	1c43      	adds	r3, r0, #1
 800ac10:	89a3      	ldrh	r3, [r4, #12]
 800ac12:	d106      	bne.n	800ac22 <__sflush_r+0x66>
 800ac14:	6829      	ldr	r1, [r5, #0]
 800ac16:	291d      	cmp	r1, #29
 800ac18:	d82c      	bhi.n	800ac74 <__sflush_r+0xb8>
 800ac1a:	4a2a      	ldr	r2, [pc, #168]	; (800acc4 <__sflush_r+0x108>)
 800ac1c:	40ca      	lsrs	r2, r1
 800ac1e:	07d6      	lsls	r6, r2, #31
 800ac20:	d528      	bpl.n	800ac74 <__sflush_r+0xb8>
 800ac22:	2200      	movs	r2, #0
 800ac24:	6062      	str	r2, [r4, #4]
 800ac26:	04d9      	lsls	r1, r3, #19
 800ac28:	6922      	ldr	r2, [r4, #16]
 800ac2a:	6022      	str	r2, [r4, #0]
 800ac2c:	d504      	bpl.n	800ac38 <__sflush_r+0x7c>
 800ac2e:	1c42      	adds	r2, r0, #1
 800ac30:	d101      	bne.n	800ac36 <__sflush_r+0x7a>
 800ac32:	682b      	ldr	r3, [r5, #0]
 800ac34:	b903      	cbnz	r3, 800ac38 <__sflush_r+0x7c>
 800ac36:	6560      	str	r0, [r4, #84]	; 0x54
 800ac38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac3a:	602f      	str	r7, [r5, #0]
 800ac3c:	2900      	cmp	r1, #0
 800ac3e:	d0ca      	beq.n	800abd6 <__sflush_r+0x1a>
 800ac40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac44:	4299      	cmp	r1, r3
 800ac46:	d002      	beq.n	800ac4e <__sflush_r+0x92>
 800ac48:	4628      	mov	r0, r5
 800ac4a:	f7fd fbf5 	bl	8008438 <_free_r>
 800ac4e:	2000      	movs	r0, #0
 800ac50:	6360      	str	r0, [r4, #52]	; 0x34
 800ac52:	e7c1      	b.n	800abd8 <__sflush_r+0x1c>
 800ac54:	6a21      	ldr	r1, [r4, #32]
 800ac56:	2301      	movs	r3, #1
 800ac58:	4628      	mov	r0, r5
 800ac5a:	47b0      	blx	r6
 800ac5c:	1c41      	adds	r1, r0, #1
 800ac5e:	d1c7      	bne.n	800abf0 <__sflush_r+0x34>
 800ac60:	682b      	ldr	r3, [r5, #0]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d0c4      	beq.n	800abf0 <__sflush_r+0x34>
 800ac66:	2b1d      	cmp	r3, #29
 800ac68:	d001      	beq.n	800ac6e <__sflush_r+0xb2>
 800ac6a:	2b16      	cmp	r3, #22
 800ac6c:	d101      	bne.n	800ac72 <__sflush_r+0xb6>
 800ac6e:	602f      	str	r7, [r5, #0]
 800ac70:	e7b1      	b.n	800abd6 <__sflush_r+0x1a>
 800ac72:	89a3      	ldrh	r3, [r4, #12]
 800ac74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac78:	81a3      	strh	r3, [r4, #12]
 800ac7a:	e7ad      	b.n	800abd8 <__sflush_r+0x1c>
 800ac7c:	690f      	ldr	r7, [r1, #16]
 800ac7e:	2f00      	cmp	r7, #0
 800ac80:	d0a9      	beq.n	800abd6 <__sflush_r+0x1a>
 800ac82:	0793      	lsls	r3, r2, #30
 800ac84:	680e      	ldr	r6, [r1, #0]
 800ac86:	bf08      	it	eq
 800ac88:	694b      	ldreq	r3, [r1, #20]
 800ac8a:	600f      	str	r7, [r1, #0]
 800ac8c:	bf18      	it	ne
 800ac8e:	2300      	movne	r3, #0
 800ac90:	eba6 0807 	sub.w	r8, r6, r7
 800ac94:	608b      	str	r3, [r1, #8]
 800ac96:	f1b8 0f00 	cmp.w	r8, #0
 800ac9a:	dd9c      	ble.n	800abd6 <__sflush_r+0x1a>
 800ac9c:	6a21      	ldr	r1, [r4, #32]
 800ac9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aca0:	4643      	mov	r3, r8
 800aca2:	463a      	mov	r2, r7
 800aca4:	4628      	mov	r0, r5
 800aca6:	47b0      	blx	r6
 800aca8:	2800      	cmp	r0, #0
 800acaa:	dc06      	bgt.n	800acba <__sflush_r+0xfe>
 800acac:	89a3      	ldrh	r3, [r4, #12]
 800acae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acb2:	81a3      	strh	r3, [r4, #12]
 800acb4:	f04f 30ff 	mov.w	r0, #4294967295
 800acb8:	e78e      	b.n	800abd8 <__sflush_r+0x1c>
 800acba:	4407      	add	r7, r0
 800acbc:	eba8 0800 	sub.w	r8, r8, r0
 800acc0:	e7e9      	b.n	800ac96 <__sflush_r+0xda>
 800acc2:	bf00      	nop
 800acc4:	20400001 	.word	0x20400001

0800acc8 <_fflush_r>:
 800acc8:	b538      	push	{r3, r4, r5, lr}
 800acca:	690b      	ldr	r3, [r1, #16]
 800accc:	4605      	mov	r5, r0
 800acce:	460c      	mov	r4, r1
 800acd0:	b913      	cbnz	r3, 800acd8 <_fflush_r+0x10>
 800acd2:	2500      	movs	r5, #0
 800acd4:	4628      	mov	r0, r5
 800acd6:	bd38      	pop	{r3, r4, r5, pc}
 800acd8:	b118      	cbz	r0, 800ace2 <_fflush_r+0x1a>
 800acda:	6983      	ldr	r3, [r0, #24]
 800acdc:	b90b      	cbnz	r3, 800ace2 <_fflush_r+0x1a>
 800acde:	f000 f887 	bl	800adf0 <__sinit>
 800ace2:	4b14      	ldr	r3, [pc, #80]	; (800ad34 <_fflush_r+0x6c>)
 800ace4:	429c      	cmp	r4, r3
 800ace6:	d11b      	bne.n	800ad20 <_fflush_r+0x58>
 800ace8:	686c      	ldr	r4, [r5, #4]
 800acea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d0ef      	beq.n	800acd2 <_fflush_r+0xa>
 800acf2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800acf4:	07d0      	lsls	r0, r2, #31
 800acf6:	d404      	bmi.n	800ad02 <_fflush_r+0x3a>
 800acf8:	0599      	lsls	r1, r3, #22
 800acfa:	d402      	bmi.n	800ad02 <_fflush_r+0x3a>
 800acfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800acfe:	f7ff fcd0 	bl	800a6a2 <__retarget_lock_acquire_recursive>
 800ad02:	4628      	mov	r0, r5
 800ad04:	4621      	mov	r1, r4
 800ad06:	f7ff ff59 	bl	800abbc <__sflush_r>
 800ad0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad0c:	07da      	lsls	r2, r3, #31
 800ad0e:	4605      	mov	r5, r0
 800ad10:	d4e0      	bmi.n	800acd4 <_fflush_r+0xc>
 800ad12:	89a3      	ldrh	r3, [r4, #12]
 800ad14:	059b      	lsls	r3, r3, #22
 800ad16:	d4dd      	bmi.n	800acd4 <_fflush_r+0xc>
 800ad18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad1a:	f7ff fcc3 	bl	800a6a4 <__retarget_lock_release_recursive>
 800ad1e:	e7d9      	b.n	800acd4 <_fflush_r+0xc>
 800ad20:	4b05      	ldr	r3, [pc, #20]	; (800ad38 <_fflush_r+0x70>)
 800ad22:	429c      	cmp	r4, r3
 800ad24:	d101      	bne.n	800ad2a <_fflush_r+0x62>
 800ad26:	68ac      	ldr	r4, [r5, #8]
 800ad28:	e7df      	b.n	800acea <_fflush_r+0x22>
 800ad2a:	4b04      	ldr	r3, [pc, #16]	; (800ad3c <_fflush_r+0x74>)
 800ad2c:	429c      	cmp	r4, r3
 800ad2e:	bf08      	it	eq
 800ad30:	68ec      	ldreq	r4, [r5, #12]
 800ad32:	e7da      	b.n	800acea <_fflush_r+0x22>
 800ad34:	0800b61c 	.word	0x0800b61c
 800ad38:	0800b63c 	.word	0x0800b63c
 800ad3c:	0800b5fc 	.word	0x0800b5fc

0800ad40 <std>:
 800ad40:	2300      	movs	r3, #0
 800ad42:	b510      	push	{r4, lr}
 800ad44:	4604      	mov	r4, r0
 800ad46:	e9c0 3300 	strd	r3, r3, [r0]
 800ad4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ad4e:	6083      	str	r3, [r0, #8]
 800ad50:	8181      	strh	r1, [r0, #12]
 800ad52:	6643      	str	r3, [r0, #100]	; 0x64
 800ad54:	81c2      	strh	r2, [r0, #14]
 800ad56:	6183      	str	r3, [r0, #24]
 800ad58:	4619      	mov	r1, r3
 800ad5a:	2208      	movs	r2, #8
 800ad5c:	305c      	adds	r0, #92	; 0x5c
 800ad5e:	f7fd fb63 	bl	8008428 <memset>
 800ad62:	4b05      	ldr	r3, [pc, #20]	; (800ad78 <std+0x38>)
 800ad64:	6263      	str	r3, [r4, #36]	; 0x24
 800ad66:	4b05      	ldr	r3, [pc, #20]	; (800ad7c <std+0x3c>)
 800ad68:	62a3      	str	r3, [r4, #40]	; 0x28
 800ad6a:	4b05      	ldr	r3, [pc, #20]	; (800ad80 <std+0x40>)
 800ad6c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ad6e:	4b05      	ldr	r3, [pc, #20]	; (800ad84 <std+0x44>)
 800ad70:	6224      	str	r4, [r4, #32]
 800ad72:	6323      	str	r3, [r4, #48]	; 0x30
 800ad74:	bd10      	pop	{r4, pc}
 800ad76:	bf00      	nop
 800ad78:	0800b08d 	.word	0x0800b08d
 800ad7c:	0800b0af 	.word	0x0800b0af
 800ad80:	0800b0e7 	.word	0x0800b0e7
 800ad84:	0800b10b 	.word	0x0800b10b

0800ad88 <_cleanup_r>:
 800ad88:	4901      	ldr	r1, [pc, #4]	; (800ad90 <_cleanup_r+0x8>)
 800ad8a:	f000 b8af 	b.w	800aeec <_fwalk_reent>
 800ad8e:	bf00      	nop
 800ad90:	0800acc9 	.word	0x0800acc9

0800ad94 <__sfmoreglue>:
 800ad94:	b570      	push	{r4, r5, r6, lr}
 800ad96:	2268      	movs	r2, #104	; 0x68
 800ad98:	1e4d      	subs	r5, r1, #1
 800ad9a:	4355      	muls	r5, r2
 800ad9c:	460e      	mov	r6, r1
 800ad9e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ada2:	f7fd fbb5 	bl	8008510 <_malloc_r>
 800ada6:	4604      	mov	r4, r0
 800ada8:	b140      	cbz	r0, 800adbc <__sfmoreglue+0x28>
 800adaa:	2100      	movs	r1, #0
 800adac:	e9c0 1600 	strd	r1, r6, [r0]
 800adb0:	300c      	adds	r0, #12
 800adb2:	60a0      	str	r0, [r4, #8]
 800adb4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800adb8:	f7fd fb36 	bl	8008428 <memset>
 800adbc:	4620      	mov	r0, r4
 800adbe:	bd70      	pop	{r4, r5, r6, pc}

0800adc0 <__sfp_lock_acquire>:
 800adc0:	4801      	ldr	r0, [pc, #4]	; (800adc8 <__sfp_lock_acquire+0x8>)
 800adc2:	f7ff bc6e 	b.w	800a6a2 <__retarget_lock_acquire_recursive>
 800adc6:	bf00      	nop
 800adc8:	20000525 	.word	0x20000525

0800adcc <__sfp_lock_release>:
 800adcc:	4801      	ldr	r0, [pc, #4]	; (800add4 <__sfp_lock_release+0x8>)
 800adce:	f7ff bc69 	b.w	800a6a4 <__retarget_lock_release_recursive>
 800add2:	bf00      	nop
 800add4:	20000525 	.word	0x20000525

0800add8 <__sinit_lock_acquire>:
 800add8:	4801      	ldr	r0, [pc, #4]	; (800ade0 <__sinit_lock_acquire+0x8>)
 800adda:	f7ff bc62 	b.w	800a6a2 <__retarget_lock_acquire_recursive>
 800adde:	bf00      	nop
 800ade0:	20000526 	.word	0x20000526

0800ade4 <__sinit_lock_release>:
 800ade4:	4801      	ldr	r0, [pc, #4]	; (800adec <__sinit_lock_release+0x8>)
 800ade6:	f7ff bc5d 	b.w	800a6a4 <__retarget_lock_release_recursive>
 800adea:	bf00      	nop
 800adec:	20000526 	.word	0x20000526

0800adf0 <__sinit>:
 800adf0:	b510      	push	{r4, lr}
 800adf2:	4604      	mov	r4, r0
 800adf4:	f7ff fff0 	bl	800add8 <__sinit_lock_acquire>
 800adf8:	69a3      	ldr	r3, [r4, #24]
 800adfa:	b11b      	cbz	r3, 800ae04 <__sinit+0x14>
 800adfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae00:	f7ff bff0 	b.w	800ade4 <__sinit_lock_release>
 800ae04:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ae08:	6523      	str	r3, [r4, #80]	; 0x50
 800ae0a:	4b13      	ldr	r3, [pc, #76]	; (800ae58 <__sinit+0x68>)
 800ae0c:	4a13      	ldr	r2, [pc, #76]	; (800ae5c <__sinit+0x6c>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	62a2      	str	r2, [r4, #40]	; 0x28
 800ae12:	42a3      	cmp	r3, r4
 800ae14:	bf04      	itt	eq
 800ae16:	2301      	moveq	r3, #1
 800ae18:	61a3      	streq	r3, [r4, #24]
 800ae1a:	4620      	mov	r0, r4
 800ae1c:	f000 f820 	bl	800ae60 <__sfp>
 800ae20:	6060      	str	r0, [r4, #4]
 800ae22:	4620      	mov	r0, r4
 800ae24:	f000 f81c 	bl	800ae60 <__sfp>
 800ae28:	60a0      	str	r0, [r4, #8]
 800ae2a:	4620      	mov	r0, r4
 800ae2c:	f000 f818 	bl	800ae60 <__sfp>
 800ae30:	2200      	movs	r2, #0
 800ae32:	60e0      	str	r0, [r4, #12]
 800ae34:	2104      	movs	r1, #4
 800ae36:	6860      	ldr	r0, [r4, #4]
 800ae38:	f7ff ff82 	bl	800ad40 <std>
 800ae3c:	68a0      	ldr	r0, [r4, #8]
 800ae3e:	2201      	movs	r2, #1
 800ae40:	2109      	movs	r1, #9
 800ae42:	f7ff ff7d 	bl	800ad40 <std>
 800ae46:	68e0      	ldr	r0, [r4, #12]
 800ae48:	2202      	movs	r2, #2
 800ae4a:	2112      	movs	r1, #18
 800ae4c:	f7ff ff78 	bl	800ad40 <std>
 800ae50:	2301      	movs	r3, #1
 800ae52:	61a3      	str	r3, [r4, #24]
 800ae54:	e7d2      	b.n	800adfc <__sinit+0xc>
 800ae56:	bf00      	nop
 800ae58:	0800b284 	.word	0x0800b284
 800ae5c:	0800ad89 	.word	0x0800ad89

0800ae60 <__sfp>:
 800ae60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae62:	4607      	mov	r7, r0
 800ae64:	f7ff ffac 	bl	800adc0 <__sfp_lock_acquire>
 800ae68:	4b1e      	ldr	r3, [pc, #120]	; (800aee4 <__sfp+0x84>)
 800ae6a:	681e      	ldr	r6, [r3, #0]
 800ae6c:	69b3      	ldr	r3, [r6, #24]
 800ae6e:	b913      	cbnz	r3, 800ae76 <__sfp+0x16>
 800ae70:	4630      	mov	r0, r6
 800ae72:	f7ff ffbd 	bl	800adf0 <__sinit>
 800ae76:	3648      	adds	r6, #72	; 0x48
 800ae78:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ae7c:	3b01      	subs	r3, #1
 800ae7e:	d503      	bpl.n	800ae88 <__sfp+0x28>
 800ae80:	6833      	ldr	r3, [r6, #0]
 800ae82:	b30b      	cbz	r3, 800aec8 <__sfp+0x68>
 800ae84:	6836      	ldr	r6, [r6, #0]
 800ae86:	e7f7      	b.n	800ae78 <__sfp+0x18>
 800ae88:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ae8c:	b9d5      	cbnz	r5, 800aec4 <__sfp+0x64>
 800ae8e:	4b16      	ldr	r3, [pc, #88]	; (800aee8 <__sfp+0x88>)
 800ae90:	60e3      	str	r3, [r4, #12]
 800ae92:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ae96:	6665      	str	r5, [r4, #100]	; 0x64
 800ae98:	f7ff fc02 	bl	800a6a0 <__retarget_lock_init_recursive>
 800ae9c:	f7ff ff96 	bl	800adcc <__sfp_lock_release>
 800aea0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800aea4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800aea8:	6025      	str	r5, [r4, #0]
 800aeaa:	61a5      	str	r5, [r4, #24]
 800aeac:	2208      	movs	r2, #8
 800aeae:	4629      	mov	r1, r5
 800aeb0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800aeb4:	f7fd fab8 	bl	8008428 <memset>
 800aeb8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800aebc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800aec0:	4620      	mov	r0, r4
 800aec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aec4:	3468      	adds	r4, #104	; 0x68
 800aec6:	e7d9      	b.n	800ae7c <__sfp+0x1c>
 800aec8:	2104      	movs	r1, #4
 800aeca:	4638      	mov	r0, r7
 800aecc:	f7ff ff62 	bl	800ad94 <__sfmoreglue>
 800aed0:	4604      	mov	r4, r0
 800aed2:	6030      	str	r0, [r6, #0]
 800aed4:	2800      	cmp	r0, #0
 800aed6:	d1d5      	bne.n	800ae84 <__sfp+0x24>
 800aed8:	f7ff ff78 	bl	800adcc <__sfp_lock_release>
 800aedc:	230c      	movs	r3, #12
 800aede:	603b      	str	r3, [r7, #0]
 800aee0:	e7ee      	b.n	800aec0 <__sfp+0x60>
 800aee2:	bf00      	nop
 800aee4:	0800b284 	.word	0x0800b284
 800aee8:	ffff0001 	.word	0xffff0001

0800aeec <_fwalk_reent>:
 800aeec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aef0:	4606      	mov	r6, r0
 800aef2:	4688      	mov	r8, r1
 800aef4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800aef8:	2700      	movs	r7, #0
 800aefa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aefe:	f1b9 0901 	subs.w	r9, r9, #1
 800af02:	d505      	bpl.n	800af10 <_fwalk_reent+0x24>
 800af04:	6824      	ldr	r4, [r4, #0]
 800af06:	2c00      	cmp	r4, #0
 800af08:	d1f7      	bne.n	800aefa <_fwalk_reent+0xe>
 800af0a:	4638      	mov	r0, r7
 800af0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af10:	89ab      	ldrh	r3, [r5, #12]
 800af12:	2b01      	cmp	r3, #1
 800af14:	d907      	bls.n	800af26 <_fwalk_reent+0x3a>
 800af16:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800af1a:	3301      	adds	r3, #1
 800af1c:	d003      	beq.n	800af26 <_fwalk_reent+0x3a>
 800af1e:	4629      	mov	r1, r5
 800af20:	4630      	mov	r0, r6
 800af22:	47c0      	blx	r8
 800af24:	4307      	orrs	r7, r0
 800af26:	3568      	adds	r5, #104	; 0x68
 800af28:	e7e9      	b.n	800aefe <_fwalk_reent+0x12>

0800af2a <__swhatbuf_r>:
 800af2a:	b570      	push	{r4, r5, r6, lr}
 800af2c:	460e      	mov	r6, r1
 800af2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af32:	2900      	cmp	r1, #0
 800af34:	b096      	sub	sp, #88	; 0x58
 800af36:	4614      	mov	r4, r2
 800af38:	461d      	mov	r5, r3
 800af3a:	da08      	bge.n	800af4e <__swhatbuf_r+0x24>
 800af3c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800af40:	2200      	movs	r2, #0
 800af42:	602a      	str	r2, [r5, #0]
 800af44:	061a      	lsls	r2, r3, #24
 800af46:	d410      	bmi.n	800af6a <__swhatbuf_r+0x40>
 800af48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af4c:	e00e      	b.n	800af6c <__swhatbuf_r+0x42>
 800af4e:	466a      	mov	r2, sp
 800af50:	f000 f902 	bl	800b158 <_fstat_r>
 800af54:	2800      	cmp	r0, #0
 800af56:	dbf1      	blt.n	800af3c <__swhatbuf_r+0x12>
 800af58:	9a01      	ldr	r2, [sp, #4]
 800af5a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800af5e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800af62:	425a      	negs	r2, r3
 800af64:	415a      	adcs	r2, r3
 800af66:	602a      	str	r2, [r5, #0]
 800af68:	e7ee      	b.n	800af48 <__swhatbuf_r+0x1e>
 800af6a:	2340      	movs	r3, #64	; 0x40
 800af6c:	2000      	movs	r0, #0
 800af6e:	6023      	str	r3, [r4, #0]
 800af70:	b016      	add	sp, #88	; 0x58
 800af72:	bd70      	pop	{r4, r5, r6, pc}

0800af74 <__smakebuf_r>:
 800af74:	898b      	ldrh	r3, [r1, #12]
 800af76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800af78:	079d      	lsls	r5, r3, #30
 800af7a:	4606      	mov	r6, r0
 800af7c:	460c      	mov	r4, r1
 800af7e:	d507      	bpl.n	800af90 <__smakebuf_r+0x1c>
 800af80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800af84:	6023      	str	r3, [r4, #0]
 800af86:	6123      	str	r3, [r4, #16]
 800af88:	2301      	movs	r3, #1
 800af8a:	6163      	str	r3, [r4, #20]
 800af8c:	b002      	add	sp, #8
 800af8e:	bd70      	pop	{r4, r5, r6, pc}
 800af90:	ab01      	add	r3, sp, #4
 800af92:	466a      	mov	r2, sp
 800af94:	f7ff ffc9 	bl	800af2a <__swhatbuf_r>
 800af98:	9900      	ldr	r1, [sp, #0]
 800af9a:	4605      	mov	r5, r0
 800af9c:	4630      	mov	r0, r6
 800af9e:	f7fd fab7 	bl	8008510 <_malloc_r>
 800afa2:	b948      	cbnz	r0, 800afb8 <__smakebuf_r+0x44>
 800afa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afa8:	059a      	lsls	r2, r3, #22
 800afaa:	d4ef      	bmi.n	800af8c <__smakebuf_r+0x18>
 800afac:	f023 0303 	bic.w	r3, r3, #3
 800afb0:	f043 0302 	orr.w	r3, r3, #2
 800afb4:	81a3      	strh	r3, [r4, #12]
 800afb6:	e7e3      	b.n	800af80 <__smakebuf_r+0xc>
 800afb8:	4b0d      	ldr	r3, [pc, #52]	; (800aff0 <__smakebuf_r+0x7c>)
 800afba:	62b3      	str	r3, [r6, #40]	; 0x28
 800afbc:	89a3      	ldrh	r3, [r4, #12]
 800afbe:	6020      	str	r0, [r4, #0]
 800afc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afc4:	81a3      	strh	r3, [r4, #12]
 800afc6:	9b00      	ldr	r3, [sp, #0]
 800afc8:	6163      	str	r3, [r4, #20]
 800afca:	9b01      	ldr	r3, [sp, #4]
 800afcc:	6120      	str	r0, [r4, #16]
 800afce:	b15b      	cbz	r3, 800afe8 <__smakebuf_r+0x74>
 800afd0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800afd4:	4630      	mov	r0, r6
 800afd6:	f000 f8d1 	bl	800b17c <_isatty_r>
 800afda:	b128      	cbz	r0, 800afe8 <__smakebuf_r+0x74>
 800afdc:	89a3      	ldrh	r3, [r4, #12]
 800afde:	f023 0303 	bic.w	r3, r3, #3
 800afe2:	f043 0301 	orr.w	r3, r3, #1
 800afe6:	81a3      	strh	r3, [r4, #12]
 800afe8:	89a0      	ldrh	r0, [r4, #12]
 800afea:	4305      	orrs	r5, r0
 800afec:	81a5      	strh	r5, [r4, #12]
 800afee:	e7cd      	b.n	800af8c <__smakebuf_r+0x18>
 800aff0:	0800ad89 	.word	0x0800ad89

0800aff4 <_malloc_usable_size_r>:
 800aff4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aff8:	1f18      	subs	r0, r3, #4
 800affa:	2b00      	cmp	r3, #0
 800affc:	bfbc      	itt	lt
 800affe:	580b      	ldrlt	r3, [r1, r0]
 800b000:	18c0      	addlt	r0, r0, r3
 800b002:	4770      	bx	lr

0800b004 <_raise_r>:
 800b004:	291f      	cmp	r1, #31
 800b006:	b538      	push	{r3, r4, r5, lr}
 800b008:	4604      	mov	r4, r0
 800b00a:	460d      	mov	r5, r1
 800b00c:	d904      	bls.n	800b018 <_raise_r+0x14>
 800b00e:	2316      	movs	r3, #22
 800b010:	6003      	str	r3, [r0, #0]
 800b012:	f04f 30ff 	mov.w	r0, #4294967295
 800b016:	bd38      	pop	{r3, r4, r5, pc}
 800b018:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b01a:	b112      	cbz	r2, 800b022 <_raise_r+0x1e>
 800b01c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b020:	b94b      	cbnz	r3, 800b036 <_raise_r+0x32>
 800b022:	4620      	mov	r0, r4
 800b024:	f000 f830 	bl	800b088 <_getpid_r>
 800b028:	462a      	mov	r2, r5
 800b02a:	4601      	mov	r1, r0
 800b02c:	4620      	mov	r0, r4
 800b02e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b032:	f000 b817 	b.w	800b064 <_kill_r>
 800b036:	2b01      	cmp	r3, #1
 800b038:	d00a      	beq.n	800b050 <_raise_r+0x4c>
 800b03a:	1c59      	adds	r1, r3, #1
 800b03c:	d103      	bne.n	800b046 <_raise_r+0x42>
 800b03e:	2316      	movs	r3, #22
 800b040:	6003      	str	r3, [r0, #0]
 800b042:	2001      	movs	r0, #1
 800b044:	e7e7      	b.n	800b016 <_raise_r+0x12>
 800b046:	2400      	movs	r4, #0
 800b048:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b04c:	4628      	mov	r0, r5
 800b04e:	4798      	blx	r3
 800b050:	2000      	movs	r0, #0
 800b052:	e7e0      	b.n	800b016 <_raise_r+0x12>

0800b054 <raise>:
 800b054:	4b02      	ldr	r3, [pc, #8]	; (800b060 <raise+0xc>)
 800b056:	4601      	mov	r1, r0
 800b058:	6818      	ldr	r0, [r3, #0]
 800b05a:	f7ff bfd3 	b.w	800b004 <_raise_r>
 800b05e:	bf00      	nop
 800b060:	2000000c 	.word	0x2000000c

0800b064 <_kill_r>:
 800b064:	b538      	push	{r3, r4, r5, lr}
 800b066:	4d07      	ldr	r5, [pc, #28]	; (800b084 <_kill_r+0x20>)
 800b068:	2300      	movs	r3, #0
 800b06a:	4604      	mov	r4, r0
 800b06c:	4608      	mov	r0, r1
 800b06e:	4611      	mov	r1, r2
 800b070:	602b      	str	r3, [r5, #0]
 800b072:	f7f7 f827 	bl	80020c4 <_kill>
 800b076:	1c43      	adds	r3, r0, #1
 800b078:	d102      	bne.n	800b080 <_kill_r+0x1c>
 800b07a:	682b      	ldr	r3, [r5, #0]
 800b07c:	b103      	cbz	r3, 800b080 <_kill_r+0x1c>
 800b07e:	6023      	str	r3, [r4, #0]
 800b080:	bd38      	pop	{r3, r4, r5, pc}
 800b082:	bf00      	nop
 800b084:	20000520 	.word	0x20000520

0800b088 <_getpid_r>:
 800b088:	f7f7 b814 	b.w	80020b4 <_getpid>

0800b08c <__sread>:
 800b08c:	b510      	push	{r4, lr}
 800b08e:	460c      	mov	r4, r1
 800b090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b094:	f000 f894 	bl	800b1c0 <_read_r>
 800b098:	2800      	cmp	r0, #0
 800b09a:	bfab      	itete	ge
 800b09c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b09e:	89a3      	ldrhlt	r3, [r4, #12]
 800b0a0:	181b      	addge	r3, r3, r0
 800b0a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b0a6:	bfac      	ite	ge
 800b0a8:	6563      	strge	r3, [r4, #84]	; 0x54
 800b0aa:	81a3      	strhlt	r3, [r4, #12]
 800b0ac:	bd10      	pop	{r4, pc}

0800b0ae <__swrite>:
 800b0ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0b2:	461f      	mov	r7, r3
 800b0b4:	898b      	ldrh	r3, [r1, #12]
 800b0b6:	05db      	lsls	r3, r3, #23
 800b0b8:	4605      	mov	r5, r0
 800b0ba:	460c      	mov	r4, r1
 800b0bc:	4616      	mov	r6, r2
 800b0be:	d505      	bpl.n	800b0cc <__swrite+0x1e>
 800b0c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0c4:	2302      	movs	r3, #2
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	f000 f868 	bl	800b19c <_lseek_r>
 800b0cc:	89a3      	ldrh	r3, [r4, #12]
 800b0ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b0d6:	81a3      	strh	r3, [r4, #12]
 800b0d8:	4632      	mov	r2, r6
 800b0da:	463b      	mov	r3, r7
 800b0dc:	4628      	mov	r0, r5
 800b0de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0e2:	f000 b817 	b.w	800b114 <_write_r>

0800b0e6 <__sseek>:
 800b0e6:	b510      	push	{r4, lr}
 800b0e8:	460c      	mov	r4, r1
 800b0ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0ee:	f000 f855 	bl	800b19c <_lseek_r>
 800b0f2:	1c43      	adds	r3, r0, #1
 800b0f4:	89a3      	ldrh	r3, [r4, #12]
 800b0f6:	bf15      	itete	ne
 800b0f8:	6560      	strne	r0, [r4, #84]	; 0x54
 800b0fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b0fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b102:	81a3      	strheq	r3, [r4, #12]
 800b104:	bf18      	it	ne
 800b106:	81a3      	strhne	r3, [r4, #12]
 800b108:	bd10      	pop	{r4, pc}

0800b10a <__sclose>:
 800b10a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b10e:	f000 b813 	b.w	800b138 <_close_r>
	...

0800b114 <_write_r>:
 800b114:	b538      	push	{r3, r4, r5, lr}
 800b116:	4d07      	ldr	r5, [pc, #28]	; (800b134 <_write_r+0x20>)
 800b118:	4604      	mov	r4, r0
 800b11a:	4608      	mov	r0, r1
 800b11c:	4611      	mov	r1, r2
 800b11e:	2200      	movs	r2, #0
 800b120:	602a      	str	r2, [r5, #0]
 800b122:	461a      	mov	r2, r3
 800b124:	f7f7 f805 	bl	8002132 <_write>
 800b128:	1c43      	adds	r3, r0, #1
 800b12a:	d102      	bne.n	800b132 <_write_r+0x1e>
 800b12c:	682b      	ldr	r3, [r5, #0]
 800b12e:	b103      	cbz	r3, 800b132 <_write_r+0x1e>
 800b130:	6023      	str	r3, [r4, #0]
 800b132:	bd38      	pop	{r3, r4, r5, pc}
 800b134:	20000520 	.word	0x20000520

0800b138 <_close_r>:
 800b138:	b538      	push	{r3, r4, r5, lr}
 800b13a:	4d06      	ldr	r5, [pc, #24]	; (800b154 <_close_r+0x1c>)
 800b13c:	2300      	movs	r3, #0
 800b13e:	4604      	mov	r4, r0
 800b140:	4608      	mov	r0, r1
 800b142:	602b      	str	r3, [r5, #0]
 800b144:	f7f7 f811 	bl	800216a <_close>
 800b148:	1c43      	adds	r3, r0, #1
 800b14a:	d102      	bne.n	800b152 <_close_r+0x1a>
 800b14c:	682b      	ldr	r3, [r5, #0]
 800b14e:	b103      	cbz	r3, 800b152 <_close_r+0x1a>
 800b150:	6023      	str	r3, [r4, #0]
 800b152:	bd38      	pop	{r3, r4, r5, pc}
 800b154:	20000520 	.word	0x20000520

0800b158 <_fstat_r>:
 800b158:	b538      	push	{r3, r4, r5, lr}
 800b15a:	4d07      	ldr	r5, [pc, #28]	; (800b178 <_fstat_r+0x20>)
 800b15c:	2300      	movs	r3, #0
 800b15e:	4604      	mov	r4, r0
 800b160:	4608      	mov	r0, r1
 800b162:	4611      	mov	r1, r2
 800b164:	602b      	str	r3, [r5, #0]
 800b166:	f7f7 f80c 	bl	8002182 <_fstat>
 800b16a:	1c43      	adds	r3, r0, #1
 800b16c:	d102      	bne.n	800b174 <_fstat_r+0x1c>
 800b16e:	682b      	ldr	r3, [r5, #0]
 800b170:	b103      	cbz	r3, 800b174 <_fstat_r+0x1c>
 800b172:	6023      	str	r3, [r4, #0]
 800b174:	bd38      	pop	{r3, r4, r5, pc}
 800b176:	bf00      	nop
 800b178:	20000520 	.word	0x20000520

0800b17c <_isatty_r>:
 800b17c:	b538      	push	{r3, r4, r5, lr}
 800b17e:	4d06      	ldr	r5, [pc, #24]	; (800b198 <_isatty_r+0x1c>)
 800b180:	2300      	movs	r3, #0
 800b182:	4604      	mov	r4, r0
 800b184:	4608      	mov	r0, r1
 800b186:	602b      	str	r3, [r5, #0]
 800b188:	f7f7 f80b 	bl	80021a2 <_isatty>
 800b18c:	1c43      	adds	r3, r0, #1
 800b18e:	d102      	bne.n	800b196 <_isatty_r+0x1a>
 800b190:	682b      	ldr	r3, [r5, #0]
 800b192:	b103      	cbz	r3, 800b196 <_isatty_r+0x1a>
 800b194:	6023      	str	r3, [r4, #0]
 800b196:	bd38      	pop	{r3, r4, r5, pc}
 800b198:	20000520 	.word	0x20000520

0800b19c <_lseek_r>:
 800b19c:	b538      	push	{r3, r4, r5, lr}
 800b19e:	4d07      	ldr	r5, [pc, #28]	; (800b1bc <_lseek_r+0x20>)
 800b1a0:	4604      	mov	r4, r0
 800b1a2:	4608      	mov	r0, r1
 800b1a4:	4611      	mov	r1, r2
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	602a      	str	r2, [r5, #0]
 800b1aa:	461a      	mov	r2, r3
 800b1ac:	f7f7 f804 	bl	80021b8 <_lseek>
 800b1b0:	1c43      	adds	r3, r0, #1
 800b1b2:	d102      	bne.n	800b1ba <_lseek_r+0x1e>
 800b1b4:	682b      	ldr	r3, [r5, #0]
 800b1b6:	b103      	cbz	r3, 800b1ba <_lseek_r+0x1e>
 800b1b8:	6023      	str	r3, [r4, #0]
 800b1ba:	bd38      	pop	{r3, r4, r5, pc}
 800b1bc:	20000520 	.word	0x20000520

0800b1c0 <_read_r>:
 800b1c0:	b538      	push	{r3, r4, r5, lr}
 800b1c2:	4d07      	ldr	r5, [pc, #28]	; (800b1e0 <_read_r+0x20>)
 800b1c4:	4604      	mov	r4, r0
 800b1c6:	4608      	mov	r0, r1
 800b1c8:	4611      	mov	r1, r2
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	602a      	str	r2, [r5, #0]
 800b1ce:	461a      	mov	r2, r3
 800b1d0:	f7f6 ff92 	bl	80020f8 <_read>
 800b1d4:	1c43      	adds	r3, r0, #1
 800b1d6:	d102      	bne.n	800b1de <_read_r+0x1e>
 800b1d8:	682b      	ldr	r3, [r5, #0]
 800b1da:	b103      	cbz	r3, 800b1de <_read_r+0x1e>
 800b1dc:	6023      	str	r3, [r4, #0]
 800b1de:	bd38      	pop	{r3, r4, r5, pc}
 800b1e0:	20000520 	.word	0x20000520

0800b1e4 <_init>:
 800b1e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1e6:	bf00      	nop
 800b1e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1ea:	bc08      	pop	{r3}
 800b1ec:	469e      	mov	lr, r3
 800b1ee:	4770      	bx	lr

0800b1f0 <_fini>:
 800b1f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1f2:	bf00      	nop
 800b1f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1f6:	bc08      	pop	{r3}
 800b1f8:	469e      	mov	lr, r3
 800b1fa:	4770      	bx	lr
