# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../fft-test.gen/sources_1/ip/clk_200MHz" \
"../../../../fft-test.srcs/sim_5/new/fft_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
