NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v3.sv","mvau_stream_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[37,0,3,"Module","Module"],[38,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[39,0,3,"Signals","Signals"],[40,0,5,"aresetn","aresetn"],[41,0,5,"rready","rready"],[42,0,5,"wready","wready"],[43,0,5,"wmem_wready","wmem_wready"],[44,0,5,"in_v","in_v"],[45,0,5,"in_wgt_v","in_wgt_v"],[46,0,5,"weights","weights"],[47,0,5,"in_wgt_packed","in_wgt_packed"],[48,0,5,"in_wgt_um","in_wgt_um"],[49,0,5,"in_mat","in_mat"],[50,0,5,"in_act","in_act"],[51,0,5,"mvau_beh","mvau_beh"],[52,0,5,"out_v","out_v"],[53,0,5,"out","out"],[54,0,5,"out_packed","out_packed"],[55,0,5,"test_count","test_count"],[56,0,5,"latency","latency"],[57,0,5,"sim_start","sim_start"],[58,0,5,"do_comp","do_comp"],[59,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[60,0,0,"CLK_GEN","CLK_GEN"],[61,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[62,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[63,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[64,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[65,0,2,"CALC_LATENCY","CALC_LATENCY"],[66,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[67,0,1,"Input Ready","Input_Ready"],[68,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[69,0,0,"Counters","Counters"],[70,0,0,"INP_GEN","INP_GEN"],[71,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[72,0,2,"INP_V_GEN","INP_V_GEN"],[73,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(4)"],[74,0,0,"Counters","Counters(2)"],[75,0,0,"WGT_GEN","WGT_GEN"],[76,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(3)"],[77,0,2,"WGT_V_GEN","WGT_V_GEN"]]);