Analysis & Synthesis report for FPGACode
Sat Aug 16 14:34:29 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for omdazz_c4_platform:inst2|altsyncram:sram_grain0_rtl_0|altsyncram_v4a1:auto_generated
 17. Source assignments for omdazz_c4_platform:inst2|altsyncram:sram_grain1_rtl_0|altsyncram_45a1:auto_generated
 18. Source assignments for omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated
 19. Source assignments for omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated
 20. Source assignments for omdazz_c4_platform:inst2|altsyncram:sram_grain2_rtl_0|altsyncram_55a1:auto_generated
 21. Source assignments for omdazz_c4_platform:inst2|altsyncram:sram_grain3_rtl_0|altsyncram_65a1:auto_generated
 22. Source assignments for omdazz_c4_platform:inst2|altsyncram:rom_grain2_rtl_0|altsyncram_d481:auto_generated
 23. Source assignments for omdazz_c4_platform:inst2|altsyncram:rom_grain3_rtl_0|altsyncram_e481:auto_generated
 24. Source assignments for omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0|altsyncram_65b3:auto_generated
 25. Source assignments for omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|altsyncram:ram_block1a0|altsyncram_75b3:auto_generated
 26. Parameter Settings for User Entity Instance: PLL20:inst|altpll:altpll_component
 27. Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top
 28. Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if
 29. Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram
 30. Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu
 31. Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state
 32. Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode
 33. Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec
 34. Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg
 35. Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl
 36. Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_rf_if:rf_if
 37. Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_mem_if:mem_if
 38. Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr
 39. Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:sram_grain0_rtl_0
 40. Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:sram_grain1_rtl_0
 41. Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0
 42. Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0
 43. Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:sram_grain2_rtl_0
 44. Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:sram_grain3_rtl_0
 45. Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:rom_grain2_rtl_0
 46. Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:rom_grain3_rtl_0
 47. Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0
 48. Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|altsyncram:ram_block1a0
 49. altpll Parameter Settings by Entity Instance
 50. altsyncram Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl"
 52. Port Connectivity Checks: "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top"
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Elapsed Time Per Partition
 55. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Aug 16 14:34:29 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; FPGACode                                        ;
; Top-level Entity Name              ; FPGACode                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,245                                           ;
;     Total combinational functions  ; 2,740                                           ;
;     Dedicated logic registers      ; 2,066                                           ;
; Total registers                    ; 2066                                            ;
; Total pins                         ; 9                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 209,408                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; FPGACode           ; FPGACode           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                    ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                   ; Library ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+---------+
; debug_cpu/serv_top.v                                 ; yes             ; User Verilog HDL File                                 ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v                                 ;         ;
; debug_cpu/serv_state.v                               ; yes             ; User Verilog HDL File                                 ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_state.v                               ;         ;
; debug_cpu/serv_rf_top.v                              ; yes             ; User Verilog HDL File                                 ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_top.v                              ;         ;
; debug_cpu/serv_rf_ram_if.v                           ; yes             ; User Verilog HDL File                                 ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_ram_if.v                           ;         ;
; debug_cpu/serv_rf_ram.v                              ; yes             ; User Verilog HDL File                                 ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_ram.v                              ;         ;
; debug_cpu/serv_rf_if.v                               ; yes             ; User Verilog HDL File                                 ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_if.v                               ;         ;
; debug_cpu/serv_mem_if.v                              ; yes             ; User Verilog HDL File                                 ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_mem_if.v                              ;         ;
; debug_cpu/serv_immdec.v                              ; yes             ; User Verilog HDL File                                 ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_immdec.v                              ;         ;
; debug_cpu/serv_decode.v                              ; yes             ; User Verilog HDL File                                 ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_decode.v                              ;         ;
; debug_cpu/serv_ctrl.v                                ; yes             ; User Verilog HDL File                                 ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_ctrl.v                                ;         ;
; debug_cpu/serv_csr.v                                 ; yes             ; User Verilog HDL File                                 ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_csr.v                                 ;         ;
; debug_cpu/serv_bufreg2.v                             ; yes             ; User Verilog HDL File                                 ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_bufreg2.v                             ;         ;
; debug_cpu/serv_bufreg.v                              ; yes             ; User Verilog HDL File                                 ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_bufreg.v                              ;         ;
; debug_cpu/serv_alu.v                                 ; yes             ; User Verilog HDL File                                 ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_alu.v                                 ;         ;
; debug_cpu/omdazz_c4_platform.v                       ; yes             ; User Verilog HDL File                                 ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v                       ;         ;
; PLL20.vhd                                            ; yes             ; User Wizard-Generated File                            ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/PLL20.vhd                                            ;         ;
; FPGACode.bdf                                         ; yes             ; User Block Diagram/Schematic File                     ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/FPGACode.bdf                                         ;         ;
; BUFF_INPUT_DIFF.vhd                                  ; yes             ; User VHDL File                                        ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/BUFF_INPUT_DIFF.vhd                                  ;         ;
; debug_cpu/omdazz_c4_platform_sram_grain0.init        ; yes             ; Auto-Found Unspecified File                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform_sram_grain0.init        ;         ;
; debug_cpu/omdazz_c4_platform_rom_grain1.init         ; yes             ; Auto-Found Unspecified File                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform_rom_grain1.init         ;         ;
; debug_cpu/omdazz_c4_platform_rom_grain2.init         ; yes             ; Auto-Found Unspecified File                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform_rom_grain2.init         ;         ;
; debug_cpu/omdazz_c4_platform_rom_grain3.init         ; yes             ; Auto-Found Unspecified File                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform_rom_grain3.init         ;         ;
; debug_cpu/omdazz_c4_platform_sram_grain3.init        ; yes             ; Auto-Found Unspecified File                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform_sram_grain3.init        ;         ;
; debug_cpu/omdazz_c4_platform_sram_grain2.init        ; yes             ; Auto-Found Unspecified File                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform_sram_grain2.init        ;         ;
; debug_cpu/omdazz_c4_platform_rom_grain0.init         ; yes             ; Auto-Found Unspecified File                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform_rom_grain0.init         ;         ;
; debug_cpu/omdazz_c4_platform_sram_grain1.init        ; yes             ; Auto-Found Unspecified File                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform_sram_grain1.init        ;         ;
; altpll.tdf                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf                           ;         ;
; aglobal241.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                       ;         ;
; stratix_pll.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_pll.inc                      ;         ;
; stratixii_pll.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratixii_pll.inc                    ;         ;
; cycloneii_pll.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                    ;         ;
; db/pll20_altpll.v                                    ; yes             ; Auto-Generated Megafunction                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll20_altpll.v                                    ;         ;
; altsyncram.tdf                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; a_rdenreg.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; db/altsyncram_v4a1.tdf                               ; yes             ; Auto-Generated Megafunction                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_v4a1.tdf                               ;         ;
; db/fpgacode.ram4_omdazz_c4_platform_997546e6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/fpgacode.ram4_omdazz_c4_platform_997546e6.hdl.mif ;         ;
; db/altsyncram_45a1.tdf                               ; yes             ; Auto-Generated Megafunction                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_45a1.tdf                               ;         ;
; db/fpgacode.ram5_omdazz_c4_platform_997546e6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/fpgacode.ram5_omdazz_c4_platform_997546e6.hdl.mif ;         ;
; db/altsyncram_b481.tdf                               ; yes             ; Auto-Generated Megafunction                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf                               ;         ;
; db/fpgacode.ram0_omdazz_c4_platform_997546e6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/fpgacode.ram0_omdazz_c4_platform_997546e6.hdl.mif ;         ;
; db/altsyncram_c481.tdf                               ; yes             ; Auto-Generated Megafunction                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf                               ;         ;
; db/fpgacode.ram1_omdazz_c4_platform_997546e6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/fpgacode.ram1_omdazz_c4_platform_997546e6.hdl.mif ;         ;
; db/altsyncram_55a1.tdf                               ; yes             ; Auto-Generated Megafunction                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_55a1.tdf                               ;         ;
; db/fpgacode.ram6_omdazz_c4_platform_997546e6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/fpgacode.ram6_omdazz_c4_platform_997546e6.hdl.mif ;         ;
; db/altsyncram_65a1.tdf                               ; yes             ; Auto-Generated Megafunction                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_65a1.tdf                               ;         ;
; db/fpgacode.ram7_omdazz_c4_platform_997546e6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/fpgacode.ram7_omdazz_c4_platform_997546e6.hdl.mif ;         ;
; db/altsyncram_d481.tdf                               ; yes             ; Auto-Generated Megafunction                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_d481.tdf                               ;         ;
; db/fpgacode.ram2_omdazz_c4_platform_997546e6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/fpgacode.ram2_omdazz_c4_platform_997546e6.hdl.mif ;         ;
; db/altsyncram_e481.tdf                               ; yes             ; Auto-Generated Megafunction                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_e481.tdf                               ;         ;
; db/fpgacode.ram3_omdazz_c4_platform_997546e6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/fpgacode.ram3_omdazz_c4_platform_997546e6.hdl.mif ;         ;
; db/altsyncram_65b3.tdf                               ; yes             ; Auto-Generated Megafunction                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_65b3.tdf                               ;         ;
; db/decode_i8a.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/decode_i8a.tdf                                    ;         ;
; db/mux_9nb.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/mux_9nb.tdf                                       ;         ;
; db/altsyncram_75b3.tdf                               ; yes             ; Auto-Generated Megafunction                           ; G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_75b3.tdf                               ;         ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,245          ;
;                                             ;                ;
; Total combinational functions               ; 2740           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2088           ;
;     -- 3 input functions                    ; 216            ;
;     -- <=2 input functions                  ; 436            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2582           ;
;     -- arithmetic mode                      ; 158            ;
;                                             ;                ;
; Total registers                             ; 2066           ;
;     -- Dedicated logic registers            ; 2066           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 9              ;
; Total memory bits                           ; 209408         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; MAIN_CLK~input ;
; Maximum fan-out                             ; 2211           ;
; Total fan-out                               ; 17840          ;
; Average fan-out                             ; 3.59           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                         ; Entity Name        ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |FPGACode                                       ; 2740 (1)            ; 2066 (0)                  ; 209408      ; 0            ; 0       ; 0         ; 9    ; 0            ; |FPGACode                                                                                                                                                                   ; FPGACode           ; work         ;
;    |BUFF_INPUT_DIFF:inst4|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|BUFF_INPUT_DIFF:inst4                                                                                                                                             ; BUFF_INPUT_DIFF    ; work         ;
;    |PLL20:inst|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|PLL20:inst                                                                                                                                                        ; PLL20              ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|PLL20:inst|altpll:altpll_component                                                                                                                                ; altpll             ; work         ;
;          |PLL20_altpll:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|PLL20:inst|altpll:altpll_component|PLL20_altpll:auto_generated                                                                                                    ; PLL20_altpll       ; work         ;
;    |omdazz_c4_platform:inst2|                   ; 2738 (1069)         ; 2066 (727)                ; 209408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2                                                                                                                                          ; omdazz_c4_platform ; work         ;
;       |altsyncram:rom_grain0_rtl_0|             ; 5 (0)               ; 3 (0)                     ; 48256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0                                                                                                              ; altsyncram         ; work         ;
;          |altsyncram_b481:auto_generated|       ; 5 (0)               ; 3 (0)                     ; 48256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated                                                                               ; altsyncram_b481    ; work         ;
;             |altsyncram:ram_block1a0|           ; 5 (0)               ; 3 (0)                     ; 48256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0                                                       ; altsyncram         ; work         ;
;                |altsyncram_65b3:auto_generated| ; 5 (0)               ; 3 (3)                     ; 48256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0|altsyncram_65b3:auto_generated                        ; altsyncram_65b3    ; work         ;
;                   |decode_i8a:rden_decode|      ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0|altsyncram_65b3:auto_generated|decode_i8a:rden_decode ; decode_i8a         ; work         ;
;       |altsyncram:rom_grain1_rtl_0|             ; 0 (0)               ; 3 (0)                     ; 48256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0                                                                                                              ; altsyncram         ; work         ;
;          |altsyncram_c481:auto_generated|       ; 0 (0)               ; 3 (0)                     ; 48256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated                                                                               ; altsyncram_c481    ; work         ;
;             |altsyncram:ram_block1a0|           ; 0 (0)               ; 3 (0)                     ; 48256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|altsyncram:ram_block1a0                                                       ; altsyncram         ; work         ;
;                |altsyncram_75b3:auto_generated| ; 0 (0)               ; 3 (3)                     ; 48256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|altsyncram:ram_block1a0|altsyncram_75b3:auto_generated                        ; altsyncram_75b3    ; work         ;
;       |altsyncram:rom_grain2_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 48256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:rom_grain2_rtl_0                                                                                                              ; altsyncram         ; work         ;
;          |altsyncram_d481:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 48256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:rom_grain2_rtl_0|altsyncram_d481:auto_generated                                                                               ; altsyncram_d481    ; work         ;
;       |altsyncram:rom_grain3_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 48256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:rom_grain3_rtl_0                                                                                                              ; altsyncram         ; work         ;
;          |altsyncram_e481:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 48256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:rom_grain3_rtl_0|altsyncram_e481:auto_generated                                                                               ; altsyncram_e481    ; work         ;
;       |altsyncram:sram_grain0_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:sram_grain0_rtl_0                                                                                                             ; altsyncram         ; work         ;
;          |altsyncram_v4a1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:sram_grain0_rtl_0|altsyncram_v4a1:auto_generated                                                                              ; altsyncram_v4a1    ; work         ;
;       |altsyncram:sram_grain1_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:sram_grain1_rtl_0                                                                                                             ; altsyncram         ; work         ;
;          |altsyncram_45a1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:sram_grain1_rtl_0|altsyncram_45a1:auto_generated                                                                              ; altsyncram_45a1    ; work         ;
;       |altsyncram:sram_grain2_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:sram_grain2_rtl_0                                                                                                             ; altsyncram         ; work         ;
;          |altsyncram_55a1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:sram_grain2_rtl_0|altsyncram_55a1:auto_generated                                                                              ; altsyncram_55a1    ; work         ;
;       |altsyncram:sram_grain3_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:sram_grain3_rtl_0                                                                                                             ; altsyncram         ; work         ;
;          |altsyncram_65a1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|altsyncram:sram_grain3_rtl_0|altsyncram_65a1:auto_generated                                                                              ; altsyncram_65a1    ; work         ;
;       |serv_rf_top:serv_rf_top|                 ; 1664 (0)            ; 1333 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top                                                                                                                  ; serv_rf_top        ; work         ;
;          |serv_rf_ram:rf_ram|                   ; 1378 (1378)         ; 1155 (1155)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram                                                                                               ; serv_rf_ram        ; work         ;
;          |serv_rf_ram_if:rf_ram_if|             ; 33 (33)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if                                                                                         ; serv_rf_ram_if     ; work         ;
;          |serv_top:cpu|                         ; 253 (0)             ; 162 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu                                                                                                     ; serv_top           ; work         ;
;             |serv_alu:alu|                      ; 12 (12)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_alu:alu                                                                                        ; serv_alu           ; work         ;
;             |serv_bufreg2:bufreg2|              ; 56 (56)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2                                                                                ; serv_bufreg2       ; work         ;
;             |serv_bufreg:bufreg|                ; 8 (8)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg                                                                                  ; serv_bufreg        ; work         ;
;             |serv_csr:csr|                      ; 21 (21)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr                                                                                        ; serv_csr           ; work         ;
;             |serv_ctrl:ctrl|                    ; 45 (45)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl                                                                                      ; serv_ctrl          ; work         ;
;             |serv_decode:decode|                ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode                                                                                  ; serv_decode        ; work         ;
;             |serv_immdec:immdec|                ; 38 (38)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec                                                                                  ; serv_immdec        ; work         ;
;             |serv_mem_if:mem_if|                ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_mem_if:mem_if                                                                                  ; serv_mem_if        ; work         ;
;             |serv_rf_if:rf_if|                  ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_rf_if:rf_if                                                                                    ; serv_rf_if         ; work         ;
;             |serv_state:state|                  ; 36 (36)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state                                                                                    ; serv_state         ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------+
; Name                                                                                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------+
; omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0|altsyncram_65b3:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 6032         ; 8            ; --           ; --           ; 48256 ; db/FPGACode.ram0_omdazz_c4_platform_997546e6.hdl.mif ;
; omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|altsyncram:ram_block1a0|altsyncram_75b3:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 6032         ; 8            ; --           ; --           ; 48256 ; db/FPGACode.ram1_omdazz_c4_platform_997546e6.hdl.mif ;
; omdazz_c4_platform:inst2|altsyncram:rom_grain2_rtl_0|altsyncram_d481:auto_generated|ALTSYNCRAM                                                        ; AUTO ; ROM         ; 6032         ; 8            ; --           ; --           ; 48256 ; db/FPGACode.ram2_omdazz_c4_platform_997546e6.hdl.mif ;
; omdazz_c4_platform:inst2|altsyncram:rom_grain3_rtl_0|altsyncram_e481:auto_generated|ALTSYNCRAM                                                        ; AUTO ; ROM         ; 6032         ; 8            ; --           ; --           ; 48256 ; db/FPGACode.ram3_omdazz_c4_platform_997546e6.hdl.mif ;
; omdazz_c4_platform:inst2|altsyncram:sram_grain0_rtl_0|altsyncram_v4a1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port ; 512          ; 8            ; --           ; --           ; 4096  ; db/FPGACode.ram4_omdazz_c4_platform_997546e6.hdl.mif ;
; omdazz_c4_platform:inst2|altsyncram:sram_grain1_rtl_0|altsyncram_45a1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port ; 512          ; 8            ; --           ; --           ; 4096  ; db/FPGACode.ram5_omdazz_c4_platform_997546e6.hdl.mif ;
; omdazz_c4_platform:inst2|altsyncram:sram_grain2_rtl_0|altsyncram_55a1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port ; 512          ; 8            ; --           ; --           ; 4096  ; db/FPGACode.ram6_omdazz_c4_platform_997546e6.hdl.mif ;
; omdazz_c4_platform:inst2|altsyncram:sram_grain3_rtl_0|altsyncram_65a1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port ; 512          ; 8            ; --           ; --           ; 4096  ; db/FPGACode.ram7_omdazz_c4_platform_997546e6.hdl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; ALTPLL       ; 24.1    ; N/A          ; N/A          ; |FPGACode|PLL20:inst ; PLL20.vhd       ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------+
; Register name                                                                          ; Reason for Removal                                       ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------+
; omdazz_c4_platform:inst2|interface4_dat_r[8..31]                                       ; Stuck at GND due to stuck port data_in                   ;
; omdazz_c4_platform:inst2|multiregimpl10[2..7]                                          ; Stuck at GND due to stuck port data_in                   ;
; omdazz_c4_platform:inst2|multiregimpl11[2..7]                                          ; Stuck at GND due to stuck port data_in                   ;
; omdazz_c4_platform:inst2|interface2_dat_r[8..31]                                       ; Stuck at GND due to stuck port data_in                   ;
; omdazz_c4_platform:inst2|interface1_dat_r1[8..31]                                      ; Stuck at GND due to stuck port data_in                   ;
; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|timer_irq_r ; Lost fanout                                              ;
; PLL20:inst|altpll:altpll_component|PLL20_altpll:auto_generated|pll_lock_sync           ; Stuck at VCC due to stuck port data_in                   ;
; omdazz_c4_platform:inst2|interface1_dat_r1[2..7]                                       ; Stuck at GND due to stuck port data_in                   ;
; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mie_mtie    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|sram_grain3_adr0[8]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[8] ;
; omdazz_c4_platform:inst2|sram_grain2_adr0[8]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[8] ;
; omdazz_c4_platform:inst2|sram_grain1_adr0[8]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[8] ;
; omdazz_c4_platform:inst2|sram_grain3_adr0[7]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[7] ;
; omdazz_c4_platform:inst2|sram_grain2_adr0[7]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[7] ;
; omdazz_c4_platform:inst2|sram_grain1_adr0[7]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[7] ;
; omdazz_c4_platform:inst2|sram_grain3_adr0[6]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[6] ;
; omdazz_c4_platform:inst2|sram_grain2_adr0[6]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[6] ;
; omdazz_c4_platform:inst2|sram_grain1_adr0[6]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[6] ;
; omdazz_c4_platform:inst2|sram_grain3_adr0[5]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[5] ;
; omdazz_c4_platform:inst2|sram_grain2_adr0[5]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[5] ;
; omdazz_c4_platform:inst2|sram_grain1_adr0[5]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[5] ;
; omdazz_c4_platform:inst2|sram_grain3_adr0[4]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[4] ;
; omdazz_c4_platform:inst2|sram_grain2_adr0[4]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[4] ;
; omdazz_c4_platform:inst2|sram_grain1_adr0[4]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[4] ;
; omdazz_c4_platform:inst2|sram_grain3_adr0[3]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[3] ;
; omdazz_c4_platform:inst2|sram_grain2_adr0[3]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[3] ;
; omdazz_c4_platform:inst2|sram_grain1_adr0[3]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[3] ;
; omdazz_c4_platform:inst2|sram_grain3_adr0[2]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[2] ;
; omdazz_c4_platform:inst2|sram_grain2_adr0[2]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[2] ;
; omdazz_c4_platform:inst2|sram_grain1_adr0[2]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[2] ;
; omdazz_c4_platform:inst2|sram_grain3_adr0[1]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[1] ;
; omdazz_c4_platform:inst2|sram_grain2_adr0[1]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[1] ;
; omdazz_c4_platform:inst2|sram_grain1_adr0[1]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain0_adr0[1] ;
; omdazz_c4_platform:inst2|sram_grain2_adr0[0]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain3_adr0[0] ;
; omdazz_c4_platform:inst2|sram_grain1_adr0[0]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain3_adr0[0] ;
; omdazz_c4_platform:inst2|sram_grain0_adr0[0]                                           ; Merged with omdazz_c4_platform:inst2|sram_grain3_adr0[0] ;
; omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|o_new_irq   ; Stuck at GND due to stuck port data_in                   ;
; omdazz_c4_platform:inst2|storage~8                                                     ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~9                                                     ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~18                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~19                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~28                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~29                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~38                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~39                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~48                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~49                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~58                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~59                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~68                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~69                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~78                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~79                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~88                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~89                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~98                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~99                                                    ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~108                                                   ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~109                                                   ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~118                                                   ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~119                                                   ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~128                                                   ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~129                                                   ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~138                                                   ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~139                                                   ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~148                                                   ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~149                                                   ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~158                                                   ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage~159                                                   ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~8                                                   ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~9                                                   ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~18                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~19                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~28                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~29                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~38                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~39                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~48                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~49                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~58                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~59                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~68                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~69                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~78                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~79                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~88                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~89                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~98                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~99                                                  ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~108                                                 ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~109                                                 ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~118                                                 ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~119                                                 ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~128                                                 ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~129                                                 ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~138                                                 ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~139                                                 ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~148                                                 ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~149                                                 ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~158                                                 ; Lost fanout                                              ;
; omdazz_c4_platform:inst2|storage_1~159                                                 ; Lost fanout                                              ;
; Total Number of Removed Registers = 185                                                ;                                                          ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                            ;
+--------------------------------------------+---------------------------+-----------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register        ;
+--------------------------------------------+---------------------------+-----------------------------------------------+
; omdazz_c4_platform:inst2|multiregimpl10[7] ; Stuck at GND              ; omdazz_c4_platform:inst2|multiregimpl11[7],   ;
;                                            ; due to stuck port data_in ; omdazz_c4_platform:inst2|interface1_dat_r1[7] ;
; omdazz_c4_platform:inst2|multiregimpl10[6] ; Stuck at GND              ; omdazz_c4_platform:inst2|multiregimpl11[6],   ;
;                                            ; due to stuck port data_in ; omdazz_c4_platform:inst2|interface1_dat_r1[6] ;
; omdazz_c4_platform:inst2|multiregimpl10[5] ; Stuck at GND              ; omdazz_c4_platform:inst2|multiregimpl11[5],   ;
;                                            ; due to stuck port data_in ; omdazz_c4_platform:inst2|interface1_dat_r1[5] ;
; omdazz_c4_platform:inst2|multiregimpl10[4] ; Stuck at GND              ; omdazz_c4_platform:inst2|multiregimpl11[4],   ;
;                                            ; due to stuck port data_in ; omdazz_c4_platform:inst2|interface1_dat_r1[4] ;
; omdazz_c4_platform:inst2|multiregimpl10[3] ; Stuck at GND              ; omdazz_c4_platform:inst2|multiregimpl11[3],   ;
;                                            ; due to stuck port data_in ; omdazz_c4_platform:inst2|interface1_dat_r1[3] ;
; omdazz_c4_platform:inst2|multiregimpl10[2] ; Stuck at GND              ; omdazz_c4_platform:inst2|multiregimpl11[2],   ;
;                                            ; due to stuck port data_in ; omdazz_c4_platform:inst2|interface1_dat_r1[2] ;
+--------------------------------------------+---------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2066  ;
; Number of registers using Synchronous Clear  ; 132   ;
; Number of registers using Synchronous Load   ; 75    ;
; Number of registers using Asynchronous Clear ; 2     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1790  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; omdazz_c4_platform:inst2|ars_cd_sys_ff1      ; 230     ;
; omdazz_c4_platform:inst2|ars_cd_sys_ff0      ; 1       ;
; omdazz_c4_platform:inst2|count[16]           ; 2       ;
; omdazz_c4_platform:inst2|count[17]           ; 2       ;
; omdazz_c4_platform:inst2|count[18]           ; 2       ;
; omdazz_c4_platform:inst2|count[19]           ; 2       ;
; omdazz_c4_platform:inst2|count[6]            ; 2       ;
; omdazz_c4_platform:inst2|count[9]            ; 2       ;
; omdazz_c4_platform:inst2|count[14]           ; 2       ;
; omdazz_c4_platform:inst2|scratch_storage[5]  ; 1       ;
; omdazz_c4_platform:inst2|scratch_storage[4]  ; 1       ;
; omdazz_c4_platform:inst2|scratch_storage[6]  ; 1       ;
; omdazz_c4_platform:inst2|scratch_storage[12] ; 1       ;
; omdazz_c4_platform:inst2|scratch_storage[14] ; 1       ;
; omdazz_c4_platform:inst2|scratch_storage[3]  ; 1       ;
; omdazz_c4_platform:inst2|scratch_storage[20] ; 1       ;
; omdazz_c4_platform:inst2|scratch_storage[21] ; 1       ;
; omdazz_c4_platform:inst2|scratch_storage[18] ; 1       ;
; omdazz_c4_platform:inst2|scratch_storage[9]  ; 1       ;
; omdazz_c4_platform:inst2|scratch_storage[25] ; 1       ;
; omdazz_c4_platform:inst2|scratch_storage[10] ; 1       ;
; omdazz_c4_platform:inst2|scratch_storage[28] ; 1       ;
; Total number of inverted registers = 22      ;         ;
+----------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                        ;
+-------------------------------------------------+--------------------------------------------+------+
; Register Name                                   ; Megafunction                               ; Type ;
+-------------------------------------------------+--------------------------------------------+------+
; omdazz_c4_platform:inst2|rom_grain0_dat0[0..7]  ; omdazz_c4_platform:inst2|rom_grain0_rtl_0  ; RAM  ;
; omdazz_c4_platform:inst2|rom_grain1_dat0[0..7]  ; omdazz_c4_platform:inst2|rom_grain1_rtl_0  ; RAM  ;
; omdazz_c4_platform:inst2|sram_grain0_adr0[1..8] ; omdazz_c4_platform:inst2|sram_grain3_rtl_0 ; RAM  ;
; omdazz_c4_platform:inst2|sram_grain3_adr0[0]    ; omdazz_c4_platform:inst2|sram_grain3_rtl_0 ; RAM  ;
; omdazz_c4_platform:inst2|rom_grain2_dat0[0..7]  ; omdazz_c4_platform:inst2|rom_grain2_rtl_0  ; RAM  ;
; omdazz_c4_platform:inst2|rom_grain3_dat0[0..7]  ; omdazz_c4_platform:inst2|rom_grain3_rtl_0  ; RAM  ;
+-------------------------------------------------+--------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|tx_count[3]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|interface2_dat_r[1]                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|interface4_dat_r[5]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|interface1_dat_r1[1]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|gpio_out_storage[5]                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|init_done  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|reset_storage[0]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|uart_tx_fifo_produce[3]                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|uart_tx_fifo_consume[0]                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|uart_tx_fifo_level0[0]                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|timer_load_storage[26]                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|timer_reload_storage[12]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|timer_value_status[31]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|uart_rx_fifo_consume[1]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|uart_enable_storage[0]                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|rx_count[1]                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|uart_rx_fifo_produce[3]                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|uart_rx_fifo_level0[4]                                           ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|scratch_storage[30]                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|bus_errors[31]                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[3]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|uart_pending_r[1]                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|tx_data[0]                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[0] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|timer_value[3]                                                   ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|count[7]                                                         ;
; 513:1              ; 30 bits   ; 10260 LEs     ; 60 LEs               ; 10200 LEs              ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|interface0_dat_r1[20]                                            ;
; 513:1              ; 2 bits    ; 684 LEs       ; 6 LEs                ; 678 LEs                ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|interface0_dat_r1[0]                                             ;
; 513:1              ; 31 bits   ; 10602 LEs     ; 62 LEs               ; 10540 LEs              ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|interface3_dat_r[10]                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|scratch_storage[14]                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |FPGACode|omdazz_c4_platform:inst2|count[19]                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |FPGACode|omdazz_c4_platform:inst2|interface4_adr[4]                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|o_waddr[6]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPGACode|omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|o_waddr[4]      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |FPGACode|omdazz_c4_platform:inst2|rx_source_valid                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for omdazz_c4_platform:inst2|altsyncram:sram_grain0_rtl_0|altsyncram_v4a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for omdazz_c4_platform:inst2|altsyncram:sram_grain1_rtl_0|altsyncram_45a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for omdazz_c4_platform:inst2|altsyncram:sram_grain2_rtl_0|altsyncram_55a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for omdazz_c4_platform:inst2|altsyncram:sram_grain3_rtl_0|altsyncram_65a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for omdazz_c4_platform:inst2|altsyncram:rom_grain2_rtl_0|altsyncram_d481:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for omdazz_c4_platform:inst2|altsyncram:rom_grain3_rtl_0|altsyncram_e481:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0|altsyncram_65b3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|altsyncram:ram_block1a0|altsyncram_75b3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL20:inst|altpll:altpll_component ;
+-------------------------------+-------------------------+-----------------------+
; Parameter Name                ; Value                   ; Type                  ;
+-------------------------------+-------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped               ;
; PLL_TYPE                      ; AUTO                    ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL20 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped               ;
; SCAN_CHAIN                    ; LONG                    ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped               ;
; LOCK_HIGH                     ; 1                       ; Untyped               ;
; LOCK_LOW                      ; 1                       ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped               ;
; SKIP_VCO                      ; OFF                     ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped               ;
; BANDWIDTH                     ; 0                       ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped               ;
; DOWN_SPREAD                   ; 0                       ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 2                       ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK0_DIVIDE_BY                ; 5                       ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped               ;
; DPA_DIVIDER                   ; 0                       ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped               ;
; VCO_MIN                       ; 0                       ; Untyped               ;
; VCO_MAX                       ; 0                       ; Untyped               ;
; VCO_CENTER                    ; 0                       ; Untyped               ;
; PFD_MIN                       ; 0                       ; Untyped               ;
; PFD_MAX                       ; 0                       ; Untyped               ;
; M_INITIAL                     ; 0                       ; Untyped               ;
; M                             ; 0                       ; Untyped               ;
; N                             ; 1                       ; Untyped               ;
; M2                            ; 1                       ; Untyped               ;
; N2                            ; 1                       ; Untyped               ;
; SS                            ; 1                       ; Untyped               ;
; C0_HIGH                       ; 0                       ; Untyped               ;
; C1_HIGH                       ; 0                       ; Untyped               ;
; C2_HIGH                       ; 0                       ; Untyped               ;
; C3_HIGH                       ; 0                       ; Untyped               ;
; C4_HIGH                       ; 0                       ; Untyped               ;
; C5_HIGH                       ; 0                       ; Untyped               ;
; C6_HIGH                       ; 0                       ; Untyped               ;
; C7_HIGH                       ; 0                       ; Untyped               ;
; C8_HIGH                       ; 0                       ; Untyped               ;
; C9_HIGH                       ; 0                       ; Untyped               ;
; C0_LOW                        ; 0                       ; Untyped               ;
; C1_LOW                        ; 0                       ; Untyped               ;
; C2_LOW                        ; 0                       ; Untyped               ;
; C3_LOW                        ; 0                       ; Untyped               ;
; C4_LOW                        ; 0                       ; Untyped               ;
; C5_LOW                        ; 0                       ; Untyped               ;
; C6_LOW                        ; 0                       ; Untyped               ;
; C7_LOW                        ; 0                       ; Untyped               ;
; C8_LOW                        ; 0                       ; Untyped               ;
; C9_LOW                        ; 0                       ; Untyped               ;
; C0_INITIAL                    ; 0                       ; Untyped               ;
; C1_INITIAL                    ; 0                       ; Untyped               ;
; C2_INITIAL                    ; 0                       ; Untyped               ;
; C3_INITIAL                    ; 0                       ; Untyped               ;
; C4_INITIAL                    ; 0                       ; Untyped               ;
; C5_INITIAL                    ; 0                       ; Untyped               ;
; C6_INITIAL                    ; 0                       ; Untyped               ;
; C7_INITIAL                    ; 0                       ; Untyped               ;
; C8_INITIAL                    ; 0                       ; Untyped               ;
; C9_INITIAL                    ; 0                       ; Untyped               ;
; C0_MODE                       ; BYPASS                  ; Untyped               ;
; C1_MODE                       ; BYPASS                  ; Untyped               ;
; C2_MODE                       ; BYPASS                  ; Untyped               ;
; C3_MODE                       ; BYPASS                  ; Untyped               ;
; C4_MODE                       ; BYPASS                  ; Untyped               ;
; C5_MODE                       ; BYPASS                  ; Untyped               ;
; C6_MODE                       ; BYPASS                  ; Untyped               ;
; C7_MODE                       ; BYPASS                  ; Untyped               ;
; C8_MODE                       ; BYPASS                  ; Untyped               ;
; C9_MODE                       ; BYPASS                  ; Untyped               ;
; C0_PH                         ; 0                       ; Untyped               ;
; C1_PH                         ; 0                       ; Untyped               ;
; C2_PH                         ; 0                       ; Untyped               ;
; C3_PH                         ; 0                       ; Untyped               ;
; C4_PH                         ; 0                       ; Untyped               ;
; C5_PH                         ; 0                       ; Untyped               ;
; C6_PH                         ; 0                       ; Untyped               ;
; C7_PH                         ; 0                       ; Untyped               ;
; C8_PH                         ; 0                       ; Untyped               ;
; C9_PH                         ; 0                       ; Untyped               ;
; L0_HIGH                       ; 1                       ; Untyped               ;
; L1_HIGH                       ; 1                       ; Untyped               ;
; G0_HIGH                       ; 1                       ; Untyped               ;
; G1_HIGH                       ; 1                       ; Untyped               ;
; G2_HIGH                       ; 1                       ; Untyped               ;
; G3_HIGH                       ; 1                       ; Untyped               ;
; E0_HIGH                       ; 1                       ; Untyped               ;
; E1_HIGH                       ; 1                       ; Untyped               ;
; E2_HIGH                       ; 1                       ; Untyped               ;
; E3_HIGH                       ; 1                       ; Untyped               ;
; L0_LOW                        ; 1                       ; Untyped               ;
; L1_LOW                        ; 1                       ; Untyped               ;
; G0_LOW                        ; 1                       ; Untyped               ;
; G1_LOW                        ; 1                       ; Untyped               ;
; G2_LOW                        ; 1                       ; Untyped               ;
; G3_LOW                        ; 1                       ; Untyped               ;
; E0_LOW                        ; 1                       ; Untyped               ;
; E1_LOW                        ; 1                       ; Untyped               ;
; E2_LOW                        ; 1                       ; Untyped               ;
; E3_LOW                        ; 1                       ; Untyped               ;
; L0_INITIAL                    ; 1                       ; Untyped               ;
; L1_INITIAL                    ; 1                       ; Untyped               ;
; G0_INITIAL                    ; 1                       ; Untyped               ;
; G1_INITIAL                    ; 1                       ; Untyped               ;
; G2_INITIAL                    ; 1                       ; Untyped               ;
; G3_INITIAL                    ; 1                       ; Untyped               ;
; E0_INITIAL                    ; 1                       ; Untyped               ;
; E1_INITIAL                    ; 1                       ; Untyped               ;
; E2_INITIAL                    ; 1                       ; Untyped               ;
; E3_INITIAL                    ; 1                       ; Untyped               ;
; L0_MODE                       ; BYPASS                  ; Untyped               ;
; L1_MODE                       ; BYPASS                  ; Untyped               ;
; G0_MODE                       ; BYPASS                  ; Untyped               ;
; G1_MODE                       ; BYPASS                  ; Untyped               ;
; G2_MODE                       ; BYPASS                  ; Untyped               ;
; G3_MODE                       ; BYPASS                  ; Untyped               ;
; E0_MODE                       ; BYPASS                  ; Untyped               ;
; E1_MODE                       ; BYPASS                  ; Untyped               ;
; E2_MODE                       ; BYPASS                  ; Untyped               ;
; E3_MODE                       ; BYPASS                  ; Untyped               ;
; L0_PH                         ; 0                       ; Untyped               ;
; L1_PH                         ; 0                       ; Untyped               ;
; G0_PH                         ; 0                       ; Untyped               ;
; G1_PH                         ; 0                       ; Untyped               ;
; G2_PH                         ; 0                       ; Untyped               ;
; G3_PH                         ; 0                       ; Untyped               ;
; E0_PH                         ; 0                       ; Untyped               ;
; E1_PH                         ; 0                       ; Untyped               ;
; E2_PH                         ; 0                       ; Untyped               ;
; E3_PH                         ; 0                       ; Untyped               ;
; M_PH                          ; 0                       ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped               ;
; CLK0_COUNTER                  ; G0                      ; Untyped               ;
; CLK1_COUNTER                  ; G0                      ; Untyped               ;
; CLK2_COUNTER                  ; G0                      ; Untyped               ;
; CLK3_COUNTER                  ; G0                      ; Untyped               ;
; CLK4_COUNTER                  ; G0                      ; Untyped               ;
; CLK5_COUNTER                  ; G0                      ; Untyped               ;
; CLK6_COUNTER                  ; E0                      ; Untyped               ;
; CLK7_COUNTER                  ; E1                      ; Untyped               ;
; CLK8_COUNTER                  ; E2                      ; Untyped               ;
; CLK9_COUNTER                  ; E3                      ; Untyped               ;
; L0_TIME_DELAY                 ; 0                       ; Untyped               ;
; L1_TIME_DELAY                 ; 0                       ; Untyped               ;
; G0_TIME_DELAY                 ; 0                       ; Untyped               ;
; G1_TIME_DELAY                 ; 0                       ; Untyped               ;
; G2_TIME_DELAY                 ; 0                       ; Untyped               ;
; G3_TIME_DELAY                 ; 0                       ; Untyped               ;
; E0_TIME_DELAY                 ; 0                       ; Untyped               ;
; E1_TIME_DELAY                 ; 0                       ; Untyped               ;
; E2_TIME_DELAY                 ; 0                       ; Untyped               ;
; E3_TIME_DELAY                 ; 0                       ; Untyped               ;
; M_TIME_DELAY                  ; 0                       ; Untyped               ;
; N_TIME_DELAY                  ; 0                       ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped               ;
; ENABLE0_COUNTER               ; L0                      ; Untyped               ;
; ENABLE1_COUNTER               ; L0                      ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped               ;
; LOOP_FILTER_C                 ; 5                       ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped               ;
; VCO_POST_SCALE                ; 0                       ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK0                     ; PORT_USED               ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped               ;
; PORT_ARESET                   ; PORT_USED               ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped               ;
; M_TEST_SOURCE                 ; 5                       ; Untyped               ;
; C0_TEST_SOURCE                ; 5                       ; Untyped               ;
; C1_TEST_SOURCE                ; 5                       ; Untyped               ;
; C2_TEST_SOURCE                ; 5                       ; Untyped               ;
; C3_TEST_SOURCE                ; 5                       ; Untyped               ;
; C4_TEST_SOURCE                ; 5                       ; Untyped               ;
; C5_TEST_SOURCE                ; 5                       ; Untyped               ;
; C6_TEST_SOURCE                ; 5                       ; Untyped               ;
; C7_TEST_SOURCE                ; 5                       ; Untyped               ;
; C8_TEST_SOURCE                ; 5                       ; Untyped               ;
; C9_TEST_SOURCE                ; 5                       ; Untyped               ;
; CBXI_PARAMETER                ; PLL20_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped               ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE        ;
+-------------------------------+-------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; RESET_PC       ; 0     ; Unsigned Binary                                                      ;
; COMPRESSED     ; 0     ; Unsigned Binary                                                      ;
; ALIGN          ; 0     ; Unsigned Binary                                                      ;
; MDU            ; 0     ; Unsigned Binary                                                      ;
; PRE_REGISTER   ; 1     ; Signed Integer                                                       ;
; RESET_STRATEGY ; MINI  ; String                                                               ;
; WITH_CSR       ; 1     ; Signed Integer                                                       ;
; RF_WIDTH       ; 2     ; Signed Integer                                                       ;
; RF_L2D         ; 10    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                ;
; reset_strategy ; MINI  ; String                                                                                        ;
; csr_regs       ; 4     ; Signed Integer                                                                                ;
; depth          ; 576   ; Signed Integer                                                                                ;
; l2w            ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                          ;
; csr_regs       ; 4     ; Signed Integer                                                                          ;
; depth          ; 576   ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WITH_CSR       ; 1     ; Signed Integer                                                                    ;
; PRE_REGISTER   ; 1     ; Signed Integer                                                                    ;
; RESET_STRATEGY ; MINI  ; String                                                                            ;
; RESET_PC       ; 0     ; Unsigned Binary                                                                   ;
; MDU            ; 0     ; Unsigned Binary                                                                   ;
; COMPRESSED     ; 0     ; Unsigned Binary                                                                   ;
; ALIGN          ; 0     ; Unsigned Binary                                                                   ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; RESET_STRATEGY ; MINI  ; String                                                                                             ;
; WITH_CSR       ; 1     ; Unsigned Binary                                                                                    ;
; ALIGN          ; 0     ; Unsigned Binary                                                                                    ;
; MDU            ; 0     ; Unsigned Binary                                                                                    ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; PRE_REGISTER   ; 1     ; Signed Integer                                                                                       ;
; MDU            ; 0     ; Unsigned Binary                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec ;
+------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                         ;
+------------------------+-------+----------------------------------------------------------------------------------------------+
; SHARED_RFADDR_IMM_REGS ; 1     ; Signed Integer                                                                               ;
+------------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; MDU            ; 0     ; Unsigned Binary                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; RESET_STRATEGY ; MINI  ; String                                                                                           ;
; RESET_PC       ; 0     ; Unsigned Binary                                                                                  ;
; WITH_CSR       ; 1     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_rf_if:rf_if ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; WITH_CSR       ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_mem_if:mem_if ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; WITH_CSR       ; 1     ; Unsigned Binary                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; RESET_STRATEGY ; MINI  ; String                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:sram_grain0_rtl_0     ;
+------------------------------------+------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                ; Type           ;
+------------------------------------+------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                          ; Untyped        ;
; WIDTH_A                            ; 8                                                    ; Untyped        ;
; WIDTHAD_A                          ; 9                                                    ; Untyped        ;
; NUMWORDS_A                         ; 512                                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WIDTH_B                            ; 1                                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; INIT_FILE                          ; db/FPGACode.ram4_omdazz_c4_platform_997546e6.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_v4a1                                      ; Untyped        ;
+------------------------------------+------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:sram_grain1_rtl_0     ;
+------------------------------------+------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                ; Type           ;
+------------------------------------+------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                          ; Untyped        ;
; WIDTH_A                            ; 8                                                    ; Untyped        ;
; WIDTHAD_A                          ; 9                                                    ; Untyped        ;
; NUMWORDS_A                         ; 512                                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WIDTH_B                            ; 1                                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; INIT_FILE                          ; db/FPGACode.ram5_omdazz_c4_platform_997546e6.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_45a1                                      ; Untyped        ;
+------------------------------------+------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0      ;
+------------------------------------+------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                ; Type           ;
+------------------------------------+------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped        ;
; WIDTH_A                            ; 8                                                    ; Untyped        ;
; WIDTHAD_A                          ; 13                                                   ; Untyped        ;
; NUMWORDS_A                         ; 6032                                                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WIDTH_B                            ; 1                                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; INIT_FILE                          ; db/FPGACode.ram0_omdazz_c4_platform_997546e6.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_b481                                      ; Untyped        ;
+------------------------------------+------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0      ;
+------------------------------------+------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                ; Type           ;
+------------------------------------+------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped        ;
; WIDTH_A                            ; 8                                                    ; Untyped        ;
; WIDTHAD_A                          ; 13                                                   ; Untyped        ;
; NUMWORDS_A                         ; 6032                                                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WIDTH_B                            ; 1                                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; INIT_FILE                          ; db/FPGACode.ram1_omdazz_c4_platform_997546e6.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_c481                                      ; Untyped        ;
+------------------------------------+------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:sram_grain2_rtl_0     ;
+------------------------------------+------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                ; Type           ;
+------------------------------------+------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                          ; Untyped        ;
; WIDTH_A                            ; 8                                                    ; Untyped        ;
; WIDTHAD_A                          ; 9                                                    ; Untyped        ;
; NUMWORDS_A                         ; 512                                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WIDTH_B                            ; 1                                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; INIT_FILE                          ; db/FPGACode.ram6_omdazz_c4_platform_997546e6.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_55a1                                      ; Untyped        ;
+------------------------------------+------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:sram_grain3_rtl_0     ;
+------------------------------------+------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                ; Type           ;
+------------------------------------+------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                          ; Untyped        ;
; WIDTH_A                            ; 8                                                    ; Untyped        ;
; WIDTHAD_A                          ; 9                                                    ; Untyped        ;
; NUMWORDS_A                         ; 512                                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WIDTH_B                            ; 1                                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; INIT_FILE                          ; db/FPGACode.ram7_omdazz_c4_platform_997546e6.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_65a1                                      ; Untyped        ;
+------------------------------------+------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:rom_grain2_rtl_0      ;
+------------------------------------+------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                ; Type           ;
+------------------------------------+------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped        ;
; WIDTH_A                            ; 8                                                    ; Untyped        ;
; WIDTHAD_A                          ; 13                                                   ; Untyped        ;
; NUMWORDS_A                         ; 6032                                                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WIDTH_B                            ; 1                                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; INIT_FILE                          ; db/FPGACode.ram2_omdazz_c4_platform_997546e6.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_d481                                      ; Untyped        ;
+------------------------------------+------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:rom_grain3_rtl_0      ;
+------------------------------------+------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                ; Type           ;
+------------------------------------+------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped        ;
; WIDTH_A                            ; 8                                                    ; Untyped        ;
; WIDTHAD_A                          ; 13                                                   ; Untyped        ;
; NUMWORDS_A                         ; 6032                                                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WIDTH_B                            ; 1                                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; INIT_FILE                          ; db/FPGACode.ram3_omdazz_c4_platform_997546e6.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_e481                                      ; Untyped        ;
+------------------------------------+------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                                             ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                                                    ; Untyped                                                          ;
; WIDTHAD_A                          ; 13                                                   ; Untyped                                                          ;
; NUMWORDS_A                         ; 6032                                                 ; Untyped                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                                                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                                          ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ                               ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ                               ; Untyped                                                          ;
; INIT_FILE                          ; db/FPGACode.ram0_omdazz_c4_platform_997546e6.hdl.mif ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 1024                                                 ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; BYPASS                                               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                                               ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_65b3                                      ; Untyped                                                          ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                                             ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                                                    ; Untyped                                                          ;
; WIDTHAD_A                          ; 13                                                   ; Untyped                                                          ;
; NUMWORDS_A                         ; 6032                                                 ; Untyped                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                                                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                                          ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ                               ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ                               ; Untyped                                                          ;
; INIT_FILE                          ; db/FPGACode.ram1_omdazz_c4_platform_997546e6.hdl.mif ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 1024                                                 ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; BYPASS                                               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                                               ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_75b3                                      ; Untyped                                                          ;
+------------------------------------+------------------------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; PLL20:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                                          ;
; Entity Instance                           ; omdazz_c4_platform:inst2|altsyncram:sram_grain0_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; omdazz_c4_platform:inst2|altsyncram:sram_grain1_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 6032                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 6032                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; omdazz_c4_platform:inst2|altsyncram:sram_grain2_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; omdazz_c4_platform:inst2|altsyncram:sram_grain3_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; omdazz_c4_platform:inst2|altsyncram:rom_grain2_rtl_0                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 6032                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; omdazz_c4_platform:inst2|altsyncram:rom_grain3_rtl_0                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 6032                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 6032                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|altsyncram:ram_block1a0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 6032                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_iscomp ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top"                                                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; i_timer_irq      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; o_dbus_adr[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; o_ibus_adr[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; o_ext_rs1        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; o_ext_rs2        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; o_ext_funct3     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; i_ext_rd         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; i_ext_ready      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; o_mdu_valid      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 9                           ;
; cycloneiii_ff         ; 2066                        ;
;     CLR               ; 2                           ;
;     ENA               ; 1726                        ;
;     ENA SCLR          ; 54                          ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 14                          ;
;     SCLR SLD          ; 64                          ;
;     SLD               ; 1                           ;
;     plain             ; 195                         ;
; cycloneiii_lcell_comb ; 2740                        ;
;     arith             ; 158                         ;
;         2 data inputs ; 152                         ;
;         3 data inputs ; 6                           ;
;     normal            ; 2582                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 276                         ;
;         3 data inputs ; 210                         ;
;         4 data inputs ; 2088                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 5.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sat Aug 16 14:34:17 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_top.v
    Info (12023): Found entity 1: serv_top File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_synth_wrapper.v
    Info (12023): Found entity 1: serv_synth_wrapper File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_synth_wrapper.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_state.v
    Info (12023): Found entity 1: serv_state File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_state.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_rf_top.v
    Info (12023): Found entity 1: serv_rf_top File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_rf_ram_if.v
    Info (12023): Found entity 1: serv_rf_ram_if File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_ram_if.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_rf_ram.v
    Info (12023): Found entity 1: serv_rf_ram File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_rf_if.v
    Info (12023): Found entity 1: serv_rf_if File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_if.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_mem_if.v
    Info (12023): Found entity 1: serv_mem_if File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_mem_if.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_immdec.v
    Info (12023): Found entity 1: serv_immdec File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_immdec.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_decode.v
    Info (12023): Found entity 1: serv_decode File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_decode.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_ctrl.v
    Info (12023): Found entity 1: serv_ctrl File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_ctrl.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_csr.v
    Info (12023): Found entity 1: serv_csr File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_csr.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_compdec.v
    Info (12023): Found entity 1: serv_compdec File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_compdec.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_bufreg2.v
    Info (12023): Found entity 1: serv_bufreg2 File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_bufreg2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_bufreg.v
    Info (12023): Found entity 1: serv_bufreg File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_bufreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_alu.v
    Info (12023): Found entity 1: serv_alu File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_alu.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/serv_aligner.v
    Info (12023): Found entity 1: serv_aligner File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_aligner.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debug_cpu/omdazz_c4_platform.v
    Info (12023): Found entity 1: omdazz_c4_platform File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file pll20.vhd
    Info (12022): Found design unit 1: pll20-SYN File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/PLL20.vhd Line: 54
    Info (12023): Found entity 1: PLL20 File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/PLL20.vhd Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file 10base_tx.vhd
Info (12021): Found 1 design units, including 1 entities, in source file fpgacode.bdf
    Info (12023): Found entity 1: FPGACode
Info (12021): Found 2 design units, including 1 entities, in source file buff_input_diff.vhd
    Info (12022): Found design unit 1: BUFF_INPUT_DIFF-CONCURRENT File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/BUFF_INPUT_DIFF.vhd Line: 13
    Info (12023): Found entity 1: BUFF_INPUT_DIFF File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/BUFF_INPUT_DIFF.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo_eth_packet.vhd
    Info (12022): Found design unit 1: fifo_eth_packet-SYN File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/FIFO_ETH_PACKET.vhd Line: 58
    Info (12023): Found entity 1: FIFO_ETH_PACKET File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/FIFO_ETH_PACKET.vhd Line: 43
Info (12127): Elaborating entity "FPGACode" for the top level hierarchy
Info (12128): Elaborating entity "PLL20" for hierarchy "PLL20:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL20:inst|altpll:altpll_component" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/PLL20.vhd Line: 141
Info (12130): Elaborated megafunction instantiation "PLL20:inst|altpll:altpll_component" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/PLL20.vhd Line: 141
Info (12133): Instantiated megafunction "PLL20:inst|altpll:altpll_component" with the following parameter: File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/PLL20.vhd Line: 141
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL20"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll20_altpll.v
    Info (12023): Found entity 1: PLL20_altpll File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll20_altpll.v Line: 31
Info (12128): Elaborating entity "PLL20_altpll" for hierarchy "PLL20:inst|altpll:altpll_component|PLL20_altpll:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "omdazz_c4_platform" for hierarchy "omdazz_c4_platform:inst2"
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(133): object "basesoc_ram_bus_bte" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 133
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(134): object "basesoc_ram_bus_cti" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 134
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(137): object "basesoc_ram_bus_dat_w" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 137
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(139): object "basesoc_ram_bus_sel" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 139
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(141): object "basesoc_ram_bus_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 141
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(144): object "bus_errors_re" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 144
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(146): object "bus_errors_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 146
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(149): object "csrbank0_bus_errors_r" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 149
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(156): object "csrbank0_reset0_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 156
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(160): object "csrbank0_scratch0_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 160
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(162): object "csrbank1_in_r" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 162
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(170): object "csrbank2_out0_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 170
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(175): object "csrbank3_en0_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 175
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(179): object "csrbank3_ev_enable0_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 179
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(184): object "csrbank3_ev_status_r" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 184
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(191): object "csrbank3_load0_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 191
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(195): object "csrbank3_reload0_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 195
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(200): object "csrbank3_update_value0_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 200
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(201): object "csrbank3_value_r" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 201
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(208): object "csrbank4_ev_enable0_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 208
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(213): object "csrbank4_ev_status_r" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 213
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(217): object "csrbank4_rxempty_r" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 217
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(221): object "csrbank4_rxfull_r" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 221
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(226): object "csrbank4_txempty_r" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 226
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(230): object "csrbank4_txfull_r" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 230
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(243): object "dbus_err" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 243
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(249): object "gpio_in_re" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 249
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(251): object "gpio_in_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 251
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(252): object "gpio_out_re" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 252
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(262): object "ibus_err" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 262
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(280): object "interface0_bte" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 280
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(281): object "interface0_cti" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 281
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(339): object "ram_bus_ram_bus_bte" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 339
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(340): object "ram_bus_ram_bus_cti" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 340
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(373): object "rx_source_ready" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 373
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(376): object "scratch_re" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 376
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(404): object "timer_en_re" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 404
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(406): object "timer_enable_re" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 406
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(408): object "timer_irq" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 408
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(409): object "timer_load_re" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 409
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(414): object "timer_pending_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 414
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(415): object "timer_reload_re" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 415
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(417): object "timer_status_re" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 417
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(419): object "timer_status_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 419
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(423): object "timer_value_re" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 423
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(425): object "timer_value_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 425
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(428): object "timer_zero2" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 428
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(442): object "tx_sink_first" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 442
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(443): object "tx_sink_last" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 443
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(448): object "uart_enable_re" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 448
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(450): object "uart_irq" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 450
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(454): object "uart_pending_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 454
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(457): object "uart_rx2" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 457
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(468): object "uart_rx_fifo_level1" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 468
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(481): object "uart_rx_fifo_source_first" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 481
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(482): object "uart_rx_fifo_source_last" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 482
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(493): object "uart_rx_fifo_wrport_dat_r" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 493
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(500): object "uart_rxempty_re" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 500
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(502): object "uart_rxempty_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 502
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(503): object "uart_rxfull_re" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 503
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(505): object "uart_rxfull_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 505
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(510): object "uart_status_re" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 510
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(512): object "uart_status_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 512
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(515): object "uart_tx2" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 515
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(526): object "uart_tx_fifo_level1" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 526
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(551): object "uart_tx_fifo_wrport_dat_r" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 551
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(558): object "uart_txempty_re" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 558
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(560): object "uart_txempty_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 560
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(561): object "uart_txfull_re" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 561
Warning (10036): Verilog HDL or VHDL warning at omdazz_c4_platform.v(563): object "uart_txfull_we" assigned a value but never read File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 563
Warning (10230): Verilog HDL assignment warning at omdazz_c4_platform.v(897): truncated value with size 30 to match size of target (14) File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 897
Warning (10850): Verilog HDL warning at omdazz_c4_platform.v(1764): number of words (0) in memory file does not match the number of elements in the address range [0:511] File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1764
Warning (10850): Verilog HDL warning at omdazz_c4_platform.v(1781): number of words (0) in memory file does not match the number of elements in the address range [0:511] File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1781
Warning (10850): Verilog HDL warning at omdazz_c4_platform.v(1798): number of words (0) in memory file does not match the number of elements in the address range [0:511] File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1798
Warning (10850): Verilog HDL warning at omdazz_c4_platform.v(1815): number of words (0) in memory file does not match the number of elements in the address range [0:511] File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1815
Warning (10030): Net "rom_grain0.data_a" at omdazz_c4_platform.v(1702) has no driver or initial value, using a default initial value '0' File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1702
Warning (10030): Net "rom_grain0.waddr_a" at omdazz_c4_platform.v(1702) has no driver or initial value, using a default initial value '0' File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1702
Warning (10030): Net "rom_grain1.data_a" at omdazz_c4_platform.v(1717) has no driver or initial value, using a default initial value '0' File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1717
Warning (10030): Net "rom_grain1.waddr_a" at omdazz_c4_platform.v(1717) has no driver or initial value, using a default initial value '0' File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1717
Warning (10030): Net "rom_grain2.data_a" at omdazz_c4_platform.v(1732) has no driver or initial value, using a default initial value '0' File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1732
Warning (10030): Net "rom_grain2.waddr_a" at omdazz_c4_platform.v(1732) has no driver or initial value, using a default initial value '0' File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1732
Warning (10030): Net "rom_grain3.data_a" at omdazz_c4_platform.v(1747) has no driver or initial value, using a default initial value '0' File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1747
Warning (10030): Net "rom_grain3.waddr_a" at omdazz_c4_platform.v(1747) has no driver or initial value, using a default initial value '0' File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1747
Warning (10030): Net "rom_grain0.we_a" at omdazz_c4_platform.v(1702) has no driver or initial value, using a default initial value '0' File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1702
Warning (10030): Net "rom_grain1.we_a" at omdazz_c4_platform.v(1717) has no driver or initial value, using a default initial value '0' File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1717
Warning (10030): Net "rom_grain2.we_a" at omdazz_c4_platform.v(1732) has no driver or initial value, using a default initial value '0' File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1732
Warning (10030): Net "rom_grain3.we_a" at omdazz_c4_platform.v(1747) has no driver or initial value, using a default initial value '0' File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1747
Info (12128): Elaborating entity "serv_rf_top" for hierarchy "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1696
Info (12128): Elaborating entity "serv_rf_ram_if" for hierarchy "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_top.v Line: 127
Warning (10230): Verilog HDL assignment warning at serv_rf_ram_if.v(80): truncated value with size 32 to match size of target (5) File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_ram_if.v Line: 80
Info (12128): Elaborating entity "serv_rf_ram" for hierarchy "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_top.v Line: 138
Info (12128): Elaborating entity "serv_top" for hierarchy "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_rf_top.v Line: 210
Info (12128): Elaborating entity "serv_state" for hierarchy "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v Line: 279
Info (12128): Elaborating entity "serv_decode" for hierarchy "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v Line: 345
Info (12128): Elaborating entity "serv_immdec" for hierarchy "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v Line: 365
Info (12128): Elaborating entity "serv_bufreg" for hierarchy "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v Line: 390
Info (12128): Elaborating entity "serv_bufreg2" for hierarchy "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v Line: 414
Warning (10230): Verilog HDL assignment warning at serv_bufreg2.v(43): truncated value with size 32 to match size of target (6) File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_bufreg2.v Line: 43
Info (12128): Elaborating entity "serv_ctrl" for hierarchy "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v Line: 444
Info (12128): Elaborating entity "serv_alu" for hierarchy "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_alu:alu" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v Line: 463
Info (12128): Elaborating entity "serv_rf_if" for hierarchy "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_rf_if:rf_if" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v Line: 512
Info (12128): Elaborating entity "serv_mem_if" for hierarchy "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_mem_if:mem_if" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v Line: 533
Info (12128): Elaborating entity "serv_csr" for hierarchy "omdazz_c4_platform:inst2|serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/serv_top.v Line: 569
Info (12128): Elaborating entity "BUFF_INPUT_DIFF" for hierarchy "BUFF_INPUT_DIFF:inst4"
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/FPGACode.ram4_omdazz_c4_platform_997546e6.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/FPGACode.ram5_omdazz_c4_platform_997546e6.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/FPGACode.ram6_omdazz_c4_platform_997546e6.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/FPGACode.ram7_omdazz_c4_platform_997546e6.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "omdazz_c4_platform:inst2|storage" is uninferred due to asynchronous read logic File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1635
    Info (276007): RAM logic "omdazz_c4_platform:inst2|storage_1" is uninferred due to asynchronous read logic File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1656
Info (19000): Inferred 8 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "omdazz_c4_platform:inst2|sram_grain0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGACode.ram4_omdazz_c4_platform_997546e6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "omdazz_c4_platform:inst2|sram_grain1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGACode.ram5_omdazz_c4_platform_997546e6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "omdazz_c4_platform:inst2|rom_grain0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 6032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGACode.ram0_omdazz_c4_platform_997546e6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "omdazz_c4_platform:inst2|rom_grain1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 6032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGACode.ram1_omdazz_c4_platform_997546e6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "omdazz_c4_platform:inst2|sram_grain2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGACode.ram6_omdazz_c4_platform_997546e6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "omdazz_c4_platform:inst2|sram_grain3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGACode.ram7_omdazz_c4_platform_997546e6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "omdazz_c4_platform:inst2|rom_grain2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 6032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGACode.ram2_omdazz_c4_platform_997546e6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "omdazz_c4_platform:inst2|rom_grain3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 6032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGACode.ram3_omdazz_c4_platform_997546e6.hdl.mif
Info (12130): Elaborated megafunction instantiation "omdazz_c4_platform:inst2|altsyncram:sram_grain0_rtl_0"
Info (12133): Instantiated megafunction "omdazz_c4_platform:inst2|altsyncram:sram_grain0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGACode.ram4_omdazz_c4_platform_997546e6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v4a1.tdf
    Info (12023): Found entity 1: altsyncram_v4a1 File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_v4a1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "omdazz_c4_platform:inst2|altsyncram:sram_grain1_rtl_0"
Info (12133): Instantiated megafunction "omdazz_c4_platform:inst2|altsyncram:sram_grain1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGACode.ram5_omdazz_c4_platform_997546e6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_45a1.tdf
    Info (12023): Found entity 1: altsyncram_45a1 File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_45a1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0"
Info (12133): Instantiated megafunction "omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6032"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGACode.ram0_omdazz_c4_platform_997546e6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b481.tdf
    Info (12023): Found entity 1: altsyncram_b481 File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0"
Info (12133): Instantiated megafunction "omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6032"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGACode.ram1_omdazz_c4_platform_997546e6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c481.tdf
    Info (12023): Found entity 1: altsyncram_c481 File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "omdazz_c4_platform:inst2|altsyncram:sram_grain2_rtl_0"
Info (12133): Instantiated megafunction "omdazz_c4_platform:inst2|altsyncram:sram_grain2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGACode.ram6_omdazz_c4_platform_997546e6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_55a1.tdf
    Info (12023): Found entity 1: altsyncram_55a1 File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_55a1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "omdazz_c4_platform:inst2|altsyncram:sram_grain3_rtl_0"
Info (12133): Instantiated megafunction "omdazz_c4_platform:inst2|altsyncram:sram_grain3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGACode.ram7_omdazz_c4_platform_997546e6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_65a1.tdf
    Info (12023): Found entity 1: altsyncram_65a1 File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_65a1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "omdazz_c4_platform:inst2|altsyncram:rom_grain2_rtl_0"
Info (12133): Instantiated megafunction "omdazz_c4_platform:inst2|altsyncram:rom_grain2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6032"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGACode.ram2_omdazz_c4_platform_997546e6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d481.tdf
    Info (12023): Found entity 1: altsyncram_d481 File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_d481.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "omdazz_c4_platform:inst2|altsyncram:rom_grain3_rtl_0"
Info (12133): Instantiated megafunction "omdazz_c4_platform:inst2|altsyncram:rom_grain3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6032"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGACode.ram3_omdazz_c4_platform_997546e6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e481.tdf
    Info (12023): Found entity 1: altsyncram_e481 File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_e481.tdf Line: 28
Info (270021): Converted the following 2 logical RAM block slices to smaller depth
    Info (270020): Converted the following logical RAM block "omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 1024
        Info (270019): RAM block slice "omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|ram_block1a0" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf Line: 35
        Info (270019): RAM block slice "omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|ram_block1a1" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf Line: 56
        Info (270019): RAM block slice "omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|ram_block1a2" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf Line: 77
        Info (270019): RAM block slice "omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|ram_block1a3" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf Line: 98
        Info (270019): RAM block slice "omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|ram_block1a4" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf Line: 119
        Info (270019): RAM block slice "omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|ram_block1a5" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf Line: 140
        Info (270019): RAM block slice "omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|ram_block1a6" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf Line: 161
        Info (270019): RAM block slice "omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|ram_block1a7" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf Line: 182
    Info (270020): Converted the following logical RAM block "omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 1024
        Info (270019): RAM block slice "omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|ram_block1a0" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf Line: 35
        Info (270019): RAM block slice "omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|ram_block1a1" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf Line: 56
        Info (270019): RAM block slice "omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|ram_block1a2" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf Line: 77
        Info (270019): RAM block slice "omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|ram_block1a3" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf Line: 98
        Info (270019): RAM block slice "omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|ram_block1a4" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf Line: 119
        Info (270019): RAM block slice "omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|ram_block1a5" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf Line: 140
        Info (270019): RAM block slice "omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|ram_block1a6" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf Line: 161
        Info (270019): RAM block slice "omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|ram_block1a7" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf Line: 182
Info (12130): Elaborated megafunction instantiation "omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf Line: 35
Info (12133): Instantiated megafunction "omdazz_c4_platform:inst2|altsyncram:rom_grain0_rtl_0|altsyncram_b481:auto_generated|altsyncram:ram_block1a0" with the following parameter: File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_b481.tdf Line: 35
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6032"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "1"
    Info (12134): Parameter "INDATA_REG_B" = "UNUSED"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "RDCONTROL_REG_B" = "UNUSED"
    Info (12134): Parameter "ADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "BYTEENA_REG_B" = "UNUSED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGACode.ram0_omdazz_c4_platform_997546e6.hdl.mif"
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "1024"
    Info (12134): Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info (12134): Parameter "INSTANCE_NAME" = "UNUSED"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "CLOCK_ENABLE_ECC_STATUS" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_65b3.tdf
    Info (12023): Found entity 1: altsyncram_65b3 File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_65b3.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_i8a.tdf
    Info (12023): Found entity 1: decode_i8a File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/decode_i8a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9nb.tdf
    Info (12023): Found entity 1: mux_9nb File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/mux_9nb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|altsyncram:ram_block1a0" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf Line: 35
Info (12133): Instantiated megafunction "omdazz_c4_platform:inst2|altsyncram:rom_grain1_rtl_0|altsyncram_c481:auto_generated|altsyncram:ram_block1a0" with the following parameter: File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_c481.tdf Line: 35
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6032"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "1"
    Info (12134): Parameter "INDATA_REG_B" = "UNUSED"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "RDCONTROL_REG_B" = "UNUSED"
    Info (12134): Parameter "ADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "BYTEENA_REG_B" = "UNUSED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGACode.ram1_omdazz_c4_platform_997546e6.hdl.mif"
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "1024"
    Info (12134): Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info (12134): Parameter "INSTANCE_NAME" = "UNUSED"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "CLOCK_ENABLE_ECC_STATUS" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_75b3.tdf
    Info (12023): Found entity 1: altsyncram_75b3 File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_75b3.tdf Line: 32
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/debug_cpu/omdazz_c4_platform.v Line: 1852
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 66 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 44 assignments for entity "EthernetSwitch" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH0_RX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH0_RX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH0_TX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH0_TX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH1_RX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH1_RX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH1_TX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH1_TX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH2_RX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH2_RX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH2_TX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH2_TX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH3_RX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH3_RX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH3_TX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH3_TX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH4_RX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH4_RX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH4_TX_N -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ETH4_TX_P -entity EthernetSwitch was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity EthernetSwitch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity EthernetSwitch -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4471 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 4317 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 4920 megabytes
    Info: Processing ended: Sat Aug 16 14:34:29 2025
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:21


