library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Register_mux is
	port(	reg1, reg2, reg3, reg4 : in STD_LOGIC_VECTOR(31 downto 0);
			reg5, reg6, reg7, reg8 : in STD_LOGIC_VECTOR(31 downto 0);
			reg9, reg10, reg11, reg12 : in STD_LOGIC_VECTOR(31 downto 0);
			reg13, reg14, reg15, reg16 : in STD_LOGIC_VECTOR(31 downto 0);
			reg17, reg18, reg19, reg20 : in STD_LOGIC_VECTOR(31 downto 0);
			reg21, reg22, reg23, reg24 : in STD_LOGIC_VECTOR(31 downto 0);
			reg25, reg26, reg27, reg28 : in STD_LOGIC_VECTOR(31 downto 0);
			reg29, reg30, reg31, reg0 : in STD_LOGIC_VECTOR(31 downto 0);
			S: in STD_LOGIC_VECTOR(4 downto 0);
			Z: out STD_LOGIC_VECTOR(31 downto 0));
			
end Register_mux;
 
architecture behavioral of Register_MUX is
	begin
	process (A,B,S) is
		begin
			with S select
			Z <=	reg0 when "00000",
					reg1 when "00001",
					reg2 when "00010",
					reg3 when "00011",
					reg4 when "00100",
					reg5 when "00101",
					reg6 when "00110",
					reg7 when "00111",
					reg8 when "01000",
					reg9 when "01001",
					reg10 when "01010",
					reg11 when "01011",
					reg12 when "01100",
					reg13 when "01101",
					reg14 when "01110",
					reg15 when "01111",
					reg16 when "10000",
					reg17 when "10001",
					reg18 when "10010",
					reg19 when "10011",
					reg20 when "10100",
					reg21 when "10101",
					reg22 when "10110",
					reg23 when "10111",
					reg24 when "11000",
					reg25 when "11001",
					reg26 when "11010",
					reg27 when "11011",
					reg28 when "11100",
					reg29 when "11101",
					reg30 when "11110",
					reg31 when "11111";
	end process;
end behavioral;