
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 610 movable and 241 fixed cells in partition sequential_multiplier
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 130   | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 230   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 4     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 86    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1781M, PVMEM - 2637M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1781M, PVMEM - 2637M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1781M, PVMEM - 2637M, PRSS - 353M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition sequential_multiplier (started at Tue Jan 3 00:06:23 2023)

Congestion ratio stats: min = 0.02, max = 0.48, mean = 0.20 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 353M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '972' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition sequential_multiplier old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_filler_cells: created cell-density map for partition sequential_multiplier with max-util 100 and bin-size 16x16 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 353M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'sequential_multiplier'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Tue Jan 3 00:06:23 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 353M)
info Found 610 movable and 241 fixed cells in partition sequential_multiplier
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 353M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
RRT info: Set routing priority of '12' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 00:06:23 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 12         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 353M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 12
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (12) clock nets ...

info UI30: performing final routing on partition sequential_multiplier (started at Tue Jan 3 00:06:23 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   29 with    116 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 12   | 253  | 
|-------------------+------+------|
| To be routed :    | 12   | 253  | 
|-------------------+------+------|
|   - signal        | 12   | 253  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 12   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 7    | 
|-----------------------+------|
|   - clock + NDR       | 5    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 353M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
RRT info: Set routing priority of '12' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Tue Jan 3 00:06:23 2023
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | sequential_multiplier      | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '242' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'sequential_multiplier'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition sequential_multiplier (started at Tue Jan 3 00:06:23 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small
Partition 'sequential_multiplier' qualifies for soft timing-driven layer assignment.

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1531 of 1536 (100 %) potential locations.
Completed initial data structure setup   (1 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 628904 xStep 57000 colHi 12
 yOrig 0 yHi 630004 yStep 42000 rowHi 16

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'i_0_3/p_0[1]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[4]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[6]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[10]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[12]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[14]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[16]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[18]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[20]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[22]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[3]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[24]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[26]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[28]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[30]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[1]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[5]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[5]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[9]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[7]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[9]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[13]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[11]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[15]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[13]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[17]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[15]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[19]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[17]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[21]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[23]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[25]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[27]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[19]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[21]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[23]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[0]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[27]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[29]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[6]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[2]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[4]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[6]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[10]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[8]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[12]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[10]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[16]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[18]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[12]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[16]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[22]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[18]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[24]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[20]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[22]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[28]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[24]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[30]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[26]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[32]' status: 'gr_small'
info GR11: Skipping net 'i_0_13/p_0[28]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[36]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[38]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[40]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[42]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[46]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[48]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[50]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[52]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[54]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[56]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[58]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[5]' status: 'gr_small'
info GR11: Skipping net 'n_0_0_104' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[7]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[9]' status: 'gr_small'
info GR11: Skipping net 'n_0_0_2' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[11]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[15]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[23]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[25]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[29]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[31]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[33]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[35]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[37]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[39]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[41]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[43]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[45]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[47]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[49]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[51]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[53]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[57]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[59]' status: 'gr_small'
info GR11: Skipping net 'i_0_15/p_0[63]' status: 'gr_small'
info GR11: Skipping net 'n_0_0_105' status: 'gr_small'
info GR11: Skipping net 'n_0_0_106' status: 'gr_small'
Built 622 nets   (0 seconds elapsed)

Will perform 'repair' routing on 19 nets: 
         19 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 19 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Heap: 1G 728M 44k Elapsed Time: 464638:6:24 CPU Time: 0:1:56
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:1 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Tue Jan 3 00:06:24 2023
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 704         | 720        | 1344      | 2768        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.833333    | 1          | 1         | 1           | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.162687    | 0.034968   | 0.0432709 | 0.0595417   | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 4.28907e+07 | 3.2886e+07 | 2350      | 7.57767e+07 | 
-----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Tue Jan 3 00:06:24 2023
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                          Wires statistics                                                          |
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL   | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 7.58    | 0.48   | 2.93   | 3.81   | 0.07   | 0.00   | 0.29   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00  | 6.32   | 38.69  | 50.24  | 0.89   | 0.04   | 3.82   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 1162.00 | 75.00  | 618.00 | 435.00 | 13.00  | 1.00   | 20.00  | 0.00   | 0.00   | 0.00   | 0.00    | 
--------------------------------------------------------------------------------------------------------------------------------------


  
----------------------------------------------------------------------------------------------------------------
|                                               Vias statistics                                                |
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Number of vias  (thousand) | 2.35   | 1.39   | 0.81   | 0.06   | 0.04   | 0.04   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Vias (%)                   | 100.00 | 59.32  | 34.60  | 2.68   | 1.70   | 1.70   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition sequential_multiplier (started at Tue Jan 3 00:06:24 2023)

Congestion ratio stats: min = 0.02, max = 0.48, mean = 0.20 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 350) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 353M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 1  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 3665 pins
Found 0 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1781M, PVMEM - 2637M, PRSS - 353M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1781M, PVMEM - 2637M, PRSS - 353M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:06:26 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 353M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:06:26 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 353M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 353M)
-----------------------------------------------------------------------------
|     MCMM variability report for design 'sequential_multiplier' (nano)     |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.1930 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 360M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:06:26 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 360M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:06:26 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 360M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 360M)
-----------------------------------------------------------------------------
|     MCMM variability report for design 'sequential_multiplier' (nano)     |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.1930 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
------------------------------------------------------------------------
| Property Name                | Property Value        | Property Type | 
|------------------------------+-----------------------+---------------|
| name                         | sda root              | string        | 
|------------------------------+-----------------------+---------------|
| top_hier                     | sequential_multiplier | string        | 
|------------------------------+-----------------------+---------------|
| auto_ideal_fanout_threshold* | 1024                  | int           | 
|------------------------------+-----------------------+---------------|
| mv_is_enabled*               | false                 | bool          | 
|------------------------------+-----------------------+---------------|
| mxdb.design_state.netlist*   | false                 | bool          | 
------------------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 360M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 360M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 360M)
RRT info: Retrieving global routing info...
----------------------------------------------------------------
|                        | tr_opt_init                         | 
|------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 10m                             | 
|------------------------+-------------------------------------|
| cpu_time  (min)        | 0.0013541666666666667d 00.0h 00.0m  | 
|------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1245                                | 
|------------------------+-------------------------------------|
| logic_utilization  (%) | 56.02                               | 
|------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| setup_viols            | 0                                   | 
|------------------------+-------------------------------------|
| hold_viols             | 0                                   | 
|------------------------+-------------------------------------|
| slew_viols             | 65                                  | 
|------------------------+-------------------------------------|
| worst_slew  (ps)       | -801.0                              | 
|------------------------+-------------------------------------|
| total_slew  (ps)       | -52.1                               | 
|------------------------+-------------------------------------|
| overflow_edges         | 0                                   | 
|------------------------+-------------------------------------|
| overflow_nodes         | 0                                   | 
|------------------------+-------------------------------------|
| wire_len_total  (mm)   | 7.6                                 | 
|------------------------+-------------------------------------|
| via_count_total        | 2350                                | 
----------------------------------------------------------------



info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 628900 630000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.301094 min: 0.000000 avg: 0.134665
info metal2 layer density max: 0.049892 min: 0.000000 avg: 0.015221
info metal3 layer density max: 0.086961 min: 0.000000 avg: 0.022002
info metal4 layer density max: 0.029314 min: 0.000000 avg: 0.017099
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.302634
info metal6 layer density max: 0.020057 min: 0.000000 avg: 0.001017
info metal7 layer density max: 0.049690 min: 0.002385 avg: 0.021789
info metal8 layer density max: 0.040400 min: 0.000000 avg: 0.013593
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 12 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 30% 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 360M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 3665 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 360M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'true'

Setting all clock networks in partition(s) 'sequential_multiplier':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 230   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 11    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 11    | 
-----------------------------------------


Found 11 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 11 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 230 pre-existing "fixed" Sequential leaf cells of clock networks
 230 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition sequential_multiplier.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition sequential_multiplier (started at Tue Jan 3 00:06:27 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1051 | 3045 | 
|-----------------------+------+------|
| To be routed :        | 972  | 2788 | 
|-----------------------+------+------|
|   - signal            | 972  | 2788 | 
|-----------------------+------+------|
| To be skipped :       | 79   | 257  | 
|-----------------------+------+------|
|   - marked dont_route | 12   | 253  | 
|-----------------------+------+------|
|   - less 2 pins       | 66   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 4    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 603  | 
|-----------------------+------|
|   - no any wires      | 369  | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   29 with     86 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 102 core library pins:
 Ideal   :   102 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.1 (0.1 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 16 rows x 12 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 972 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 331X x 450Y
M2:   vertical grid 331X x 450Y
M3: horizontal grid 543X x 450Y
M4:   vertical grid 224X x 450Y
M5: horizontal grid 224X x 225Y
M6:   vertical grid 224X x 292Y
M7: horizontal grid 291X x 79Y
M8:   vertical grid 79X x 79Y
M9: horizontal grid 79X x 39Y
M10:   vertical grid 39X x 39Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1570
Fixed net vias 20352
Core cells 851
Core cells with unique orientation 83: pin objects 1123, obstructions 654
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 130, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 603 nets with global routing
Detected 369 nets without any routing
Detected 1162 wires, 2350 vias
Detected 2788 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 4 5 6 done
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(1) ...
1.000 Changed     1708 of     4558 tested segments in    75 channels. Unresolved     2118 violations and       71 notes
1.001 Changed     1281 of     3913 tested segments in    96 channels. Unresolved     1614 violations and      104 notes
1.002 Changed     1032 of     3397 tested segments in   105 channels. Unresolved     1283 violations and       96 notes
1.003 Changed      859 of     2921 tested segments in   106 channels. Unresolved     1143 violations and       85 notes
1.004 Changed      742 of     2560 tested segments in   105 channels. Unresolved     1028 violations and       92 notes
1.005 Changed      727 of     2442 tested segments in   108 channels. Unresolved      981 violations and       86 notes
1.006 Changed      619 of     2228 tested segments in   105 channels. Unresolved      866 violations and       80 notes
1.007 Changed      582 of     2090 tested segments in   107 channels. Unresolved      839 violations and       84 notes
1.008 Changed      581 of     2015 tested segments in   108 channels. Unresolved      800 violations and       83 notes
1.009 Changed      574 of     1932 tested segments in   101 channels. Unresolved      763 violations and       76 notes
1.010 Changed      500 of     1889 tested segments in   107 channels. Unresolved      708 violations and       80 notes
1.011 Changed      445 of     1695 tested segments in   106 channels. Unresolved      661 violations and       97 notes
1.012 Changed      399 of     1535 tested segments in   102 channels. Unresolved      584 violations and       87 notes
1.013 Changed      351 of     1402 tested segments in   100 channels. Unresolved      557 violations and       97 notes
1.014 Changed      339 of     1322 tested segments in    97 channels. Unresolved      531 violations and      106 notes
1.015 Changed      325 of     1312 tested segments in    96 channels. Unresolved      504 violations and      112 notes
1.016 Changed      293 of     1242 tested segments in   103 channels. Unresolved      467 violations and      118 notes
1.017 Changed      300 of     1221 tested segments in    99 channels. Unresolved      464 violations and      122 notes
1.018 Changed      280 of     1183 tested segments in   105 channels. Unresolved      418 violations and      125 notes
1.019 Changed      231 of     1081 tested segments in    99 channels. Unresolved      404 violations and      121 notes
1.020 Changed      203 of     1000 tested segments in    89 channels. Unresolved      382 violations and      121 notes
1.021 Changed      192 of      921 tested segments in    85 channels. Unresolved      360 violations and      125 notes
1.022 Changed      184 of      899 tested segments in    82 channels. Unresolved      342 violations and      125 notes
1.023 Changed      168 of      853 tested segments in    84 channels. Unresolved      315 violations and      131 notes
1.024 Changed      138 of      767 tested segments in    81 channels. Unresolved      293 violations and      129 notes
1.025 Changed      121 of      710 tested segments in    74 channels. Unresolved      284 violations and      128 notes
1.026 Changed      148 of      707 tested segments in    71 channels. Unresolved      299 violations and      129 notes
1.027 Changed      222 of      790 tested segments in    74 channels. Unresolved      286 violations and      142 notes
1.028 Changed      193 of      890 tested segments in    83 channels. Unresolved      263 violations and      149 notes
1.029 Changed      126 of      725 tested segments in    69 channels. Unresolved      262 violations and      144 notes
1.030 Changed       98 of      532 tested segments in    64 channels. Unresolved      247 violations and      150 notes
1.031 Changed       69 of      377 tested segments in    61 channels. Unresolved      244 violations and      153 notes
1.032 Changed       67 of      315 tested segments in    58 channels. Unresolved      252 violations and      157 notes
1.033 Changed       50 of      256 tested segments in    53 channels. Unresolved      247 violations and      157 notes
1.034 Changed       32 of      165 tested segments in    43 channels. Unresolved      235 violations and      160 notes
1.035 Changed       29 of      115 tested segments in    35 channels. Unresolved      228 violations and      159 notes
1.036 Changed       29 of      100 tested segments in    31 channels. Unresolved      233 violations and      160 notes
1.037 Changed       29 of       87 tested segments in    27 channels. Unresolved      225 violations and      161 notes
1.038 Changed       25 of       76 tested segments in    27 channels. Unresolved      226 violations and      162 notes
1.039 Changed       27 of       71 tested segments in    21 channels. Unresolved      229 violations and      163 notes
1.040 Changed       37 of       96 tested segments in    25 channels. Unresolved      230 violations and      161 notes
1.041 Changed       28 of      100 tested segments in    21 channels. Unresolved      225 violations and      163 notes
1.042 Changed       17 of       86 tested segments in    21 channels. Unresolved      214 violations and      163 notes
1.043 Changed        8 of       46 tested segments in    16 channels. Unresolved      211 violations and      164 notes
1.044 Changed       13 of       36 tested segments in    16 channels. Unresolved      213 violations and      165 notes
1.045 Changed       15 of       40 tested segments in    16 channels. Unresolved      213 violations and      165 notes
1.046 Changed       10 of       42 tested segments in    18 channels. Unresolved      211 violations and      163 notes
1.047 Changed        7 of       31 tested segments in    15 channels. Unresolved      209 violations and      164 notes
1.048 Changed        4 of       22 tested segments in    11 channels. Unresolved      209 violations and      165 notes
1.049 Changed        1 of       18 tested segments in     8 channels. Unresolved      209 violations and      165 notes
1.050 Changed        4 of       17 tested segments in     7 channels. Unresolved      209 violations and      165 notes
1.051 Changed        1 of       13 tested segments in     7 channels. Unresolved      209 violations and      165 notes
1.052 Changed        0 of        9 tested segments in     5 channels. Unresolved      209 violations and      165 notes
1.053 Changed        0 of        1 tested segments in     1 channels. Unresolved      209 violations and      165 notes
1.054 Changed        0 of        0 tested segments in     0 channels. Unresolved      209 violations and      165 notes
Result=end(begin): viols=209(2118), notes=165(71)
Cpu time: 00:01:48, Elapsed time: 00:01:02, Memory: 1.8G

Run(2) ...
2.000 Changed      180 of     5192 tested segments in   112 channels. Unresolved      214 violations and      149 notes
2.001 Changed      149 of      856 tested segments in    85 channels. Unresolved      184 violations and      158 notes
2.002 Changed      115 of      647 tested segments in    82 channels. Unresolved      147 violations and      168 notes
2.003 Changed       85 of      423 tested segments in    68 channels. Unresolved      145 violations and      170 notes
2.004 Changed       59 of      344 tested segments in    65 channels. Unresolved      118 violations and      184 notes
2.005 Changed       62 of      315 tested segments in    59 channels. Unresolved      117 violations and      187 notes
2.006 Changed       45 of      275 tested segments in    57 channels. Unresolved      110 violations and      188 notes
2.007 Changed       52 of      248 tested segments in    57 channels. Unresolved      106 violations and      186 notes
2.008 Changed       39 of      233 tested segments in    54 channels. Unresolved      100 violations and      189 notes
2.009 Changed       39 of      228 tested segments in    53 channels. Unresolved      100 violations and      192 notes
2.010 Changed       36 of      229 tested segments in    53 channels. Unresolved       95 violations and      192 notes
2.011 Changed       35 of      229 tested segments in    54 channels. Unresolved       94 violations and      191 notes
2.012 Changed       43 of      225 tested segments in    52 channels. Unresolved       97 violations and      192 notes
2.013 Changed       54 of      252 tested segments in    51 channels. Unresolved       94 violations and      192 notes
2.014 Changed       76 of      279 tested segments in    53 channels. Unresolved      108 violations and      195 notes
2.015 Changed       87 of      343 tested segments in    65 channels. Unresolved      112 violations and      198 notes
2.016 Changed       66 of      311 tested segments in    66 channels. Unresolved       91 violations and      207 notes
2.017 Changed       64 of      281 tested segments in    55 channels. Unresolved       94 violations and      214 notes
2.018 Changed       57 of      261 tested segments in    58 channels. Unresolved       91 violations and      219 notes
2.019 Changed       63 of      264 tested segments in    56 channels. Unresolved       99 violations and      218 notes
2.020 Changed       72 of      269 tested segments in    61 channels. Unresolved       95 violations and      231 notes
2.021 Changed       61 of      279 tested segments in    56 channels. Unresolved       91 violations and      230 notes
2.022 Changed       53 of      259 tested segments in    54 channels. Unresolved       83 violations and      240 notes
2.023 Changed       28 of      205 tested segments in    52 channels. Unresolved       69 violations and      243 notes
2.024 Changed       27 of      165 tested segments in    45 channels. Unresolved       69 violations and      243 notes
2.025 Changed       33 of      173 tested segments in    46 channels. Unresolved       71 violations and      245 notes
2.026 Changed       37 of      183 tested segments in    42 channels. Unresolved       67 violations and      245 notes
2.027 Changed       38 of      204 tested segments in    48 channels. Unresolved       69 violations and      245 notes
2.028 Changed       44 of      197 tested segments in    44 channels. Unresolved       76 violations and      241 notes
2.029 Changed       26 of      184 tested segments in    44 channels. Unresolved       72 violations and      242 notes
2.030 Changed       29 of      142 tested segments in    40 channels. Unresolved       77 violations and      243 notes
2.031 Changed       28 of      159 tested segments in    45 channels. Unresolved       73 violations and      243 notes
2.032 Changed       21 of      159 tested segments in    45 channels. Unresolved       69 violations and      244 notes
2.033 Changed        9 of      120 tested segments in    41 channels. Unresolved       67 violations and      245 notes
2.034 Changed        3 of       76 tested segments in    34 channels. Unresolved       64 violations and      245 notes
2.035 Changed        2 of       32 tested segments in    12 channels. Unresolved       64 violations and      245 notes
2.036 Changed        1 of       30 tested segments in    13 channels. Unresolved       64 violations and      245 notes
2.037 Changed        3 of       30 tested segments in    12 channels. Unresolved       64 violations and      245 notes
2.038 Changed        4 of       32 tested segments in    13 channels. Unresolved       64 violations and      245 notes
2.039 Changed        3 of       35 tested segments in    15 channels. Unresolved       64 violations and      245 notes
2.040 Changed        4 of       34 tested segments in    15 channels. Unresolved       64 violations and      245 notes
2.041 Changed        3 of       32 tested segments in    13 channels. Unresolved       64 violations and      245 notes
2.042 Changed        4 of       35 tested segments in    14 channels. Unresolved       64 violations and      245 notes
2.043 Changed        5 of       33 tested segments in    12 channels. Unresolved       64 violations and      245 notes
2.044 Changed        3 of       36 tested segments in    16 channels. Unresolved       64 violations and      245 notes
2.045 Changed        3 of       31 tested segments in    15 channels. Unresolved       64 violations and      245 notes
2.046 Changed        5 of       32 tested segments in    15 channels. Unresolved       64 violations and      245 notes
2.047 Changed        4 of       27 tested segments in    12 channels. Unresolved       64 violations and      245 notes
2.048 Changed        1 of       24 tested segments in    12 channels. Unresolved       64 violations and      245 notes
2.049 Changed        3 of       19 tested segments in     9 channels. Unresolved       64 violations and      245 notes
2.050 Changed        5 of       24 tested segments in    13 channels. Unresolved       64 violations and      245 notes
2.051 Changed        3 of       23 tested segments in    12 channels. Unresolved       64 violations and      245 notes
2.052 Changed        3 of       22 tested segments in    10 channels. Unresolved       64 violations and      245 notes
2.053 Changed        3 of       22 tested segments in    12 channels. Unresolved       64 violations and      245 notes
2.054 Changed        3 of       24 tested segments in    13 channels. Unresolved       64 violations and      245 notes
2.055 Changed        3 of       19 tested segments in     9 channels. Unresolved       64 violations and      245 notes
2.056 Changed        0 of       18 tested segments in     9 channels. Unresolved       64 violations and      245 notes
2.057 Changed        1 of       10 tested segments in     7 channels. Unresolved       64 violations and      245 notes
2.058 Changed        1 of       13 tested segments in     8 channels. Unresolved       64 violations and      245 notes
2.059 Changed        1 of        9 tested segments in     6 channels. Unresolved       64 violations and      245 notes
2.060 Changed        0 of        9 tested segments in     5 channels. Unresolved       64 violations and      245 notes
2.061 Changed        0 of        1 tested segments in     1 channels. Unresolved       64 violations and      245 notes
2.062 Changed        0 of        0 tested segments in     0 channels. Unresolved       64 violations and      245 notes
Result=end(begin): viols=64(214), notes=245(149)
Cpu time: 00:00:43, Elapsed time: 00:00:28, Memory: 1.8G

Write routing ...
M1: 2913 vias and 401 wires with length 0.368 (0.007 in non-prefer direction)
M2: 4866 vias and 4326 wires with length 3.844 (0.135 in non-prefer direction)
M3: 310 vias and 2930 wires with length 6.187 (0.033 in non-prefer direction)
M4: 45 vias and 175 wires with length 0.196 (0.018 in non-prefer direction)
M5: 41 vias and 20 wires with length 0.030 (0.000 in non-prefer direction)
M6: 48 vias and 45 wires with length 0.251 (0.001 in non-prefer direction)
M7: 12 vias and 26 wires with length 0.089 (0.000 in non-prefer direction)
M8: 0 vias and 6 wires with length 0.066 (0.001 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 8235 vias and 7929 wires with length 11.031 (0.195 in non-prefer direction)

Total 64 violated segments:
Viol: Stat short - 38
Viol: Stat spacing - 3
Viol: Diffnet short - 17
Viol: Samenet spacing - 6

Total 245 notes:
Note: Offgrid - 122
Note: Fork - 5
Note: Split - 84
Note: Segment orientation - 34

Info: Via overhang - 28
Info: Detour - 5
info UI33: performed track routing for 1 min 30 sec (CPU time: 2 min 32 sec; MEM: RSS - 365M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 365M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'sequential_multiplier'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 3 sec (CPU time: 5 sec; MEM: RSS - 386M, CVMEM - 1781M, PVMEM - 2637M, PRSS - 386M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:08:01 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 386M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:08:01 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 386M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 386M)
---------------------------------------------------------------------------------
|       MCMM variability report for design 'sequential_multiplier' (nano)       |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.2180 | 0.0000 | 0       | 0.0330 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   29 with     86 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1051 | 3045 | 
|-----------------------+------+------|
| To be routed :        | 972  | 2788 | 
|-----------------------+------+------|
|   - signal            | 972  | 2788 | 
|-----------------------+------+------|
| To be skipped :       | 79   | 257  | 
|-----------------------+------+------|
|   - marked dont_route | 12   | 253  | 
|-----------------------+------+------|
|   - less 2 pins       | 66   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 4    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 972  | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 628900 630000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.305608 min: 0.000000 avg: 0.139562
info metal2 layer density max: 0.165132 min: 0.000000 avg: 0.062084
info metal3 layer density max: 0.283529 min: 0.000000 avg: 0.103925
info metal4 layer density max: 0.056686 min: 0.000000 avg: 0.021662
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.303424
info metal6 layer density max: 0.104057 min: 0.000000 avg: 0.006951
info metal7 layer density max: 0.064025 min: 0.002385 avg: 0.027475
info metal8 layer density max: 0.064500 min: 0.000000 avg: 0.017728
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 12 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 386M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 386M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:08:01 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 386M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:08:01 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 386M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 386M)
---------------------------------------------------------------------------------
|       MCMM variability report for design 'sequential_multiplier' (nano)       |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.2180 | 0.0000 | 0       | 0.0330 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                         | 
|------------------------+-------------------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 10m                             | 00h 02m                             | 
|------------------------+-------------------------------------+-------------------------------------|
| cpu_time  (min)        | 0.0013541666666666667d 00.0h 00.0m  | 0.0018402777777777777d 00.0h 00.0m  | 
|------------------------+-------------------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1245                                | 1245                                | 
|------------------------+-------------------------------------+-------------------------------------|
| logic_utilization  (%) | 56.02                               | 56.02                               | 
|------------------------+-------------------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                                 | 0.0                                 | 
|------------------------+-------------------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                                 | 0.0                                 | 
|------------------------+-------------------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                 | 0.0                                 | 
|------------------------+-------------------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                 | 0.0                                 | 
|------------------------+-------------------------------------+-------------------------------------|
| setup_viols            | 0                                   | 0                                   | 
|------------------------+-------------------------------------+-------------------------------------|
| hold_viols             | 0                                   | 0                                   | 
|------------------------+-------------------------------------+-------------------------------------|
| slew_viols             | 65                                  | 65                                  | 
|------------------------+-------------------------------------+-------------------------------------|
| worst_slew  (ps)       | -801.0                              | -801.0                              | 
|------------------------+-------------------------------------+-------------------------------------|
| total_slew  (ps)       | -52.1                               | -52.1                               | 
|------------------------+-------------------------------------+-------------------------------------|
| overflow_edges         | 0                                   |                                     | 
|------------------------+-------------------------------------+-------------------------------------|
| overflow_nodes         | 0                                   |                                     | 
|------------------------+-------------------------------------+-------------------------------------|
| wire_len_total  (mm)   | 7.6                                 | 13.4                                | 
|------------------------+-------------------------------------+-------------------------------------|
| via_count_total        | 2350                                | 9491                                | 
------------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition sequential_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition sequential_multiplier old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 13
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 49 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |==================================================================== 13
4.0119  | 0
8.02381 | 0
12.0357 | 0
16.0476 | 0
20.0595 | 0
24.0714 | 0
28.0833 | 0
32.0952 | 0
36.1071 | 0
40.119  | 0
44.131  |=============== 3
48.1429 |========================== 5
52.1548 |========================================= 8
56.1667 |==================================================== 10
60.1786 |==================== 4
64.1905 |========== 2
68.2024 | 0
72.2143 |=============== 3
76.2262 |===== 1
80.2381 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 00:08:02 2023)
Report 'sequential_multiplier': Design Report
Generated on Tue Jan 3 00:08:02 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 851   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 79    | 9.28       | 
| Inverters      | 76    | 8.93       | 
| Registers      | 234   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 289   | 33.96      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 851   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2050.59                | 56.02           | 
| Buffers, Inverters | 109.326                | 2.98            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3660.16                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1039  | 100        | 
| Orphaned        | 67    | 6.44       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 659   | 63.42      | 
| 2 Fanouts       | 206   | 19.82      | 
| 3-30 Fanouts    | 95    | 9.14       | 
| 30-127 Fanouts  | 12    | 1.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 00:08:02 2023
  
---------------------------------------------------------------------
|                         GR Configuration                          |
|-----------------------+----------+--------+-----------+-----------|
|                       | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------------+----------+--------+-----------+-----------|
| sequential_multiplier | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |============ 2
45  |============ 2
50  |============================================================ 10
55  |======================================================================== 12
60  |======================== 4
65  |============ 2
70  |====== 1
75  |============ 2
80  |====== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design sequential_multiplier.
info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).

WNS:0 TNS:0 TNDD:-1197.0 WHS:0 THS:0 THDD:-865.0 SLEW:-52065 CAP:-0.1 LEAKAGE:0.039255 DYNAMIC:0.600712 AREA:2050.59

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'sequential_multiplier' qualifies for soft timing-driven layer assignment.
info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 TNDD:-1197.0 WHS:0 THS:0 THDD:-865.0 SLEW:-52065 CAP:-0.1 LEAKAGE:0.039255 DYNAMIC:0.600712 AREA:2050.59
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-1197.0 WHS:0 THS:0 THDD:-865.0 SLEW:-52065 CAP:-0.1 LEAKAGE:0.039255 DYNAMIC:0.600712 AREA:2050.59

info OPT3: 65 nets evaluated, 0 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:697m:640k]
info OPT4: Total 65 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:640k]
info OPT225: Completed optimization in postroute mode with MAX SLEW objective and MAX SLEW step in 1 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1781M, PVMEM - 2637M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:-1197.0 WHS:0 THS:0 THDD:-865.0 SLEW:-52065 CAP:-0.1 LEAKAGE:0.039255 DYNAMIC:0.600712 AREA:2050.59
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-1197.0 WHS:0 THS:0 THDD:-865.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.600881 AREA:2051.66

info OPT3: 1 nets evaluated, 1 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:697m:652k]
info OPT4: Total 1 nets evaluated, 1 optimized.
info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:652k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1781M, PVMEM - 2637M)
WNS:0 TNS:0 TNDD:-1197.0 WHS:0 THS:0 THDD:-865.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.600881 AREA:2051.66

info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).


info DUM207: optimize: re-initialized cell-density map for partition sequential_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition sequential_multiplier old max-util 100 new max-util 100.
Report 'sequential_multiplier': Design Report
Generated on Tue Jan 3 00:08:03 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 851   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 79    | 9.28       | 
| Inverters      | 76    | 8.93       | 
| Registers      | 234   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 289   | 33.96      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 851   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2051.66                | 56.05           | 
| Buffers, Inverters | 109.326                | 2.98            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3660.16                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1039  | 100        | 
| Orphaned        | 67    | 6.44       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 659   | 63.42      | 
| 2 Fanouts       | 206   | 19.82      | 
| 3-30 Fanouts    | 95    | 9.14       | 
| 30-127 Fanouts  | 12    | 1.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |=========== 2
45  |=========== 2
50  |================================================= 9
55  |======================================================================== 13
60  |====================== 4
65  |=========== 2
70  |===== 1
75  |=========== 2
80  |===== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 1 sec (CPU time: 1 sec; MEM: RSS - 388M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | tr_opt_drc_0                      | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 10m                            | 00h 02m                            | 00h 00m                           | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.0013541666666666667d 00.0h00.0m  | 0.0018402777777777777d 00.0h00.0m  | 6.944444444444444e-6d 00.0h00.0m  | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1245                               | 1245                               | 1245                              | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| logic_utilization  (%) | 56.02                              | 56.02                              | 56.05                             | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| setup_viols            | 0                                  | 0                                  | 0                                 | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| hold_viols             | 0                                  | 0                                  | 0                                 | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| slew_viols             | 65                                 | 65                                 | 65                                | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| worst_slew  (ps)       | -801.0                             | -801.0                             | -801.0                            | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| total_slew  (ps)       | -52.1                              | -52.1                              | -52.1                             | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| overflow_edges         | 0                                  |                                    |                                   | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| overflow_nodes         | 0                                  |                                    |                                   | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 7.6                                | 13.4                               | 13.4                              | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------|
| via_count_total        | 2350                               | 9491                               | 9491                              | 
----------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 00:08:03 2023)
Report 'sequential_multiplier': Design Report
Generated on Tue Jan 3 00:08:03 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 851   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 79    | 9.28       | 
| Inverters      | 76    | 8.93       | 
| Registers      | 234   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 289   | 33.96      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 851   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2051.66                | 56.05           | 
| Buffers, Inverters | 109.326                | 2.98            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3660.16                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1039  | 100        | 
| Orphaned        | 67    | 6.44       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 659   | 63.42      | 
| 2 Fanouts       | 206   | 19.82      | 
| 3-30 Fanouts    | 95    | 9.14       | 
| 30-127 Fanouts  | 12    | 1.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 00:08:04 2023
  
---------------------------------------------------------------------
|                         GR Configuration                          |
|-----------------------+----------+--------+-----------+-----------|
|                       | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------------+----------+--------+-----------+-----------|
| sequential_multiplier | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |=========== 2
45  |=========== 2
50  |================================================= 9
55  |======================================================================== 13
60  |====================== 4
65  |=========== 2
70  |===== 1
75  |=========== 2
80  |===== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design sequential_multiplier.
info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).

WNS:0 TNS:0 TNDD:-1197.0 WHS:0 THS:0 THDD:-865.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.600881 AREA:2051.66

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'sequential_multiplier' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-1197.0 WHS:0 THS:0 THDD:-865.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.600881 AREA:2051.66

info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).


info DUM207: optimize: re-initialized cell-density map for partition sequential_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition sequential_multiplier old max-util 100 new max-util 100.
Report 'sequential_multiplier': Design Report
Generated on Tue Jan 3 00:08:04 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 851   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 79    | 9.28       | 
| Inverters      | 76    | 8.93       | 
| Registers      | 234   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 289   | 33.96      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 851   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2051.66                | 56.05           | 
| Buffers, Inverters | 109.326                | 2.98            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3660.16                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1039  | 100        | 
| Orphaned        | 67    | 6.44       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 659   | 63.42      | 
| 2 Fanouts       | 206   | 19.82      | 
| 3-30 Fanouts    | 95    | 9.14       | 
| 30-127 Fanouts  | 12    | 1.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |=========== 2
45  |=========== 2
50  |================================================= 9
55  |======================================================================== 13
60  |====================== 4
65  |=========== 2
70  |===== 1
75  |=========== 2
80  |===== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | tr_opt_drc_0                      | tr_opt_tns_0 | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| elapsed_time  (min)    | 00h 10m                            | 00h 02m                            | 00h 00m                           | 00h 00m      | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| cpu_time  (min)        | 0.0013541666666666667d00.0h 00.0m  | 0.0018402777777777777d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| heap_memory  (Mb)      | 1245                               | 1245                               | 1245                              | 1245         | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| logic_utilization  (%) | 56.02                              | 56.02                              | 56.05                             | 56.05        | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0                                | 0.0                               | 0.0          | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0                                | 0.0                               | 0.0          | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| WHS  (ps)              | 0.0                                | 0.0                                | 0.0                               | 0.0          | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| THS  (ns)              | 0.0                                | 0.0                                | 0.0                               | 0.0          | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| setup_viols            | 0                                  | 0                                  | 0                                 | 0            | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| hold_viols             | 0                                  | 0                                  | 0                                 | 0            | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| slew_viols             | 65                                 | 65                                 | 65                                | 65           | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| worst_slew  (ps)       | -801.0                             | -801.0                             | -801.0                            | -801.0       | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| total_slew  (ps)       | -52.1                              | -52.1                              | -52.1                             | -52.1        | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| overflow_edges         | 0                                  |                                    |                                   |              | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| overflow_nodes         | 0                                  |                                    |                                   |              | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| wire_len_total  (mm)   | 7.6                                | 13.4                               | 13.4                              | 13.4         | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------|
| via_count_total        | 2350                               | 9491                               | 9491                              | 9491         | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 640174
info LP: The total power for corner_0_0 corner: 640174
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Tue Jan 3 00:08:05 2023
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   435439 |    165442 |  |  600881 |   39293 |  | 640174 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   435439 |    110805 |  |  546244 |   39293 |  | 585537 |   91.47 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    28696 |      5873 |  |   34569 |     805 |  |  35374 |    5.53 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   406739 |    104932 |  |  511672 |   38488 |  | 550160 |   85.94 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   133910 |     75095 |  |  209006 |   20347 |  | 229352 |   35.83 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   272827 |     29837 |  |  302664 |   18142 |  | 320806 |   50.11 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     54637 |  |   54637 |         |  |  54637 |    8.53 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     20384 |  |   20384 |         |  |  20384 |    3.18 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     15976 |  |   15976 |         |  |  15976 |    2.50 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     34253 |  |   34253 |         |  |  34253 |    5.35 | 
------------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 00:08:05 2023)
Report 'sequential_multiplier': Design Report
Generated on Tue Jan 3 00:08:05 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 851   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 79    | 9.28       | 
| Inverters      | 76    | 8.93       | 
| Registers      | 234   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 289   | 33.96      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 851   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2051.66                | 56.05           | 
| Buffers, Inverters | 109.326                | 2.98            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3660.16                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1039  | 100        | 
| Orphaned        | 67    | 6.44       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 659   | 63.42      | 
| 2 Fanouts       | 206   | 19.82      | 
| 3-30 Fanouts    | 95    | 9.14       | 
| 30-127 Fanouts  | 12    | 1.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 00:08:05 2023
  
---------------------------------------------------------------------
|                         GR Configuration                          |
|-----------------------+----------+--------+-----------+-----------|
|                       | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------------+----------+--------+-----------+-----------|
| sequential_multiplier | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |=========== 2
45  |=========== 2
50  |================================================= 9
55  |======================================================================== 13
60  |====================== 4
65  |=========== 2
70  |===== 1
75  |=========== 2
80  |===== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design sequential_multiplier.
info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).

WNS:0 TNS:0 TNDD:-1197.0 WHS:0 THS:0 THDD:-865.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.600881 AREA:2051.66

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'sequential_multiplier' qualifies for soft timing-driven layer assignment.
info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.600881 AREA:2051.66

info OPT10: optimized 4 targets
SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.600881 AREA:2051.66

info OPT9: total 4 nets optimized
info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:552k]
SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.600881 AREA:2051.66

info OPT10: optimized 8 targets
SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.600881 AREA:2051.66

info OPT9: total 8 nets optimized
info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:548k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1781M, PVMEM - 2637M)
WNS:0 TNS:0 TNDD:-1197.0 WHS:0 THS:0 THDD:-865.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.600881 AREA:2051.66

info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).


info DUM207: optimize: re-initialized cell-density map for partition sequential_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition sequential_multiplier old max-util 100 new max-util 100.
Report 'sequential_multiplier': Design Report
Generated on Tue Jan 3 00:08:05 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 851   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 79    | 9.28       | 
| Inverters      | 76    | 8.93       | 
| Registers      | 234   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 289   | 33.96      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 851   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2051.66                | 56.05           | 
| Buffers, Inverters | 109.326                | 2.98            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3660.16                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1039  | 100        | 
| Orphaned        | 67    | 6.44       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 659   | 63.42      | 
| 2 Fanouts       | 206   | 19.82      | 
| 3-30 Fanouts    | 95    | 9.14       | 
| 30-127 Fanouts  | 12    | 1.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |=========== 2
45  |=========== 2
50  |================================================= 9
55  |======================================================================== 13
60  |====================== 4
65  |=========== 2
70  |===== 1
75  |=========== 2
80  |===== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Tue Jan 3 00:08:06 2023
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   435439 |    165442 |  |  600881 |   39293 |  | 640174 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   435439 |    110805 |  |  546244 |   39293 |  | 585537 |   91.47 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    28696 |      5873 |  |   34569 |     805 |  |  35374 |    5.53 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   406739 |    104932 |  |  511672 |   38488 |  | 550160 |   85.94 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   133910 |     75095 |  |  209006 |   20347 |  | 229352 |   35.83 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   272827 |     29837 |  |  302664 |   18142 |  | 320806 |   50.11 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     54637 |  |   54637 |         |  |  54637 |    8.53 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     20384 |  |   20384 |         |  |  20384 |    3.18 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     15976 |  |   15976 |         |  |  15976 |    2.50 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     34253 |  |   34253 |         |  |  34253 |    5.35 | 
------------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 12
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:08:06 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_power_0                                       | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| elapsed_time  (min)    | 00h 10m                            | 00h 02m                            | 00h 00m                           | 00h 00m      | 00h 00m                                              | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| cpu_time  (min)        | 0.0013541666666666667d00.0h 00.0m  | 0.0018402777777777777d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 2.0833333333333333e-5d0-6.167905692361981e-20h00.0m  | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| heap_memory  (Mb)      | 1245                               | 1245                               | 1245                              | 1245         | 1245                                                 | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| logic_utilization  (%) | 56.02                              | 56.02                              | 56.05                             | 56.05        | 56.05                                                | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                | 0.0                               | 0.0          | 0.0                                                  | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                | 0.0                               | 0.0          | 0.0                                                  | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                | 0.0                               | 0.0          | 0.0                                                  | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                | 0.0                               | 0.0          | 0.0                                                  | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| setup_viols            | 0                                  | 0                                  | 0                                 | 0            | 0                                                    | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| hold_viols             | 0                                  | 0                                  | 0                                 | 0            | 0                                                    | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| slew_viols             | 65                                 | 65                                 | 65                                | 65           | 65                                                   | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| worst_slew  (ps)       | -801.0                             | -801.0                             | -801.0                            | -801.0       | -801.0                                               | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| total_slew  (ps)       | -52.1                              | -52.1                              | -52.1                             | -52.1        | -52.1                                                | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| overflow_edges         | 0                                  |                                    |                                   |              |                                                      | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| overflow_nodes         | 0                                  |                                    |                                   |              |                                                      | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| wire_len_total  (mm)   | 7.6                                | 13.4                               | 13.4                              | 13.4         | 13.4                                                 | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------|
| via_count_total        | 2350                               | 9491                               | 9491                              | 9491         | 9491                                                 | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 00:08:06 2023)
Report 'sequential_multiplier': Design Report
Generated on Tue Jan 3 00:08:06 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 851   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 79    | 9.28       | 
| Inverters      | 76    | 8.93       | 
| Registers      | 234   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 289   | 33.96      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 851   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2051.66                | 56.05           | 
| Buffers, Inverters | 109.326                | 2.98            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3660.16                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1039  | 100        | 
| Orphaned        | 67    | 6.44       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 659   | 63.42      | 
| 2 Fanouts       | 206   | 19.82      | 
| 3-30 Fanouts    | 95    | 9.14       | 
| 30-127 Fanouts  | 12    | 1.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 00:08:07 2023
  
---------------------------------------------------------------------
|                         GR Configuration                          |
|-----------------------+----------+--------+-----------+-----------|
|                       | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------------+----------+--------+-----------+-----------|
| sequential_multiplier | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |=========== 2
45  |=========== 2
50  |================================================= 9
55  |======================================================================== 13
60  |====================== 4
65  |=========== 2
70  |===== 1
75  |=========== 2
80  |===== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design sequential_multiplier.
info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).

WNS:0 TNS:0 TNDD:-1197.0 WHS:0 THS:0 THDD:-865.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.600881 AREA:2051.66

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'sequential_multiplier' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-1197.0 WHS:0 THS:0 THDD:-865.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.600881 AREA:2051.66

info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).


info DUM207: optimize: re-initialized cell-density map for partition sequential_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition sequential_multiplier old max-util 100 new max-util 100.
Report 'sequential_multiplier': Design Report
Generated on Tue Jan 3 00:08:07 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 851   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 79    | 9.28       | 
| Inverters      | 76    | 8.93       | 
| Registers      | 234   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 289   | 33.96      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 851   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2051.66                | 56.05           | 
| Buffers, Inverters | 109.326                | 2.98            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3660.16                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1039  | 100        | 
| Orphaned        | 67    | 6.44       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 659   | 63.42      | 
| 2 Fanouts       | 206   | 19.82      | 
| 3-30 Fanouts    | 95    | 9.14       | 
| 30-127 Fanouts  | 12    | 1.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |=========== 2
45  |=========== 2
50  |================================================= 9
55  |======================================================================== 13
60  |====================== 4
65  |=========== 2
70  |===== 1
75  |=========== 2
80  |===== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_power_0                                       | tr_opt_wns_0 | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| elapsed_time  (min)    | 00h 10m                            | 00h 02m                            | 00h 00m                           | 00h 00m      | 00h 00m                                              | 00h 00m      | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| cpu_time  (min)        | 0.0013541666666666667d00.0h 00.0m  | 0.0018402777777777777d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 2.0833333333333333e-5d0-6.167905692361981e-20h00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| heap_memory  (Mb)      | 1245                               | 1245                               | 1245                              | 1245         | 1245                                                 | 1245         | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| logic_utilization  (%) | 56.02                              | 56.02                              | 56.05                             | 56.05        | 56.05                                                | 56.05        | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0                                | 0.0                               | 0.0          | 0.0                                                  | 0.0          | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0                                | 0.0                               | 0.0          | 0.0                                                  | 0.0          | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| WHS  (ps)              | 0.0                                | 0.0                                | 0.0                               | 0.0          | 0.0                                                  | 0.0          | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| THS  (ns)              | 0.0                                | 0.0                                | 0.0                               | 0.0          | 0.0                                                  | 0.0          | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| setup_viols            | 0                                  | 0                                  | 0                                 | 0            | 0                                                    | 0            | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| hold_viols             | 0                                  | 0                                  | 0                                 | 0            | 0                                                    | 0            | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| slew_viols             | 65                                 | 65                                 | 65                                | 65           | 65                                                   | 65           | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| worst_slew  (ps)       | -801.0                             | -801.0                             | -801.0                            | -801.0       | -801.0                                               | -801.0       | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| total_slew  (ps)       | -52.1                              | -52.1                              | -52.1                             | -52.1        | -52.1                                                | -52.1        | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| overflow_edges         | 0                                  |                                    |                                   |              |                                                      |              | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| overflow_nodes         | 0                                  |                                    |                                   |              |                                                      |              | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| wire_len_total  (mm)   | 7.6                                | 13.4                               | 13.4                              | 13.4         | 13.4                                                 | 13.4         | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------|
| via_count_total        | 2350                               | 9491                               | 9491                              | 9491         | 9491                                                 | 9491         | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 00:08:07 2023)
Report 'sequential_multiplier': Design Report
Generated on Tue Jan 3 00:08:07 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 851   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 79    | 9.28       | 
| Inverters      | 76    | 8.93       | 
| Registers      | 234   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 289   | 33.96      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 851   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2051.66                | 56.05           | 
| Buffers, Inverters | 109.326                | 2.98            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3660.16                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1039  | 100        | 
| Orphaned        | 67    | 6.44       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 659   | 63.42      | 
| 2 Fanouts       | 206   | 19.82      | 
| 3-30 Fanouts    | 95    | 9.14       | 
| 30-127 Fanouts  | 12    | 1.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 00:08:07 2023
  
---------------------------------------------------------------------
|                         GR Configuration                          |
|-----------------------+----------+--------+-----------+-----------|
|                       | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------------+----------+--------+-----------+-----------|
| sequential_multiplier | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |=========== 2
45  |=========== 2
50  |================================================= 9
55  |======================================================================== 13
60  |====================== 4
65  |=========== 2
70  |===== 1
75  |=========== 2
80  |===== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design sequential_multiplier.
info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).

WNS:0 TNS:0 TNDD:-1197.0 WHS:0 THS:0 THDD:-865.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.600881 AREA:2051.66

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'sequential_multiplier' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-1197.0 WHS:0 THS:0 THDD:-865.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.600881 AREA:2051.66

info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).


info DUM207: optimize: re-initialized cell-density map for partition sequential_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition sequential_multiplier old max-util 100 new max-util 100.
Report 'sequential_multiplier': Design Report
Generated on Tue Jan 3 00:08:08 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 851   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 79    | 9.28       | 
| Inverters      | 76    | 8.93       | 
| Registers      | 234   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 289   | 33.96      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 851   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2051.66                | 56.05           | 
| Buffers, Inverters | 109.326                | 2.98            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3660.16                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1039  | 100        | 
| Orphaned        | 67    | 6.44       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 659   | 63.42      | 
| 2 Fanouts       | 206   | 19.82      | 
| 3-30 Fanouts    | 95    | 9.14       | 
| 30-127 Fanouts  | 12    | 1.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |=========== 2
45  |=========== 2
50  |================================================= 9
55  |======================================================================== 13
60  |====================== 4
65  |=========== 2
70  |===== 1
75  |=========== 2
80  |===== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_power_0                                       | tr_opt_wns_0 | tr_opt_hold_0                      | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| elapsed_time  (min)    | 00h 10m                            | 00h 02m                            | 00h 00m                           | 00h 00m      | 00h 00m                                              | 00h 00m      | 00h 00m                            | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| cpu_time  (min)        | 0.0013541666666666667d00.0h 00.0m  | 0.0018402777777777777d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 2.0833333333333333e-5d0-6.167905692361981e-20h00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| heap_memory  (Mb)      | 1245                               | 1245                               | 1245                              | 1245         | 1245                                                 | 1245         | 1245                               | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| logic_utilization  (%) | 56.02                              | 56.02                              | 56.05                             | 56.05        | 56.05                                                | 56.05        | 56.05                              | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                | 0.0                               | 0.0          | 0.0                                                  | 0.0          | 0.0                                | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                | 0.0                               | 0.0          | 0.0                                                  | 0.0          | 0.0                                | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                | 0.0                               | 0.0          | 0.0                                                  | 0.0          | 0.0                                | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                | 0.0                               | 0.0          | 0.0                                                  | 0.0          | 0.0                                | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| setup_viols            | 0                                  | 0                                  | 0                                 | 0            | 0                                                    | 0            | 0                                  | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| hold_viols             | 0                                  | 0                                  | 0                                 | 0            | 0                                                    | 0            | 0                                  | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| slew_viols             | 65                                 | 65                                 | 65                                | 65           | 65                                                   | 65           | 65                                 | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| worst_slew  (ps)       | -801.0                             | -801.0                             | -801.0                            | -801.0       | -801.0                                               | -801.0       | -801.0                             | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| total_slew  (ps)       | -52.1                              | -52.1                              | -52.1                             | -52.1        | -52.1                                                | -52.1        | -52.1                              | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| overflow_edges         | 0                                  |                                    |                                   |              |                                                      |              |                                    | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| overflow_nodes         | 0                                  |                                    |                                   |              |                                                      |              |                                    | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| wire_len_total  (mm)   | 7.6                                | 13.4                               | 13.4                              | 13.4         | 13.4                                                 | 13.4         | 13.4                               | 
|------------------------+------------------------------------+------------------------------------+-----------------------------------+--------------+------------------------------------------------------+--------------+------------------------------------|
| via_count_total        | 2350                               | 9491                               | 9491                              | 9491         | 9491                                                 | 9491         | 9491                               | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:08:09 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:08:09 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
---------------------------------------------------------------------------------
|       MCMM variability report for design 'sequential_multiplier' (nano)       |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.2180 | 0.0000 | 0       | 0.0330 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition sequential_multiplier (started at Tue Jan 3 00:08:09 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 610 movable and 241 fixed cells in partition sequential_multiplier
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 170 cut rows, with average utilization 37.8201%, utilization with cell bloats 37.8201%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 610, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 610                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition sequential_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition sequential_multiplier with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '2' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 00:08:09 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1037       | 3         | 3    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 4    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 12         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-----------------------------------------------
| LVS open distance distribution (nanometers) |
|--------+---------------+-------+------------|
|        | Total: 120.00 | 0.00  | 60.00      | 
|--------+---------------+-------+------------|
| % open | 100           | 33.33 | 66.67      | 
|--------+---------------+-------+------------|
| # open | 3             | 1     | 2          | 
-----------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 628900 630000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.305608 min: 0.000000 avg: 0.139633
info metal2 layer density max: 0.165132 min: 0.000000 avg: 0.062084
info metal3 layer density max: 0.283529 min: 0.000000 avg: 0.103925
info metal4 layer density max: 0.056686 min: 0.000000 avg: 0.021662
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.303424
info metal6 layer density max: 0.104057 min: 0.000000 avg: 0.006951
info metal7 layer density max: 0.064025 min: 0.002385 avg: 0.027475
info metal8 layer density max: 0.064500 min: 0.000000 avg: 0.017728
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 12 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:08:09 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:08:09 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
---------------------------------------------------------------------------------
|       MCMM variability report for design 'sequential_multiplier' (nano)       |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.2180 | 0.0000 | 0       | 0.0330 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 3665 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 389M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


warning UI705: 'get_property -name' specified value was ignored.
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'sequential_multiplier':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 230   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 11    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 11    | 
-----------------------------------------


Found 11 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 11 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 230 pre-existing "fixed" Sequential leaf cells of clock networks
 230 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition sequential_multiplier.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition sequential_multiplier (started at Tue Jan 3 00:08:09 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1051 | 3045 | 
|-----------------------+------+------|
| To be routed :        | 972  | 2788 | 
|-----------------------+------+------|
|   - signal            | 972  | 2788 | 
|-----------------------+------+------|
| To be skipped :       | 79   | 257  | 
|-----------------------+------+------|
|   - marked dont_route | 12   | 253  | 
|-----------------------+------+------|
|   - less 2 pins       | 66   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 4    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 972  | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 972  | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   30 with    120 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 107 core library pins:
 Ideal   :   107 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 16 rows x 12 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 972 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 331X x 450Y
M2:   vertical grid 331X x 450Y
M3: horizontal grid 543X x 450Y
M4:   vertical grid 224X x 450Y
M5: horizontal grid 224X x 225Y
M6:   vertical grid 224X x 292Y
M7: horizontal grid 291X x 79Y
M8:   vertical grid 79X x 79Y
M9: horizontal grid 79X x 39Y
M10:   vertical grid 39X x 39Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1570
Fixed net vias 20352
Core cells 851
Core cells with unique orientation 83: pin objects 1132, obstructions 654
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 130, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 369 nets with detail routing
Detected 603 nets with mixed global and detail routing
Detected 9091 wires, 10585 vias
Detected 2788 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 done
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed        4 of     7940 tested segments in   133 channels. Unresolved       68 violations and      254 notes
1.001 Changed        0 of      377 tested segments in    73 channels. Unresolved       65 violations and      253 notes
1.002 Changed        0 of      123 tested segments in    41 channels. Unresolved       65 violations and      250 notes
1.003 Changed       31 of      139 tested segments in    41 channels. Unresolved       67 violations and      250 notes
1.004 Changed       19 of      123 tested segments in    42 channels. Unresolved       70 violations and      250 notes
1.005 Changed       18 of      130 tested segments in    42 channels. Unresolved       69 violations and      249 notes
1.006 Changed       26 of      106 tested segments in    39 channels. Unresolved       62 violations and      249 notes
1.007 Changed       34 of      122 tested segments in    41 channels. Unresolved       67 violations and      248 notes
1.008 Changed       30 of      144 tested segments in    40 channels. Unresolved       68 violations and      250 notes
1.009 Changed       24 of      123 tested segments in    43 channels. Unresolved       62 violations and      250 notes
1.010 Changed       16 of      118 tested segments in    39 channels. Unresolved       65 violations and      250 notes
1.011 Changed       22 of      120 tested segments in    40 channels. Unresolved       65 violations and      250 notes
1.012 Changed       23 of      112 tested segments in    40 channels. Unresolved       64 violations and      250 notes
1.013 Changed       27 of      120 tested segments in    41 channels. Unresolved       69 violations and      250 notes
1.014 Changed       32 of      139 tested segments in    43 channels. Unresolved       74 violations and      250 notes
1.015 Changed       25 of      126 tested segments in    44 channels. Unresolved       64 violations and      248 notes
1.016 Changed       26 of      120 tested segments in    41 channels. Unresolved       64 violations and      247 notes
1.017 Changed       35 of      126 tested segments in    41 channels. Unresolved       65 violations and      249 notes
1.018 Changed       43 of      165 tested segments in    47 channels. Unresolved       72 violations and      252 notes
1.019 Changed       43 of      152 tested segments in    44 channels. Unresolved       68 violations and      255 notes
1.020 Changed       35 of      147 tested segments in    45 channels. Unresolved       70 violations and      256 notes
1.021 Changed       42 of      145 tested segments in    45 channels. Unresolved       64 violations and      257 notes
1.022 Changed       29 of      149 tested segments in    44 channels. Unresolved       67 violations and      256 notes
1.023 Changed       35 of      138 tested segments in    44 channels. Unresolved       64 violations and      256 notes
1.024 Changed       22 of      147 tested segments in    45 channels. Unresolved       66 violations and      255 notes
1.025 Changed       34 of      133 tested segments in    43 channels. Unresolved       65 violations and      256 notes
1.026 Changed       23 of      147 tested segments in    47 channels. Unresolved       67 violations and      256 notes
1.027 Changed       34 of      140 tested segments in    47 channels. Unresolved       64 violations and      256 notes
1.028 Changed       34 of      166 tested segments in    48 channels. Unresolved       71 violations and      257 notes
1.029 Changed       34 of      147 tested segments in    46 channels. Unresolved       58 violations and      260 notes
1.030 Changed       26 of      134 tested segments in    44 channels. Unresolved       61 violations and      259 notes
1.031 Changed       33 of      134 tested segments in    47 channels. Unresolved       62 violations and      259 notes
1.032 Changed       23 of      139 tested segments in    46 channels. Unresolved       65 violations and      258 notes
1.033 Changed       19 of      118 tested segments in    44 channels. Unresolved       67 violations and      257 notes
1.034 Changed       10 of       94 tested segments in    37 channels. Unresolved       68 violations and      257 notes
1.035 Changed       11 of       70 tested segments in    28 channels. Unresolved       68 violations and      256 notes
1.036 Changed        9 of       64 tested segments in    28 channels. Unresolved       64 violations and      256 notes
1.037 Changed        4 of       52 tested segments in    24 channels. Unresolved       63 violations and      256 notes
1.038 Changed        3 of       45 tested segments in    20 channels. Unresolved       63 violations and      257 notes
1.039 Changed        2 of       31 tested segments in    18 channels. Unresolved       63 violations and      257 notes
1.040 Changed        1 of       21 tested segments in    14 channels. Unresolved       63 violations and      257 notes
1.041 Changed        0 of       11 tested segments in    10 channels. Unresolved       63 violations and      257 notes
1.042 Changed        0 of        7 tested segments in     6 channels. Unresolved       63 violations and      257 notes
1.043 Changed        0 of        7 tested segments in     6 channels. Unresolved       63 violations and      257 notes
1.044 Changed        0 of        7 tested segments in     6 channels. Unresolved       63 violations and      257 notes
1.045 Changed        1 of        7 tested segments in     5 channels. Unresolved       63 violations and      257 notes
1.046 Changed        0 of        7 tested segments in     5 channels. Unresolved       63 violations and      257 notes
1.047 Changed        0 of        7 tested segments in     5 channels. Unresolved       63 violations and      257 notes
1.048 Changed        1 of        4 tested segments in     3 channels. Unresolved       63 violations and      257 notes
1.049 Changed        0 of        5 tested segments in     4 channels. Unresolved       63 violations and      257 notes
1.050 Changed        0 of        3 tested segments in     2 channels. Unresolved       63 violations and      257 notes
1.051 Changed        0 of        3 tested segments in     2 channels. Unresolved       63 violations and      257 notes
1.052 Changed        0 of        3 tested segments in     2 channels. Unresolved       63 violations and      257 notes
1.053 Changed        0 of        3 tested segments in     2 channels. Unresolved       63 violations and      257 notes
1.054 Changed        0 of        3 tested segments in     2 channels. Unresolved       63 violations and      257 notes
1.055 Changed        0 of        3 tested segments in     2 channels. Unresolved       63 violations and      257 notes
1.056 Changed        0 of        3 tested segments in     2 channels. Unresolved       63 violations and      257 notes
1.057 Changed        0 of        3 tested segments in     2 channels. Unresolved       63 violations and      257 notes
1.058 Changed        0 of        3 tested segments in     2 channels. Unresolved       63 violations and      257 notes
1.059 Changed        0 of        3 tested segments in     2 channels. Unresolved       63 violations and      257 notes
1.060 Changed        0 of        3 tested segments in     2 channels. Unresolved       63 violations and      257 notes
1.061 Changed        2 of        3 tested segments in     2 channels. Unresolved       63 violations and      257 notes
1.062 Changed        2 of       12 tested segments in     4 channels. Unresolved       66 violations and      257 notes
1.063 Changed        1 of       16 tested segments in     7 channels. Unresolved       65 violations and      257 notes
1.064 Changed        0 of        3 tested segments in     3 channels. Unresolved       63 violations and      257 notes
1.065 Changed        0 of        0 tested segments in     0 channels. Unresolved       63 violations and      257 notes
Result=end(begin): viols=63(68), notes=257(254)
Cpu time: 00:00:16, Elapsed time: 00:00:11, Memory: 1.8G

Run(2) ...
2.000 Changed       19 of      869 tested segments in    75 channels. Unresolved       64 violations and      254 notes
2.001 Changed       31 of      371 tested segments in    74 channels. Unresolved       66 violations and      255 notes
2.002 Changed       39 of      385 tested segments in    75 channels. Unresolved       67 violations and      255 notes
2.003 Changed       50 of      159 tested segments in    48 channels. Unresolved       72 violations and      256 notes
2.004 Changed       32 of      160 tested segments in    47 channels. Unresolved       78 violations and      255 notes
2.005 Changed       36 of      146 tested segments in    45 channels. Unresolved       75 violations and      256 notes
2.006 Changed       28 of      132 tested segments in    43 channels. Unresolved       74 violations and      255 notes
2.007 Changed       35 of      140 tested segments in    45 channels. Unresolved       77 violations and      255 notes
2.008 Changed       33 of      139 tested segments in    43 channels. Unresolved       68 violations and      256 notes
2.009 Changed       29 of      130 tested segments in    43 channels. Unresolved       69 violations and      257 notes
2.010 Changed       32 of      143 tested segments in    43 channels. Unresolved       70 violations and      256 notes
2.011 Changed       32 of      143 tested segments in    44 channels. Unresolved       69 violations and      260 notes
2.012 Changed       39 of      139 tested segments in    44 channels. Unresolved       73 violations and      258 notes
2.013 Changed       33 of      149 tested segments in    45 channels. Unresolved       68 violations and      259 notes
2.014 Changed       36 of      148 tested segments in    45 channels. Unresolved       71 violations and      257 notes
2.015 Changed       34 of      157 tested segments in    45 channels. Unresolved       69 violations and      260 notes
2.016 Changed       25 of      144 tested segments in    45 channels. Unresolved       68 violations and      258 notes
2.017 Changed       28 of      132 tested segments in    44 channels. Unresolved       65 violations and      259 notes
2.018 Changed       19 of      129 tested segments in    41 channels. Unresolved       63 violations and      257 notes
2.019 Changed       26 of      128 tested segments in    41 channels. Unresolved       66 violations and      256 notes
2.020 Changed       22 of      136 tested segments in    42 channels. Unresolved       66 violations and      256 notes
2.021 Changed       26 of      137 tested segments in    43 channels. Unresolved       68 violations and      258 notes
2.022 Changed       21 of      131 tested segments in    42 channels. Unresolved       63 violations and      257 notes
2.023 Changed       31 of      135 tested segments in    46 channels. Unresolved       63 violations and      265 notes
2.024 Changed       22 of      131 tested segments in    43 channels. Unresolved       58 violations and      265 notes
2.025 Changed       15 of      101 tested segments in    38 channels. Unresolved       55 violations and      265 notes
2.026 Changed       12 of       99 tested segments in    37 channels. Unresolved       55 violations and      265 notes
2.027 Changed       16 of       98 tested segments in    37 channels. Unresolved       55 violations and      264 notes
2.028 Changed       13 of      102 tested segments in    37 channels. Unresolved       55 violations and      264 notes
2.029 Changed       14 of       98 tested segments in    37 channels. Unresolved       55 violations and      264 notes
2.030 Changed       14 of      102 tested segments in    38 channels. Unresolved       55 violations and      264 notes
2.031 Changed       14 of       99 tested segments in    37 channels. Unresolved       55 violations and      264 notes
2.032 Changed        8 of      103 tested segments in    38 channels. Unresolved       55 violations and      264 notes
2.033 Changed        9 of       91 tested segments in    34 channels. Unresolved       55 violations and      265 notes
2.034 Changed        3 of       74 tested segments in    32 channels. Unresolved       55 violations and      265 notes
2.035 Changed        0 of       26 tested segments in    10 channels. Unresolved       55 violations and      265 notes
2.036 Changed        2 of       15 tested segments in     8 channels. Unresolved       55 violations and      265 notes
2.037 Changed        1 of       18 tested segments in     9 channels. Unresolved       55 violations and      265 notes
2.038 Changed        1 of       16 tested segments in     8 channels. Unresolved       55 violations and      265 notes
2.039 Changed        1 of       14 tested segments in     7 channels. Unresolved       55 violations and      265 notes
2.040 Changed        2 of       13 tested segments in     8 channels. Unresolved       55 violations and      265 notes
2.041 Changed        0 of       12 tested segments in     6 channels. Unresolved       55 violations and      265 notes
2.042 Changed        1 of       10 tested segments in     6 channels. Unresolved       55 violations and      265 notes
2.043 Changed        1 of       11 tested segments in     6 channels. Unresolved       55 violations and      265 notes
2.044 Changed        2 of       12 tested segments in     7 channels. Unresolved       55 violations and      265 notes
2.045 Changed        0 of       12 tested segments in     6 channels. Unresolved       55 violations and      265 notes
2.046 Changed        2 of       10 tested segments in     6 channels. Unresolved       55 violations and      265 notes
2.047 Changed        0 of       11 tested segments in     6 channels. Unresolved       55 violations and      265 notes
2.048 Changed        2 of        7 tested segments in     4 channels. Unresolved       55 violations and      265 notes
2.049 Changed        0 of       10 tested segments in     5 channels. Unresolved       55 violations and      265 notes
2.050 Changed        1 of        7 tested segments in     4 channels. Unresolved       55 violations and      265 notes
2.051 Changed        2 of       10 tested segments in     5 channels. Unresolved       55 violations and      264 notes
2.052 Changed        2 of       14 tested segments in     6 channels. Unresolved       55 violations and      264 notes
2.053 Changed        0 of        9 tested segments in     4 channels. Unresolved       55 violations and      266 notes
2.054 Changed        0 of        2 tested segments in     2 channels. Unresolved       55 violations and      266 notes
2.055 Changed        0 of        0 tested segments in     0 channels. Unresolved       55 violations and      266 notes
Result=end(begin): viols=55(64), notes=266(254)
Cpu time: 00:00:24, Elapsed time: 00:00:16, Memory: 1.8G

Run(3) ...
3.000 Changed       17 of      935 tested segments in    79 channels. Unresolved       54 violations and      265 notes
3.001 Changed       35 of      371 tested segments in    71 channels. Unresolved       57 violations and      265 notes
3.002 Changed       36 of      368 tested segments in    73 channels. Unresolved       55 violations and      266 notes
3.003 Changed       59 of      399 tested segments in    74 channels. Unresolved       59 violations and      264 notes
3.004 Changed       37 of      148 tested segments in    46 channels. Unresolved       59 violations and      265 notes
3.005 Changed       48 of      151 tested segments in    46 channels. Unresolved       58 violations and      265 notes
3.006 Changed       38 of      138 tested segments in    47 channels. Unresolved       53 violations and      268 notes
3.007 Changed       37 of      136 tested segments in    47 channels. Unresolved       62 violations and      268 notes
3.008 Changed       37 of      118 tested segments in    44 channels. Unresolved       54 violations and      269 notes
3.009 Changed       50 of      138 tested segments in    48 channels. Unresolved       59 violations and      269 notes
3.010 Changed       50 of      146 tested segments in    47 channels. Unresolved       59 violations and      265 notes
3.011 Changed       52 of      149 tested segments in    46 channels. Unresolved       60 violations and      266 notes
3.012 Changed       54 of      163 tested segments in    47 channels. Unresolved       64 violations and      267 notes
3.013 Changed       36 of      151 tested segments in    48 channels. Unresolved       54 violations and      266 notes
3.014 Changed       33 of      129 tested segments in    43 channels. Unresolved       56 violations and      268 notes
3.015 Changed       34 of      127 tested segments in    43 channels. Unresolved       60 violations and      269 notes
3.016 Changed       33 of      124 tested segments in    41 channels. Unresolved       58 violations and      269 notes
3.017 Changed       36 of      133 tested segments in    42 channels. Unresolved       55 violations and      274 notes
3.018 Changed       25 of      125 tested segments in    43 channels. Unresolved       56 violations and      272 notes
3.019 Changed       26 of      127 tested segments in    44 channels. Unresolved       59 violations and      272 notes
3.020 Changed       33 of      144 tested segments in    46 channels. Unresolved       63 violations and      274 notes
3.021 Changed       26 of      139 tested segments in    45 channels. Unresolved       59 violations and      276 notes
3.022 Changed       26 of      131 tested segments in    44 channels. Unresolved       63 violations and      275 notes
3.023 Changed       22 of      131 tested segments in    46 channels. Unresolved       57 violations and      275 notes
3.024 Changed       18 of      100 tested segments in    40 channels. Unresolved       55 violations and      275 notes
3.025 Changed       21 of      107 tested segments in    40 channels. Unresolved       56 violations and      275 notes
3.026 Changed       18 of      112 tested segments in    43 channels. Unresolved       56 violations and      278 notes
3.027 Changed       17 of      110 tested segments in    42 channels. Unresolved       56 violations and      282 notes
3.028 Changed       13 of       95 tested segments in    40 channels. Unresolved       55 violations and      280 notes
3.029 Changed       13 of       88 tested segments in    38 channels. Unresolved       54 violations and      280 notes
3.030 Changed        8 of       88 tested segments in    40 channels. Unresolved       54 violations and      281 notes
3.031 Changed        8 of       81 tested segments in    36 channels. Unresolved       54 violations and      280 notes
3.032 Changed        7 of       72 tested segments in    33 channels. Unresolved       54 violations and      280 notes
3.033 Changed        4 of       69 tested segments in    33 channels. Unresolved       54 violations and      280 notes
3.034 Changed        5 of       52 tested segments in    30 channels. Unresolved       54 violations and      280 notes
3.035 Changed        4 of       33 tested segments in    16 channels. Unresolved       54 violations and      280 notes
3.036 Changed        3 of       25 tested segments in    13 channels. Unresolved       54 violations and      280 notes
3.037 Changed        2 of       20 tested segments in    12 channels. Unresolved       54 violations and      281 notes
3.038 Changed        1 of       11 tested segments in     8 channels. Unresolved       54 violations and      280 notes
3.039 Changed        0 of       10 tested segments in     7 channels. Unresolved       54 violations and      280 notes
3.040 Changed        1 of        7 tested segments in     7 channels. Unresolved       54 violations and      280 notes
3.041 Changed        0 of        9 tested segments in     6 channels. Unresolved       54 violations and      280 notes
3.042 Changed        1 of        4 tested segments in     4 channels. Unresolved       54 violations and      280 notes
3.043 Changed        0 of        6 tested segments in     3 channels. Unresolved       54 violations and      280 notes
3.044 Changed        0 of        1 tested segments in     1 channels. Unresolved       54 violations and      280 notes
3.045 Changed        0 of        0 tested segments in     0 channels. Unresolved       54 violations and      280 notes
Result=end(begin): viols=54(54), notes=280(265)
Drc convergence rate is 2%
Not enough improvement on this run. Stop.
Cpu time: 00:00:28, Elapsed time: 00:00:17, Memory: 1.8G

Write routing ...
M1: 2916 vias and 397 wires with length 0.365 (0.009 in non-prefer direction)
M2: 4876 vias and 4332 wires with length 3.848 (0.137 in non-prefer direction)
M3: 320 vias and 2948 wires with length 6.200 (0.033 in non-prefer direction)
M4: 45 vias and 183 wires with length 0.205 (0.020 in non-prefer direction)
M5: 41 vias and 20 wires with length 0.030 (0.000 in non-prefer direction)
M6: 48 vias and 45 wires with length 0.251 (0.001 in non-prefer direction)
M7: 12 vias and 26 wires with length 0.089 (0.000 in non-prefer direction)
M8: 0 vias and 6 wires with length 0.066 (0.001 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 8258 vias and 7957 wires with length 11.055 (0.202 in non-prefer direction)

Total 54 violated segments:
Viol: Stat short - 33
Viol: Stat spacing - 3
Viol: Diffnet short - 12
Viol: Samenet spacing - 6

Total 280 notes:
Note: Wire in port - 1
Note: Offgrid - 142
Note: Fork - 5
Note: Split - 91
Note: Segment orientation - 41

Info: Via overhang - 27
Info: Detour - 5
info UI33: performed track routing for 44 sec (CPU time: 1 min 8 sec; MEM: RSS - 393M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 393M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'sequential_multiplier'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 4 sec; MEM: RSS - 391M, CVMEM - 1781M, PVMEM - 2637M, PRSS - 393M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:08:57 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 393M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:08:57 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 393M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 393M)
-----------------------------------------------------------------------------
|     MCMM variability report for design 'sequential_multiplier' (nano)     |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.2180 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   30 with    120 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1051 | 3045 | 
|-----------------------+------+------|
| To be routed :        | 972  | 2788 | 
|-----------------------+------+------|
|   - signal            | 972  | 2788 | 
|-----------------------+------+------|
| To be skipped :       | 79   | 257  | 
|-----------------------+------+------|
|   - marked dont_route | 12   | 253  | 
|-----------------------+------+------|
|   - less 2 pins       | 66   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 4    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 972  | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 628900 630000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.305608 min: 0.000000 avg: 0.139603
info metal2 layer density max: 0.170985 min: 0.000000 avg: 0.062146
info metal3 layer density max: 0.283529 min: 0.000000 avg: 0.104089
info metal4 layer density max: 0.056686 min: 0.000000 avg: 0.021879
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.303424
info metal6 layer density max: 0.104057 min: 0.000000 avg: 0.006951
info metal7 layer density max: 0.064025 min: 0.002385 avg: 0.027475
info metal8 layer density max: 0.064500 min: 0.000000 avg: 0.017728
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 12 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 393M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 393M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:08:58 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 393M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:08:58 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 393M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 393M)
-----------------------------------------------------------------------------
|     MCMM variability report for design 'sequential_multiplier' (nano)     |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.2180 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 393M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 393M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                       | tr_opt_drc_0                     | tr_opt_tns_0 | tr_opt_power_0                                       | tr_opt_wns_0 | tr_opt_hold_0                     | tr_opt_tr_1                       | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 10m                           | 00h 02m                           | 00h 00m                          | 00h 00m      | 00h 00m                                              | 00h 00m      | 00h 00m                           | 00h 01m                           | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.0013541666666666667d00.0h 00.0m | 0.0018402777777777777d00.0h 00.0m | 6.944444444444444e-6d00.0h 00.0m | 00.0h00.0m   | 2.0833333333333333e-5d0-6.167905692361981e-20h00.0m  | 00.0h00.0m   | 1.3888888888888888e-5d00.0h 00.0m | 0.0008819444444444445d00.0h 00.0m | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1245                              | 1245                              | 1245                             | 1245         | 1245                                                 | 1245         | 1245                              | 1245                              | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| logic_utilization  (%) | 56.02                             | 56.02                             | 56.05                            | 56.05        | 56.05                                                | 56.05        | 56.05                             | 56.05                             | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                               | 0.0                              | 0.0          | 0.0                                                  | 0.0          | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                               | 0.0                              | 0.0          | 0.0                                                  | 0.0          | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                               | 0.0                              | 0.0          | 0.0                                                  | 0.0          | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                               | 0.0                               | 0.0                              | 0.0          | 0.0                                                  | 0.0          | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| setup_viols            | 0                                 | 0                                 | 0                                | 0            | 0                                                    | 0            | 0                                 | 0                                 | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| hold_viols             | 0                                 | 0                                 | 0                                | 0            | 0                                                    | 0            | 0                                 | 0                                 | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| slew_viols             | 65                                | 65                                | 65                               | 65           | 65                                                   | 65           | 65                                | 65                                | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| worst_slew  (ps)       | -801.0                            | -801.0                            | -801.0                           | -801.0       | -801.0                                               | -801.0       | -801.0                            | -801.0                            | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| total_slew  (ps)       | -52.1                             | -52.1                             | -52.1                            | -52.1        | -52.1                                                | -52.1        | -52.1                             | -52.1                             | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| overflow_edges         | 0                                 |                                   |                                  |              |                                                      |              |                                   |                                   | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| overflow_nodes         | 0                                 |                                   |                                  |              |                                                      |              |                                   |                                   | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 7.6                               | 13.4                              | 13.4                             | 13.4         | 13.4                                                 | 13.4         | 13.4                              | 13.5                              | 
|------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------------------------------------------------+--------------+-----------------------------------+-----------------------------------|
| via_count_total        | 2350                              | 9491                              | 9491                             | 9491         | 9491                                                 | 9491         | 9491                              | 9514                              | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition sequential_multiplier (started at Tue Jan 3 00:08:59 2023)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   30 with     87 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1051 | 3045 | 
|-------------------+------+------|
| To be routed :    | 985  | 3045 | 
|-------------------+------+------|
|   - signal        | 984  | 3041 | 
|-------------------+------+------|
|   - tieoff        | 1    | 4    | 
|-------------------+------+------|
| To be skipped :   | 66   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 66   | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 984  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 12   | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=2600
Total opens=4 (nets=1)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=24
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (4/4): opens (4->0), viols (24->28)
Result=end(begin): opens=0(4), viols=28(24)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Check routing ...
Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (15/15): viols (28->0)
Result=end(begin): opens=0(0), viols=0(28)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Routing windows accepted: 18 rejected: 1
Finish Final Routing ...

Changed nets: 25 (2%)
Saving routing in 'eco' mode ...

Number of touched nets: 25
Number of changed nets: 25

0 nets (0 clocks) have got their timing invalidated
12 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 1 sec (CPU time: 2 sec; MEM: RSS - 397M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 397M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 397M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:09:01 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 397M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:09:01 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 397M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 397M)
-----------------------------------------------------------------------------
|     MCMM variability report for design 'sequential_multiplier' (nano)     |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.2170 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 397M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:09:02 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 397M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:09:02 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 397M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 397M)
-----------------------------------------------------------------------------
|     MCMM variability report for design 'sequential_multiplier' (nano)     |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.2170 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   30 with     87 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1051 | 3045 | 
|-----------------------+------+------|
| To be routed :        | 972  | 2788 | 
|-----------------------+------+------|
|   - signal            | 972  | 2788 | 
|-----------------------+------+------|
| To be skipped :       | 79   | 257  | 
|-----------------------+------+------|
|   - marked dont_route | 12   | 253  | 
|-----------------------+------+------|
|   - less 2 pins       | 66   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 4    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 972  | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 628900 630000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.305608 min: 0.000000 avg: 0.139377
info metal2 layer density max: 0.170013 min: 0.000000 avg: 0.062142
info metal3 layer density max: 0.283529 min: 0.000000 avg: 0.104096
info metal4 layer density max: 0.056686 min: 0.000000 avg: 0.021838
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.303424
info metal6 layer density max: 0.104057 min: 0.000000 avg: 0.006951
info metal7 layer density max: 0.064025 min: 0.002385 avg: 0.027475
info metal8 layer density max: 0.064500 min: 0.000000 avg: 0.017728
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 12 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 397M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 397M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:09:02 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 397M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:09:02 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 397M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 397M)
-----------------------------------------------------------------------------
|     MCMM variability report for design 'sequential_multiplier' (nano)     |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.2170 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition sequential_multiplier (started at Tue Jan 3 00:09:03 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   30 with     87 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1051 | 3045 | 
|-------------------+------+------|
| To be routed :    | 985  | 3045 | 
|-------------------+------+------|
|   - signal        | 984  | 3041 | 
|-------------------+------+------|
|   - tieoff        | 1    | 4    | 
|-------------------+------+------|
| To be skipped :   | 66   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 66   | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 984  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 12   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=6
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (3/3): viols (6->0)
Result=end(begin): opens=0(0), viols=0(6)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...

Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 3 rejected: 0
Finish Final Routing ...

Changed nets: 6 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 6
Number of changed nets: 6

0 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 403M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 398M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 00:09:04 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 404M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 398M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 40% 60% 80% 100% 
Processing via2: 20% 50% 70% 100% 
Processing via3: 20% 40% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Incremental timing update of 982 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Tue Jan 3 00:09:08 2023
  
----------------------------------------------------------------------------------------------------
|                                    DFM via replacement report                                    |
|-------------------+-------+-------+-------+-------+-------+-------+-------+--------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6  | via7   | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+--------+------+------|
| Checked vias      | 9451  | 3193  | 5528  | 402   | 93    | 92    | 98    | 45     | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+--------+------+------|
| Replaced vias     | 7934  | 2217  | 5018  | 384   | 88    | 89    | 93    | 45     | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+--------+------+------|
| Replaced vias (%) | 83.95 | 69.43 | 90.77 | 95.52 | 94.62 | 96.74 | 94.90 | 100.00 | 0.00 | 0.00 | 
----------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 9.51   | 3.19  | 5.56  | 0.40  | 0.10  | 0.10  | 0.10  | 0.06  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 33.58 | 58.48 | 4.23  | 1.05  | 1.04  | 1.03  | 0.59  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 16.56  | 30.57 | 9.76  | 4.48  | 12.00 | 10.10 | 5.10  | 19.64 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 83.44  | 69.43 | 90.24 | 95.52 | 88.00 | 89.90 | 94.90 | 80.36 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 4 sec (CPU time: 4 sec; MEM: RSS - 407M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 367M, CVMEM - 1781M, PVMEM - 2637M, PRSS - 408M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Tue Jan 3 00:09:09 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 367M, CVMEM - 1781M, PVMEM - 2637M, PRSS - 408M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 3 sec (CPU time: 5 sec; MEM: RSS - 394M, CVMEM - 1781M, PVMEM - 2637M, PRSS - 408M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:09:12 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:09:12 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
-------------------------------------------------------------------------
|   MCMM variability report for design 'sequential_multiplier' (pico)   |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1198.0 | 0.0 | 0       | 37.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'sequential_multiplier':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 230   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 11    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 11    | 
-----------------------------------------


Found 11 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 11 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 230 pre-existing "fixed" Sequential leaf cells of clock networks
 230 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 12 clock nets
Clearing dont_route property from 12 clock nets

All Clock networks set for partition sequential_multiplier.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 00:09:12 2023)
Report 'sequential_multiplier': Design Report
Generated on Tue Jan 3 00:09:12 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 851   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 79    | 9.28       | 
| Inverters      | 76    | 8.93       | 
| Registers      | 234   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 289   | 33.96      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 851   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2051.66                | 56.05           | 
| Buffers, Inverters | 109.326                | 2.98            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3660.16                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1039  | 100        | 
| Orphaned        | 67    | 6.44       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 659   | 63.42      | 
| 2 Fanouts       | 206   | 19.82      | 
| 3-30 Fanouts    | 95    | 9.14       | 
| 30-127 Fanouts  | 12    | 1.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 00:09:12 2023
  
---------------------------------------------------------------------
|                         GR Configuration                          |
|-----------------------+----------+--------+-----------+-----------|
|                       | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------------+----------+--------+-----------+-----------|
| sequential_multiplier | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |=========== 2
45  |=========== 2
50  |================================================= 9
55  |======================================================================== 13
60  |====================== 4
65  |=========== 2
70  |===== 1
75  |=========== 2
80  |===== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design sequential_multiplier.
info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).

WNS:0 TNS:0 TNDD:-854.0 WHS:0 THS:0 THDD:-648.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.606944 AREA:2051.66

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'sequential_multiplier' qualifies for soft timing-driven layer assignment.
info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 TNDD:-854.0 WHS:0 THS:0 THDD:-648.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.606944 AREA:2051.66
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-854.0 WHS:0 THS:0 THDD:-648.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.606944 AREA:2051.66

info OPT3: 65 nets evaluated, 0 optimized in this pass.
info OPT6: cpu [0h:0m:1s] memory [1g:697m:640k]
info OPT4: Total 65 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).

info OPT6: cpu [0h:0m:1s] memory [1g:697m:640k]
info OPT225: Completed optimization in postroute mode with MAX SLEW objective and MAX SLEW step in 2 sec (CPU time: 1 sec; MEM: RSS - 402M, CVMEM - 1781M, PVMEM - 2637M)
WNS:0 TNS:0 TNDD:-854.0 WHS:0 THS:0 THDD:-648.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.606944 AREA:2051.66
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-854.0 WHS:0 THS:0 THDD:-648.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.606944 AREA:2051.66

info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).


info DUM207: optimize: re-initialized cell-density map for partition sequential_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition sequential_multiplier old max-util 100 new max-util 100.
Report 'sequential_multiplier': Design Report
Generated on Tue Jan 3 00:09:14 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 851   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 79    | 9.28       | 
| Inverters      | 76    | 8.93       | 
| Registers      | 234   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 289   | 33.96      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 851   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2051.66                | 56.05           | 
| Buffers, Inverters | 109.326                | 2.98            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3660.16                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1039  | 100        | 
| Orphaned        | 67    | 6.44       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 659   | 63.42      | 
| 2 Fanouts       | 206   | 19.82      | 
| 3-30 Fanouts    | 95    | 9.14       | 
| 30-127 Fanouts  | 12    | 1.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |=========== 2
45  |=========== 2
50  |================================================= 9
55  |======================================================================== 13
60  |====================== 4
65  |=========== 2
70  |===== 1
75  |=========== 2
80  |===== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 1 sec (CPU time: 1 sec; MEM: RSS - 394M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 00:09:14 2023)
Report 'sequential_multiplier': Design Report
Generated on Tue Jan 3 00:09:14 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 851   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 79    | 9.28       | 
| Inverters      | 76    | 8.93       | 
| Registers      | 234   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 289   | 33.96      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 851   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2051.66                | 56.05           | 
| Buffers, Inverters | 109.326                | 2.98            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3660.16                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1039  | 100        | 
| Orphaned        | 67    | 6.44       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 659   | 63.42      | 
| 2 Fanouts       | 206   | 19.82      | 
| 3-30 Fanouts    | 95    | 9.14       | 
| 30-127 Fanouts  | 12    | 1.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 00:09:14 2023
  
---------------------------------------------------------------------
|                         GR Configuration                          |
|-----------------------+----------+--------+-----------+-----------|
|                       | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------------+----------+--------+-----------+-----------|
| sequential_multiplier | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |=========== 2
45  |=========== 2
50  |================================================= 9
55  |======================================================================== 13
60  |====================== 4
65  |=========== 2
70  |===== 1
75  |=========== 2
80  |===== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design sequential_multiplier.
info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).

WNS:0 TNS:0 TNDD:-854.0 WHS:0 THS:0 THDD:-648.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.606944 AREA:2051.66

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'sequential_multiplier' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-854.0 WHS:0 THS:0 THDD:-648.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.606944 AREA:2051.66
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-854.0 WHS:0 THS:0 THDD:-648.0 SLEW:-52065 CAP:0.0 LEAKAGE:0.039293 DYNAMIC:0.606944 AREA:2051.66

info OPT24: optimize_max_util is set to 100% in partition sequential_multiplier (0 density boxes are currently over utilized: max=80.2381%).


info DUM207: optimize: re-initialized cell-density map for partition sequential_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition sequential_multiplier old max-util 100 new max-util 100.
Report 'sequential_multiplier': Design Report
Generated on Tue Jan 3 00:09:14 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 3     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 851   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 79    | 9.28       | 
| Inverters      | 76    | 8.93       | 
| Registers      | 234   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 289   | 33.96      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 851   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2051.66                | 56.05           | 
| Buffers, Inverters | 109.326                | 2.98            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 3660.16                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1039  | 100        | 
| Orphaned        | 67    | 6.44       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 659   | 63.42      | 
| 2 Fanouts       | 206   | 19.82      | 
| 3-30 Fanouts    | 95    | 9.14       | 
| 30-127 Fanouts  | 12    | 1.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |=========== 2
45  |=========== 2
50  |================================================= 9
55  |======================================================================== 13
60  |====================== 4
65  |=========== 2
70  |===== 1
75  |=========== 2
80  |===== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition sequential_multiplier (started at Tue Jan 3 00:09:14 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 840 movable and 11 fixed cells in partition sequential_multiplier
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 54 cut rows, with average utilization 55.6509%, utilization with cell bloats 55.6509%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 230 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 840, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 840                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition sequential_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition sequential_multiplier with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'sequential_multiplier':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 230   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 11    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 11    | 
-----------------------------------------


Found 11 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 11 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 230 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition sequential_multiplier.

info CHK10: Checking placement...
info Found 610 movable and 241 fixed cells in partition sequential_multiplier
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: sequential_multiplier; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition sequential_multiplier:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 00:09:14 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1049       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 00:09:14 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1049       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 00:09:14 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1049       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
info UI34: no objects were found for '*'
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:09:14 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:09:14 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
-------------------------------------------------------------------------
|   MCMM variability report for design 'sequential_multiplier' (pico)   |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1198.0 | 0.0 | 0       | 37.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   30 with    120 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1051 | 3045 | 
|-------------------+------+------|
| To be routed :    | 984  | 3041 | 
|-------------------+------+------|
|   - signal        | 984  | 3041 | 
|-------------------+------+------|
| To be skipped :   | 67   | 4    | 
|-------------------+------+------|
|   - less 2 pins   | 66   | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 4    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 984  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 12   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 628900 630000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.320494 min: 0.000000 avg: 0.142670
info metal2 layer density max: 0.201551 min: 0.000000 avg: 0.074667
info metal3 layer density max: 0.288671 min: 0.000000 avg: 0.109529
info metal4 layer density max: 0.058500 min: 0.000000 avg: 0.023067
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.304221
info metal6 layer density max: 0.106629 min: 0.000000 avg: 0.007760
info metal7 layer density max: 0.070815 min: 0.002385 avg: 0.029663
info metal8 layer density max: 0.067020 min: 0.000000 avg: 0.018332
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 12 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition sequential_multiplier (started at Tue Jan 3 00:09:15 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   30 with     87 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1051 | 3045 | 
|-------------------+------+------|
| To be routed :    | 985  | 3045 | 
|-------------------+------+------|
|   - signal        | 984  | 3041 | 
|-------------------+------+------|
|   - tieoff        | 1    | 4    | 
|-------------------+------+------|
| To be skipped :   | 66   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 66   | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 984  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 12   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 00:09:17 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:09:17 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 00:09:17 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
-------------------------------------------------------------------------
|   MCMM variability report for design 'sequential_multiplier' (pico)   |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1198.0 | 0.0 | 0       | 37.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 40% 60% 80% 100% 
Processing via2: 20% 50% 70% 100% 
Processing via3: 20% 40% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Incremental timing update of 16 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Tue Jan 3 00:09:19 2023
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 9451  | 3193 | 5528 | 402  | 93   | 92   | 98   | 45   | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 17    | 9    | 8    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.18  | 0.28 | 0.14 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 9.51   | 3.19  | 5.56  | 0.40  | 0.10  | 0.10  | 0.10  | 0.06  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 33.58 | 58.48 | 4.23  | 1.05  | 1.04  | 1.03  | 0.59  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 16.38  | 30.28 | 9.62  | 4.48  | 12.00 | 10.10 | 5.10  | 19.64 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 83.62  | 69.72 | 90.38 | 95.52 | 88.00 | 89.90 | 94.90 | 80.36 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 1 sec (CPU time: 1 sec; MEM: RSS - 400M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition sequential_multiplier (started at Tue Jan 3 00:09:19 2023)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   30 with     87 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1051 | 3045 | 
|-------------------+------+------|
| To be routed :    | 985  | 3045 | 
|-------------------+------+------|
|   - signal        | 984  | 3041 | 
|-------------------+------+------|
|   - tieoff        | 1    | 4    | 
|-------------------+------+------|
| To be skipped :   | 66   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 66   | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 984  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 12   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.9G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 00:09:20 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 403M, CVMEM - 1812M, PVMEM - 2637M, PRSS - 408M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/route.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Tue Jan 03 00:09:21 EET 2023
Report 'application': Application Report
Generated on Tue Jan 3 00:09:21 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1812                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 402                                                          | 
| CPU time (minutes)       | 6.42                                                         | 
| Elapsed time (minutes)   | 12.53                                                        | 
| Load Averages            | 1.50 1.26 0.97                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.6                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 23220                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          domain_23220                                                 | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Tue Jan 03 00:09:21 EET 2023
NRF info: Writing Detailed Setup Timing Path Reports Tue Jan 03 00:09:21 EET 2023
NRF info: Writing Detailed Hold Timing Path Reports Tue Jan 03 00:09:21 EET 2023
NRF info: Writing Timing Drc Reports Tue Jan 03 00:09:21 EET 2023
NRF info: Writing Physical Reports Tue Jan 03 00:09:21 EET 2023
NRF info: Writing Power Reports Tue Jan 03 00:09:22 EET 2023
NRF info: Reports completed Tue Jan 03 00:09:22 EET 2023
info UI33: performed source of flow_scripts/3_route.tcl for 3 min 0 sec (CPU time: 4 min 32 sec; MEM: RSS - 403M, CVMEM - 1812M, PVMEM - 2637M)
