Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jul  4 22:44:37 2020
| Host         : tonny-IdeaPad running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1453)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2235)
5. checking no_input_delay (22)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1453)
---------------------------
 There are 1112 register/latch pins with no clock driven by root clock pin: JA[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FDD2/cntr_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: b_sec_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: b_sec_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: b_sec_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: b_sec_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: b_sec_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: b_sec_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: b_sec_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: b_sec_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: g_sec_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: g_sec_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: g_sec_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: g_sec_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: g_sec_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: g_sec_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: g_sec_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: g_sec_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: r_sec_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: r_sec_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: r_sec_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: r_sec_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: r_sec_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: r_sec_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: r_sec_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: r_sec_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top/pipe2/sto_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2235)
---------------------------------------------------
 There are 2235 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.849        0.000                      0                   11        0.279        0.000                      0                   11        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.849        0.000                      0                   11        0.279        0.000                      0                   11        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.849ns  (required time - arrival time)
  Source:                 FDD2/cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 1.462ns (66.490%)  route 0.737ns (33.510%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.712     5.315    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  FDD2/cntr_reg[2]/Q
                         net (fo=1, routed)           0.737     6.570    FDD2/cntr_reg_n_0_[2]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.074 r  FDD2/cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    FDD2/cntr_reg[0]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.191 r  FDD2/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    FDD2/cntr_reg[4]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.514 r  FDD2/cntr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.514    FDD2/cntr_reg[8]_i_1_n_6
    SLICE_X2Y72          FDRE                                         r  FDD2/cntr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.591    15.014    FDD2/CLK
    SLICE_X2Y72          FDRE                                         r  FDD2/cntr_reg[9]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDRE (Setup_fdre_C_D)        0.109    15.362    FDD2/cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  7.849    

Slack (MET) :             7.933ns  (required time - arrival time)
  Source:                 FDD2/cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 1.378ns (65.159%)  route 0.737ns (34.841%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.712     5.315    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  FDD2/cntr_reg[2]/Q
                         net (fo=1, routed)           0.737     6.570    FDD2/cntr_reg_n_0_[2]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.074 r  FDD2/cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    FDD2/cntr_reg[0]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.191 r  FDD2/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    FDD2/cntr_reg[4]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.430 r  FDD2/cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.430    FDD2/cntr_reg[8]_i_1_n_5
    SLICE_X2Y72          FDRE                                         r  FDD2/cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.591    15.014    FDD2/CLK
    SLICE_X2Y72          FDRE                                         r  FDD2/cntr_reg[10]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDRE (Setup_fdre_C_D)        0.109    15.362    FDD2/cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  7.933    

Slack (MET) :             7.953ns  (required time - arrival time)
  Source:                 FDD2/cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 1.358ns (64.826%)  route 0.737ns (35.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.712     5.315    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  FDD2/cntr_reg[2]/Q
                         net (fo=1, routed)           0.737     6.570    FDD2/cntr_reg_n_0_[2]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.074 r  FDD2/cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    FDD2/cntr_reg[0]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.191 r  FDD2/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    FDD2/cntr_reg[4]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.410 r  FDD2/cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.410    FDD2/cntr_reg[8]_i_1_n_7
    SLICE_X2Y72          FDRE                                         r  FDD2/cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.591    15.014    FDD2/CLK
    SLICE_X2Y72          FDRE                                         r  FDD2/cntr_reg[8]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDRE (Setup_fdre_C_D)        0.109    15.362    FDD2/cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  7.953    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 FDD2/cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 1.345ns (64.607%)  route 0.737ns (35.393%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.712     5.315    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  FDD2/cntr_reg[2]/Q
                         net (fo=1, routed)           0.737     6.570    FDD2/cntr_reg_n_0_[2]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.074 r  FDD2/cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    FDD2/cntr_reg[0]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.397 r  FDD2/cntr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.397    FDD2/cntr_reg[4]_i_1_n_6
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.593    15.016    FDD2/CLK
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[5]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y71          FDRE (Setup_fdre_C_D)        0.109    15.364    FDD2/cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  7.968    

Slack (MET) :             7.976ns  (required time - arrival time)
  Source:                 FDD2/cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 1.337ns (64.470%)  route 0.737ns (35.530%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.712     5.315    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  FDD2/cntr_reg[2]/Q
                         net (fo=1, routed)           0.737     6.570    FDD2/cntr_reg_n_0_[2]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.074 r  FDD2/cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    FDD2/cntr_reg[0]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.389 r  FDD2/cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.389    FDD2/cntr_reg[4]_i_1_n_4
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.593    15.016    FDD2/CLK
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[7]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y71          FDRE (Setup_fdre_C_D)        0.109    15.364    FDD2/cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  7.976    

Slack (MET) :             8.052ns  (required time - arrival time)
  Source:                 FDD2/cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 1.261ns (63.119%)  route 0.737ns (36.881%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.712     5.315    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  FDD2/cntr_reg[2]/Q
                         net (fo=1, routed)           0.737     6.570    FDD2/cntr_reg_n_0_[2]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.074 r  FDD2/cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    FDD2/cntr_reg[0]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.313 r  FDD2/cntr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.313    FDD2/cntr_reg[4]_i_1_n_5
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.593    15.016    FDD2/CLK
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[6]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y71          FDRE (Setup_fdre_C_D)        0.109    15.364    FDD2/cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  8.052    

Slack (MET) :             8.072ns  (required time - arrival time)
  Source:                 FDD2/cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 1.241ns (62.746%)  route 0.737ns (37.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.712     5.315    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  FDD2/cntr_reg[2]/Q
                         net (fo=1, routed)           0.737     6.570    FDD2/cntr_reg_n_0_[2]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.074 r  FDD2/cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    FDD2/cntr_reg[0]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.293 r  FDD2/cntr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.293    FDD2/cntr_reg[4]_i_1_n_7
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.593    15.016    FDD2/CLK
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[4]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y71          FDRE (Setup_fdre_C_D)        0.109    15.364    FDD2/cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                  8.072    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 FDD2/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 1.285ns (70.386%)  route 0.541ns (29.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.712     5.315    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  FDD2/cntr_reg[1]/Q
                         net (fo=1, routed)           0.541     6.373    FDD2/cntr_reg_n_0_[1]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     7.140 r  FDD2/cntr_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.140    FDD2/cntr_reg[0]_i_1_n_4
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.594    15.017    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[3]/C
                         clock pessimism              0.298    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X2Y70          FDRE (Setup_fdre_C_D)        0.109    15.388    FDD2/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.313ns  (required time - arrival time)
  Source:                 FDD2/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 1.220ns (69.293%)  route 0.541ns (30.707%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.712     5.315    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  FDD2/cntr_reg[1]/Q
                         net (fo=1, routed)           0.541     6.373    FDD2/cntr_reg_n_0_[1]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     7.075 r  FDD2/cntr_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.075    FDD2/cntr_reg[0]_i_1_n_5
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.594    15.017    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[2]/C
                         clock pessimism              0.298    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X2Y70          FDRE (Setup_fdre_C_D)        0.109    15.388    FDD2/cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                          -7.075    
  -------------------------------------------------------------------
                         slack                                  8.313    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 FDD2/cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 1.069ns (67.228%)  route 0.521ns (32.772%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.712     5.315    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     5.833 f  FDD2/cntr_reg[0]/Q
                         net (fo=1, routed)           0.521     6.354    FDD2/cntr_reg_n_0_[0]
    SLICE_X2Y70          LUT1 (Prop_lut1_I0_O)        0.124     6.478 r  FDD2/cntr[0]_i_2/O
                         net (fo=1, routed)           0.000     6.478    FDD2/cntr[0]_i_2_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.905 r  FDD2/cntr_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.905    FDD2/cntr_reg[0]_i_1_n_6
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.594    15.017    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[1]/C
                         clock pessimism              0.298    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X2Y70          FDRE (Setup_fdre_C_D)        0.109    15.388    FDD2/cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  8.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 FDD2/cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.513    FDD2/CLK
    SLICE_X2Y72          FDRE                                         r  FDD2/cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  FDD2/cntr_reg[10]/Q
                         net (fo=4, routed)           0.139     1.816    FDD2/ck
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.926 r  FDD2/cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.926    FDD2/cntr_reg[8]_i_1_n_5
    SLICE_X2Y72          FDRE                                         r  FDD2/cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.864     2.029    FDD2/CLK
    SLICE_X2Y72          FDRE                                         r  FDD2/cntr_reg[10]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.134     1.647    FDD2/cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 FDD2/cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.514    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164     1.678 f  FDD2/cntr_reg[0]/Q
                         net (fo=1, routed)           0.163     1.841    FDD2/cntr_reg_n_0_[0]
    SLICE_X2Y70          LUT1 (Prop_lut1_I0_O)        0.045     1.886 r  FDD2/cntr[0]_i_2/O
                         net (fo=1, routed)           0.000     1.886    FDD2/cntr[0]_i_2_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.956 r  FDD2/cntr_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.956    FDD2/cntr_reg[0]_i_1_n_7
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     2.031    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.134     1.648    FDD2/cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 FDD2/cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.513    FDD2/CLK
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  FDD2/cntr_reg[4]/Q
                         net (fo=1, routed)           0.170     1.848    FDD2/cntr_reg_n_0_[4]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.963 r  FDD2/cntr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    FDD2/cntr_reg[4]_i_1_n_7
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.030    FDD2/CLK
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[4]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.134     1.647    FDD2/cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 FDD2/cntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.513    FDD2/CLK
    SLICE_X2Y72          FDRE                                         r  FDD2/cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  FDD2/cntr_reg[8]/Q
                         net (fo=1, routed)           0.170     1.848    FDD2/cntr_reg_n_0_[8]
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.963 r  FDD2/cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    FDD2/cntr_reg[8]_i_1_n_7
    SLICE_X2Y72          FDRE                                         r  FDD2/cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.864     2.029    FDD2/CLK
    SLICE_X2Y72          FDRE                                         r  FDD2/cntr_reg[8]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.134     1.647    FDD2/cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 FDD2/cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.513    FDD2/CLK
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  FDD2/cntr_reg[5]/Q
                         net (fo=1, routed)           0.175     1.852    FDD2/cntr_reg_n_0_[5]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.963 r  FDD2/cntr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.963    FDD2/cntr_reg[4]_i_1_n_6
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.030    FDD2/CLK
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[5]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.134     1.647    FDD2/cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 FDD2/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.514    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  FDD2/cntr_reg[1]/Q
                         net (fo=1, routed)           0.175     1.853    FDD2/cntr_reg_n_0_[1]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.964 r  FDD2/cntr_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.964    FDD2/cntr_reg[0]_i_1_n_6
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     2.031    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[1]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.134     1.648    FDD2/cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 FDD2/cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.513    FDD2/CLK
    SLICE_X2Y72          FDRE                                         r  FDD2/cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  FDD2/cntr_reg[9]/Q
                         net (fo=1, routed)           0.175     1.852    FDD2/cntr_reg_n_0_[9]
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.963 r  FDD2/cntr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.963    FDD2/cntr_reg[8]_i_1_n_6
    SLICE_X2Y72          FDRE                                         r  FDD2/cntr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.864     2.029    FDD2/CLK
    SLICE_X2Y72          FDRE                                         r  FDD2/cntr_reg[9]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.134     1.647    FDD2/cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 FDD2/cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.513    FDD2/CLK
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  FDD2/cntr_reg[7]/Q
                         net (fo=1, routed)           0.199     1.876    FDD2/cntr_reg_n_0_[7]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.985 r  FDD2/cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.985    FDD2/cntr_reg[4]_i_1_n_4
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.030    FDD2/CLK
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[7]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.134     1.647    FDD2/cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 FDD2/cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.514    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  FDD2/cntr_reg[3]/Q
                         net (fo=1, routed)           0.199     1.877    FDD2/cntr_reg_n_0_[3]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.986 r  FDD2/cntr_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.986    FDD2/cntr_reg[0]_i_1_n_4
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     2.031    FDD2/CLK
    SLICE_X2Y70          FDRE                                         r  FDD2/cntr_reg[3]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.134     1.648    FDD2/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 FDD2/cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDD2/cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.274ns (58.028%)  route 0.198ns (41.972%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.513    FDD2/CLK
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  FDD2/cntr_reg[6]/Q
                         net (fo=1, routed)           0.198     1.876    FDD2/cntr_reg_n_0_[6]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.986 r  FDD2/cntr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.986    FDD2/cntr_reg[4]_i_1_n_5
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.030    FDD2/CLK
    SLICE_X2Y71          FDRE                                         r  FDD2/cntr_reg[6]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.134     1.647    FDD2/cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     FDD2/cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y72     FDD2/cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     FDD2/cntr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     FDD2/cntr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     FDD2/cntr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     FDD2/cntr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     FDD2/cntr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     FDD2/cntr_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     FDD2/cntr_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     FDD2/cntr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     FDD2/cntr_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     FDD2/cntr_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y83    r_sec_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y83    r_sec_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y83    r_sec_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y83    r_sec_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y83    r_sec_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y93    RGBo_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    RGBo_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    RGBo_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     FDD2/cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     FDD2/cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     FDD2/cntr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     FDD2/cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     FDD2/cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     FDD2/cntr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     FDD2/cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     FDD2/cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     FDD2/cntr_reg[3]/C



