Generating HDL for group named FChUnitNumberRegisterat 9/17/2020 4:25:01 PM containing pages: 
	15.56.01.1, 15.56.02.1
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\FChUnitNumberRegister_tb.vhdl, FileNotFoundException , generating default test bench code.
Building lists of signals on 2 pages...
Found 14 signals on page 15.56.01.1
Found 8 signals on page 15.56.02.1
Found 10 unique input signals and 11 unique output signals, (20 total unique signals)
Determining sources for all input signals...
INFO:  Signal +S I RING 5 TIME originates outside the group.
INFO:  Signal +S LAST LOGIC GATE 1 originates outside the group.
INFO:  Signal +S LOZENGE OR ASTERISK originates outside the group.
INFO:  Signal -S F CH RESET originates outside the group.
INFO:  Signal +S ASSEMBLY CH 4 BIT originates outside the group.
INFO:  Signal +S ASSEMBLY CH 8 BIT originates outside the group.
INFO:  Signal +S ASSEMBLY CH NU C BIT originates outside the group.
INFO:  Signal +S ASSEMBLY CH 1 BIT originates outside the group.
INFO:  Signal +S ASSEMBLY CH 2 BIT originates outside the group.
INFO:  Signal +S SET F CH UNIT NU REG originates inside the group.
Determining destinations for all output signals...
INFO:  Signal +S F CH UNIT NU REG NOT C BIT is used outside the group.
INFO:  Signal +S F CH UNIT NU REG C BIT is used outside the group.
INFO:  Signal +S F CH UNIT NU REG NOT 8 BIT is used outside the group.
INFO:  Signal +S F CH UNIT NU REG 8 BIT is used outside the group.
INFO:  Signal +S F CH UNIT NU REG NOT 4 BIT is used outside the group.
INFO:  Signal +S F CH UNIT NU REG 4 BIT is used outside the group.
INFO:  Signal +S SET F CH UNIT NU REG is used only inside the group.
INFO:  Signal +S F CH UNIT NU REG NOT 2 BIT is used outside the group.
INFO:  Signal +S F CH UNIT NU REG 2 BIT is used outside the group.
INFO:  Signal +S F CH UNIT NU REG NOT 1 BIT is used outside the group.
INFO:  Signal +S F CH UNIT NU REG 1 BIT is used outside the group.
Removing 1 output signals that do not have destinations outside the group...
Removing 1 input signals that originate inside the group...
Input Signal +S I RING 5 TIME replaced by Bus signal +S I RING HDL BUS
Input Signal +S ASSEMBLY CH 4 BIT replaced by Bus signal +S ASSEMBLY CH BUS
Input Signal +S ASSEMBLY CH 8 BIT replaced by Bus signal +S ASSEMBLY CH BUS
Input Signal +S ASSEMBLY CH 1 BIT replaced by Bus signal +S ASSEMBLY CH BUS
Input Signal +S ASSEMBLY CH 2 BIT replaced by Bus signal +S ASSEMBLY CH BUS
DEBUG: Tentative bus +S F CH U NU REG NOT BUS identified based on signal +S F CH UNIT NU REG NOT C BIT
DEBUG: Tentative bus +S F CH U NU REG BUS identified based on signal +S F CH UNIT NU REG C BIT
DEBUG: Added signal +S F CH UNIT NU REG NOT 8 BIT to bus +S F CH U NU REG NOT BUS
DEBUG: Added signal +S F CH UNIT NU REG 8 BIT to bus +S F CH U NU REG BUS
DEBUG: Added signal +S F CH UNIT NU REG NOT 4 BIT to bus +S F CH U NU REG NOT BUS
DEBUG: Added signal +S F CH UNIT NU REG 4 BIT to bus +S F CH U NU REG BUS
DEBUG: Added signal +S F CH UNIT NU REG NOT 2 BIT to bus +S F CH U NU REG NOT BUS
DEBUG: Added signal +S F CH UNIT NU REG 2 BIT to bus +S F CH U NU REG BUS
DEBUG: Added signal +S F CH UNIT NU REG NOT 1 BIT to bus +S F CH U NU REG NOT BUS
DEBUG: Added signal +S F CH UNIT NU REG 1 BIT to bus +S F CH U NU REG BUS
INFO: Bus +S F CH U NU REG NOT BUS identified 
INFO: Bus +S F CH U NU REG BUS identified 
Output signal +S F CH UNIT NU REG NOT C BIT replaced by bus +S F CH U NU REG NOT BUS
Output signal +S F CH UNIT NU REG C BIT replaced by bus +S F CH U NU REG BUS
Output signal +S F CH UNIT NU REG NOT 8 BIT replaced by bus +S F CH U NU REG NOT BUS
Output signal +S F CH UNIT NU REG 8 BIT replaced by bus +S F CH U NU REG BUS
Output signal +S F CH UNIT NU REG NOT 4 BIT replaced by bus +S F CH U NU REG NOT BUS
Output signal +S F CH UNIT NU REG 4 BIT replaced by bus +S F CH U NU REG BUS
Output signal +S F CH UNIT NU REG NOT 2 BIT replaced by bus +S F CH U NU REG NOT BUS
Output signal +S F CH UNIT NU REG 2 BIT replaced by bus +S F CH U NU REG BUS
Output signal +S F CH UNIT NU REG NOT 1 BIT replaced by bus +S F CH U NU REG NOT BUS
Output signal +S F CH UNIT NU REG 1 BIT replaced by bus +S F CH U NU REG BUS
Generating list of internal signals/wires ...
1 internal signals/wires found.
Generating HDL prefixes...
Generating HDL associated with page 15.56.01.1 (F CH UNIT NUMBER REGISTER)
Generating HDL associated with page 15.56.02.1 (F CH UNIT NUMBER REGISTER)
