@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO111 :"d:\icecube\dividerfpga\top.v":17:11:17:23|Tristate driver row_completed (in view: work.top(verilog)) on net row_completed (in view: work.top(verilog)) has its enable tied to GND.
@N: MT206 |Auto Constrain mode is enabled
@N: FX271 :"d:\icecube\dividerfpga\top.v":53:0:53:5|Replicating instance reset_signal (in view: work.top(verilog)) with 20 loads 1 time to improve timing.
@N: FX1016 :"d:\icecube\dividerfpga\top.v":2:10:2:20|SB_GB_IO inserted on the port laser_pulse.
@N: FX1016 :"d:\icecube\dividerfpga\top.v":6:10:6:15|SB_GB_IO inserted on the port sr_clk.
@N: FX1017 :"d:\icecube\dividerfpga\top.v":53:0:53:5|SB_GB inserted on the net reset_signal_iso.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
