
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000062  00800100  00001e10  00001e84  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001e10  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000a6  00800162  00001e72  00001ee6  2**0
                  ALLOC
  3 .debug_aranges 000000a0  00000000  00000000  00001ee6  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000036e  00000000  00000000  00001f86  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000173e  00000000  00000000  000022f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000851  00000000  00000000  00003a32  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000113d  00000000  00000000  00004283  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002c0  00000000  00000000  000053c0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004f3  00000000  00000000  00005680  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000003cd  00000000  00000000  00005b73  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000090  00000000  00000000  00005f40  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4d 01 	jmp	0x29a	; 0x29a <__ctors_end>
       4:	0c 94 6a 01 	jmp	0x2d4	; 0x2d4 <__bad_interrupt>
       8:	0c 94 b7 01 	jmp	0x36e	; 0x36e <__vector_2>
       c:	0c 94 3d 02 	jmp	0x47a	; 0x47a <__vector_3>
      10:	0c 94 6a 01 	jmp	0x2d4	; 0x2d4 <__bad_interrupt>
      14:	0c 94 e9 07 	jmp	0xfd2	; 0xfd2 <__vector_5>
      18:	0c 94 16 07 	jmp	0xe2c	; 0xe2c <__vector_6>
      1c:	0c 94 22 07 	jmp	0xe44	; 0xe44 <__vector_7>
      20:	0c 94 35 07 	jmp	0xe6a	; 0xe6a <__vector_8>
      24:	0c 94 07 07 	jmp	0xe0e	; 0xe0e <__vector_9>
      28:	0c 94 6a 01 	jmp	0x2d4	; 0x2d4 <__bad_interrupt>
      2c:	0c 94 6a 01 	jmp	0x2d4	; 0x2d4 <__bad_interrupt>
      30:	0c 94 6a 01 	jmp	0x2d4	; 0x2d4 <__bad_interrupt>
      34:	0c 94 6a 01 	jmp	0x2d4	; 0x2d4 <__bad_interrupt>
      38:	0c 94 6a 01 	jmp	0x2d4	; 0x2d4 <__bad_interrupt>
      3c:	0c 94 6a 01 	jmp	0x2d4	; 0x2d4 <__bad_interrupt>
      40:	0c 94 6a 01 	jmp	0x2d4	; 0x2d4 <__bad_interrupt>
      44:	0c 94 6a 01 	jmp	0x2d4	; 0x2d4 <__bad_interrupt>
      48:	0c 94 6a 01 	jmp	0x2d4	; 0x2d4 <__bad_interrupt>
      4c:	0c 94 f2 03 	jmp	0x7e4	; 0x7e4 <__vector_19>
      50:	0c 94 6a 01 	jmp	0x2d4	; 0x2d4 <__bad_interrupt>
      54:	0c 94 6a 01 	jmp	0x2d4	; 0x2d4 <__bad_interrupt>
      58:	0c 94 6a 01 	jmp	0x2d4	; 0x2d4 <__bad_interrupt>

0000005c <__c.1700>:
      5c:	0a 0a 49 6e 76 61 6c 69 64 20 49 6e 74 65 72 75     ..Invalid Interu
      6c:	70 74 20 45 6e 61 62 6c 65 64 0a 00                 pt Enabled..

00000078 <__c.1668>:
      78:	0a 49 6e 76 61 6c 69 64 20 4d 6f 64 65 2e 00        .Invalid Mode..

00000087 <__c.1665>:
      87:	0a 50 49 4e 45 20 3a 20 00                          .PINE : .

00000090 <__c.1663>:
      90:	0a 50 49 4e 42 20 3a 20 00                          .PINB : .

00000099 <__c.1661>:
      99:	0a 50 4f 52 54 44 3a 20 00                          .PORTD: .

000000a2 <__c.1659>:
      a2:	0a 50 4f 52 54 42 3a 20 00                          .PORTB: .

000000ab <__c.1657>:
      ab:	0a 20 20 20 20 20 20 20 37 36 35 34 33 32 31 30     .       76543210
	...

000000bc <__c.1652>:
      bc:	0a 57 68 61 74 20 28 5b 54 5d 65 73 74 2f 5b 46     .What ([T]est/[F
      cc:	5d 6f 6c 6c 6f 77 29 3a 20 00                       ]ollow): .

000000d6 <__c.1638>:
      d6:	0a 49 6e 69 74 3a 20 44 6f 6e 65 0a 0a 00           .Init: Done...

000000e4 <__c.1623>:
      e4:	0a 5b 64 65 62 75 67 5d 20 50 42 3f 20 52 65 6c     .[debug] PB? Rel
      f4:	65 61 73 65 64 00                                   eased.

000000fa <__c.1621>:
      fa:	0a 5b 64 65 62 75 67 5d 20 55 70 00                 .[debug] Up.

00000106 <__c.1619>:
     106:	0a 5b 64 65 62 75 67 5d 20 49 6e 00                 .[debug] In.

00000112 <__c.1617>:
     112:	0a 5b 64 65 62 75 67 5d 20 44 6f 77 6e 20 00        .[debug] Down .

00000121 <__c.1603>:
     121:	0a 5b 64 65 62 75 67 5d 20 50 45 3f 20 52 65 6c     .[debug] PE? Rel
     131:	65 61 73 65 64 00                                   eased.

00000137 <__c.1601>:
     137:	0a 5b 64 65 62 75 67 5d 20 52 69 67 68 74 00        .[debug] Right.

00000146 <__c.1599>:
     146:	0a 5b 64 65 62 75 67 5d 20 4c 65 66 74 00           .[debug] Left.

00000154 <__c.1820>:
     154:	09 5b 64 6f 6e 65 5d 00                             .[done].

0000015c <__c.1818>:
     15c:	0a 61 64 63 3a 20 69 6e 69 74 3a 20 73 65 74 75     .adc: init: setu
     16c:	70 20 63 6f 6e 76 65 72 74 69 6f 6e 73 00           p convertions.

0000017a <__c.1816>:
     17a:	0a 61 64 63 3a 20 69 6e 69 74 00                    .adc: init.

00000185 <__c.1805>:
     185:	0a 5b 64 65 62 75 67 5d 20 57 61 72 6e 69 6e 67     .[debug] Warning
     195:	3a 20 75 6e 69 6d 70 6c 69 6d 65 6e 74 65 64 20     : unimplimented 
     1a5:	66 75 6e 63 74 69 6f 6e 20 61 64 63 5f 63 61 6c     function adc_cal
     1b5:	69 62 72 61 74 65 5f 73 74 6f 72 65 20 63 61 6c     ibrate_store cal
     1c5:	6c 65 64 00                                         led.

000001c9 <__c.1749>:
     1c9:	0a 5b 64 65 62 75 67 5d 20 41 44 43 20 4f 46 46     .[debug] ADC OFF
     1d9:	53 45 54 53 3a 20 00                                SETS: .

000001e0 <__c.1737>:
     1e0:	0a 5b 64 65 62 75 67 5d 20 46 49 58 45 44 20 41     .[debug] FIXED A
     1f0:	44 43 3a 20 00                                      DC: .

000001f5 <__c.1731>:
     1f5:	0a 5b 64 65 62 75 67 5d 20 20 20 52 41 57 20 41     .[debug]   RAW A
     205:	44 43 3a 20 00                                      DC: .

0000020a <__c.1545>:
     20a:	0a 75 73 61 72 74 3a 20 69 6e 69 74 20 75 73 61     .usart: init usa
     21a:	72 74 30 09 5b 64 6f 6e 65 5d 00                    rt0.[done].

00000225 <__c.1635>:
     225:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 09 5b     .timers: init:.[
     235:	64 6f 6e 65 5d 00                                   done].

0000023b <__c.1633>:
     23b:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 73     .timers: init: s
     24b:	74 61 72 74 2e 00                                   tart..

00000251 <__c.1564>:
     251:	09 5b 64 6f 6e 65 5d 00                             .[done].

00000259 <__c.1557>:
     259:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     269:	69 6d 65 72 31 00                                   imer1.

0000026f <__c.1512>:
     26f:	09 5b 64 6f 6e 65 5d 00                             .[done].

00000277 <__c.1504>:
     277:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     287:	69 6d 65 72 32 00                                   imer2.

0000028d <__c.1957>:
     28d:	63 64 69 6e 6f 70 73 75 78 58 5b 00 00              cdinopsuxX[..

0000029a <__ctors_end>:
     29a:	11 24       	eor	r1, r1
     29c:	1f be       	out	0x3f, r1	; 63
     29e:	cf ef       	ldi	r28, 0xFF	; 255
     2a0:	d4 e0       	ldi	r29, 0x04	; 4
     2a2:	de bf       	out	0x3e, r29	; 62
     2a4:	cd bf       	out	0x3d, r28	; 61

000002a6 <__do_copy_data>:
     2a6:	11 e0       	ldi	r17, 0x01	; 1
     2a8:	a0 e0       	ldi	r26, 0x00	; 0
     2aa:	b1 e0       	ldi	r27, 0x01	; 1
     2ac:	e0 e1       	ldi	r30, 0x10	; 16
     2ae:	fe e1       	ldi	r31, 0x1E	; 30
     2b0:	02 c0       	rjmp	.+4      	; 0x2b6 <.do_copy_data_start>

000002b2 <.do_copy_data_loop>:
     2b2:	05 90       	lpm	r0, Z+
     2b4:	0d 92       	st	X+, r0

000002b6 <.do_copy_data_start>:
     2b6:	a2 36       	cpi	r26, 0x62	; 98
     2b8:	b1 07       	cpc	r27, r17
     2ba:	d9 f7       	brne	.-10     	; 0x2b2 <.do_copy_data_loop>

000002bc <__do_clear_bss>:
     2bc:	12 e0       	ldi	r17, 0x02	; 2
     2be:	a2 e6       	ldi	r26, 0x62	; 98
     2c0:	b1 e0       	ldi	r27, 0x01	; 1
     2c2:	01 c0       	rjmp	.+2      	; 0x2c6 <.do_clear_bss_start>

000002c4 <.do_clear_bss_loop>:
     2c4:	1d 92       	st	X+, r1

000002c6 <.do_clear_bss_start>:
     2c6:	a8 30       	cpi	r26, 0x08	; 8
     2c8:	b1 07       	cpc	r27, r17
     2ca:	e1 f7       	brne	.-8      	; 0x2c4 <.do_clear_bss_loop>
     2cc:	0e 94 c7 02 	call	0x58e	; 0x58e <main>
     2d0:	0c 94 06 0f 	jmp	0x1e0c	; 0x1e0c <_exit>

000002d4 <__bad_interrupt>:
     2d4:	0c 94 8d 01 	jmp	0x31a	; 0x31a <__vector_default>

000002d8 <clock_init>:
#include <avr/io.h>
#include <avr/interrupt.h>
#include <util/delay.h>
#include <avr/pgmspace.h>

void clock_init(void) {
     2d8:	80 e0       	ldi	r24, 0x00	; 0
     2da:	90 e0       	ldi	r25, 0x00	; 0
     2dc:	20 e8       	ldi	r18, 0x80	; 128
     2de:	0f b6       	in	r0, 0x3f	; 63
     2e0:	f8 94       	cli
     2e2:	20 93 61 00 	sts	0x0061, r18
     2e6:	80 93 61 00 	sts	0x0061, r24
     2ea:	0f be       	out	0x3f, r0	; 63
	#else
		#error "F_CPU Unrecognized"
	#endif
	
	//OSCAL set by the bootloader.
}
     2ec:	08 95       	ret

000002ee <joy_init>:
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}

void joy_init(void) {
     2ee:	84 b1       	in	r24, 0x04	; 4
     2f0:	8f 72       	andi	r24, 0x2F	; 47
     2f2:	84 b9       	out	0x04, r24	; 4
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     2f4:	8d b1       	in	r24, 0x0d	; 13
     2f6:	83 7f       	andi	r24, 0xF3	; 243
     2f8:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
     2fa:	85 b1       	in	r24, 0x05	; 5
     2fc:	80 6d       	ori	r24, 0xD0	; 208
     2fe:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
     300:	8e b1       	in	r24, 0x0e	; 14
     302:	8c 60       	ori	r24, 0x0C	; 12
     304:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
     306:	80 ec       	ldi	r24, 0xC0	; 192
     308:	8d bb       	out	0x1d, r24	; 29
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
     30a:	80 ed       	ldi	r24, 0xD0	; 208
     30c:	80 93 6c 00 	sts	0x006C, r24
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
     310:	8c e0       	ldi	r24, 0x0C	; 12
     312:	80 93 6b 00 	sts	0x006B, r24
	
}
     316:	08 95       	ret

00000318 <pcint_init>:
	}
	else
		printf_P(PSTR("\n[debug] PB? Released"));
}

void pcint_init(void) {
     318:	08 95       	ret

0000031a <__vector_default>:
			printf_P(PSTR("\nInvalid Mode."));
		}
	}	
} 
		
ISR(BADISR_vect) {
     31a:	1f 92       	push	r1
     31c:	0f 92       	push	r0
     31e:	0f b6       	in	r0, 0x3f	; 63
     320:	0f 92       	push	r0
     322:	11 24       	eor	r1, r1
     324:	2f 93       	push	r18
     326:	3f 93       	push	r19
     328:	4f 93       	push	r20
     32a:	5f 93       	push	r21
     32c:	6f 93       	push	r22
     32e:	7f 93       	push	r23
     330:	8f 93       	push	r24
     332:	9f 93       	push	r25
     334:	af 93       	push	r26
     336:	bf 93       	push	r27
     338:	ef 93       	push	r30
     33a:	ff 93       	push	r31
	printf_P(PSTR("\n\nInvalid Interupt Enabled\n"));
     33c:	8c e5       	ldi	r24, 0x5C	; 92
     33e:	90 e0       	ldi	r25, 0x00	; 0
     340:	9f 93       	push	r25
     342:	8f 93       	push	r24
     344:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     348:	0f 90       	pop	r0
     34a:	0f 90       	pop	r0
}
     34c:	ff 91       	pop	r31
     34e:	ef 91       	pop	r30
     350:	bf 91       	pop	r27
     352:	af 91       	pop	r26
     354:	9f 91       	pop	r25
     356:	8f 91       	pop	r24
     358:	7f 91       	pop	r23
     35a:	6f 91       	pop	r22
     35c:	5f 91       	pop	r21
     35e:	4f 91       	pop	r20
     360:	3f 91       	pop	r19
     362:	2f 91       	pop	r18
     364:	0f 90       	pop	r0
     366:	0f be       	out	0x3f, r0	; 63
     368:	0f 90       	pop	r0
     36a:	1f 90       	pop	r1
     36c:	18 95       	reti

0000036e <__vector_2>:
	
}



ISR(PCINT0_vect) {
     36e:	1f 92       	push	r1
     370:	0f 92       	push	r0
     372:	0f b6       	in	r0, 0x3f	; 63
     374:	0f 92       	push	r0
     376:	11 24       	eor	r1, r1
     378:	2f 93       	push	r18
     37a:	3f 93       	push	r19
     37c:	4f 93       	push	r20
     37e:	5f 93       	push	r21
     380:	6f 93       	push	r22
     382:	7f 93       	push	r23
     384:	8f 93       	push	r24
     386:	9f 93       	push	r25
     388:	af 93       	push	r26
     38a:	bf 93       	push	r27
     38c:	cf 93       	push	r28
     38e:	df 93       	push	r29
     390:	ef 93       	push	r30
     392:	ff 93       	push	r31
	//PE2,3
	uint8_t iPINE = (uint8_t)~PINE;
     394:	8c b1       	in	r24, 0x0c	; 12
	if (iPINE&((1<<2)|(1<<3))) {
     396:	80 95       	com	r24
     398:	c8 2f       	mov	r28, r24
     39a:	d0 e0       	ldi	r29, 0x00	; 0
     39c:	ce 01       	movw	r24, r28
     39e:	8c 70       	andi	r24, 0x0C	; 12
     3a0:	90 70       	andi	r25, 0x00	; 0
     3a2:	89 2b       	or	r24, r25
     3a4:	79 f0       	breq	.+30     	; 0x3c4 <__vector_2+0x56>
		if (iPINE&(1<<2))
     3a6:	c2 ff       	sbrs	r28, 2
     3a8:	08 c0       	rjmp	.+16     	; 0x3ba <__vector_2+0x4c>
			printf_P(PSTR("\n[debug] Left"));
     3aa:	86 e4       	ldi	r24, 0x46	; 70
     3ac:	91 e0       	ldi	r25, 0x01	; 1
     3ae:	9f 93       	push	r25
     3b0:	8f 93       	push	r24
     3b2:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     3b6:	0f 90       	pop	r0
     3b8:	0f 90       	pop	r0
		if (iPINE&(1<<3))
     3ba:	c3 ff       	sbrs	r28, 3
     3bc:	0b c0       	rjmp	.+22     	; 0x3d4 <__vector_2+0x66>
			printf_P(PSTR("\n[debug] Right"));
     3be:	87 e3       	ldi	r24, 0x37	; 55
     3c0:	91 e0       	ldi	r25, 0x01	; 1
     3c2:	02 c0       	rjmp	.+4      	; 0x3c8 <__vector_2+0x5a>
	}
	else
		printf_P(PSTR("\n[debug] PE? Released"));
     3c4:	81 e2       	ldi	r24, 0x21	; 33
     3c6:	91 e0       	ldi	r25, 0x01	; 1
     3c8:	9f 93       	push	r25
     3ca:	8f 93       	push	r24
     3cc:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     3d0:	0f 90       	pop	r0
     3d2:	0f 90       	pop	r0
}
     3d4:	ff 91       	pop	r31
     3d6:	ef 91       	pop	r30
     3d8:	df 91       	pop	r29
     3da:	cf 91       	pop	r28
     3dc:	bf 91       	pop	r27
     3de:	af 91       	pop	r26
     3e0:	9f 91       	pop	r25
     3e2:	8f 91       	pop	r24
     3e4:	7f 91       	pop	r23
     3e6:	6f 91       	pop	r22
     3e8:	5f 91       	pop	r21
     3ea:	4f 91       	pop	r20
     3ec:	3f 91       	pop	r19
     3ee:	2f 91       	pop	r18
     3f0:	0f 90       	pop	r0
     3f2:	0f be       	out	0x3f, r0	; 63
     3f4:	0f 90       	pop	r0
     3f6:	1f 90       	pop	r1
     3f8:	18 95       	reti

000003fa <init>:

void pcint_init(void) {
	
}

void init(void) {
     3fa:	f8 94       	cli
	cli();
	power_lcd_disable();
     3fc:	e4 e6       	ldi	r30, 0x64	; 100
     3fe:	f0 e0       	ldi	r31, 0x00	; 0
     400:	80 81       	ld	r24, Z
     402:	80 61       	ori	r24, 0x10	; 16
     404:	80 83       	st	Z, r24
	power_spi_disable();
     406:	80 81       	ld	r24, Z
     408:	84 60       	ori	r24, 0x04	; 4
     40a:	80 83       	st	Z, r24
	#elif F_CPU == 2000000
		clock_prescale_set(clock_div_4);	
	#elif F_CPU == 4000000
		clock_prescale_set(clock_div_2);	
	#elif F_CPU == 8000000
		clock_prescale_set(clock_div_1);	
     40c:	80 e0       	ldi	r24, 0x00	; 0
     40e:	90 e0       	ldi	r25, 0x00	; 0
     410:	20 e8       	ldi	r18, 0x80	; 128
     412:	0f b6       	in	r0, 0x3f	; 63
     414:	f8 94       	cli
     416:	20 93 61 00 	sts	0x0061, r18
     41a:	80 93 61 00 	sts	0x0061, r24
     41e:	0f be       	out	0x3f, r0	; 63
	}
}

void joy_init(void) {
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
     420:	84 b1       	in	r24, 0x04	; 4
     422:	8f 72       	andi	r24, 0x2F	; 47
     424:	84 b9       	out	0x04, r24	; 4
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     426:	8d b1       	in	r24, 0x0d	; 13
     428:	83 7f       	andi	r24, 0xF3	; 243
     42a:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
     42c:	85 b1       	in	r24, 0x05	; 5
     42e:	80 6d       	ori	r24, 0xD0	; 208
     430:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
     432:	8e b1       	in	r24, 0x0e	; 14
     434:	8c 60       	ori	r24, 0x0C	; 12
     436:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
     438:	80 ec       	ldi	r24, 0xC0	; 192
     43a:	8d bb       	out	0x1d, r24	; 29
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
     43c:	80 ed       	ldi	r24, 0xD0	; 208
     43e:	80 93 6c 00 	sts	0x006C, r24
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
     442:	8c e0       	ldi	r24, 0x0C	; 12
     444:	80 93 6b 00 	sts	0x006B, r24
	cli();
	power_lcd_disable();
	power_spi_disable();
	clock_init();
	joy_init();
	usart_init();
     448:	0e 94 de 06 	call	0xdbc	; 0xdbc <usart_init>
	adc_init();
     44c:	0e 94 41 04 	call	0x882	; 0x882 <adc_init>
	timers_init();
     450:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <timers_init>
	MOTOR_CTL_DDR|=((1<<M_AIN1)|(1<<M_AIN2)|(1<<M_BIN1)|(1<<M_BIN2));
     454:	8a b1       	in	r24, 0x0a	; 10
     456:	8a 6a       	ori	r24, 0xAA	; 170
     458:	8a b9       	out	0x0a, r24	; 10
	motor_mode_L(MOTOR_L_FWD);
     45a:	81 e0       	ldi	r24, 0x01	; 1
     45c:	0e 94 a2 08 	call	0x1144	; 0x1144 <motor_mode_L>
	motor_mode_R(MOTOR_R_FWD);
     460:	81 e0       	ldi	r24, 0x01	; 1
     462:	0e 94 79 08 	call	0x10f2	; 0x10f2 <motor_mode_R>
	sei();
     466:	78 94       	sei
	printf_P(PSTR("\nInit: Done\n\n"));
     468:	86 ed       	ldi	r24, 0xD6	; 214
     46a:	90 e0       	ldi	r25, 0x00	; 0
     46c:	9f 93       	push	r25
     46e:	8f 93       	push	r24
     470:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     474:	0f 90       	pop	r0
     476:	0f 90       	pop	r0
}
     478:	08 95       	ret

0000047a <__vector_3>:
	}
	else
		printf_P(PSTR("\n[debug] PE? Released"));
}

ISR(PCINT1_vect) {
     47a:	1f 92       	push	r1
     47c:	0f 92       	push	r0
     47e:	0f b6       	in	r0, 0x3f	; 63
     480:	0f 92       	push	r0
     482:	11 24       	eor	r1, r1
     484:	1f 93       	push	r17
     486:	2f 93       	push	r18
     488:	3f 93       	push	r19
     48a:	4f 93       	push	r20
     48c:	5f 93       	push	r21
     48e:	6f 93       	push	r22
     490:	7f 93       	push	r23
     492:	8f 93       	push	r24
     494:	9f 93       	push	r25
     496:	af 93       	push	r26
     498:	bf 93       	push	r27
     49a:	ef 93       	push	r30
     49c:	ff 93       	push	r31
	//PB7,4,6
	uint8_t iPINB = (uint8_t)~PINB;
     49e:	93 b1       	in	r25, 0x03	; 3
     4a0:	90 95       	com	r25
	if (iPINB&((1<<7)|(1<<6)|(1<<4))) {
     4a2:	19 2f       	mov	r17, r25
     4a4:	89 2f       	mov	r24, r25
     4a6:	80 7d       	andi	r24, 0xD0	; 208
     4a8:	69 f1       	breq	.+90     	; 0x504 <__stack+0x5>
		if (iPINB&(1<<7)) {
     4aa:	97 ff       	sbrs	r25, 7
     4ac:	0e c0       	rjmp	.+28     	; 0x4ca <__vector_3+0x50>
			printf_P(PSTR("\n[debug] Down "));
     4ae:	82 e1       	ldi	r24, 0x12	; 18
     4b0:	91 e0       	ldi	r25, 0x01	; 1
     4b2:	9f 93       	push	r25
     4b4:	8f 93       	push	r24
     4b6:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
			adc_calibrate_update();
     4ba:	0e 94 b8 04 	call	0x970	; 0x970 <adc_calibrate_update>
			print_adc_calibration();
     4be:	0e 94 33 05 	call	0xa66	; 0xa66 <print_adc_calibration>
			print_adc_values();
     4c2:	0e 94 7e 05 	call	0xafc	; 0xafc <print_adc_values>
     4c6:	0f 90       	pop	r0
     4c8:	0f 90       	pop	r0
		}
		if (iPINB&(1<<4)) {
     4ca:	14 ff       	sbrs	r17, 4
     4cc:	0c c0       	rjmp	.+24     	; 0x4e6 <__vector_3+0x6c>
			printf_P(PSTR("\n[debug] In"));
     4ce:	86 e0       	ldi	r24, 0x06	; 6
     4d0:	91 e0       	ldi	r25, 0x01	; 1
     4d2:	9f 93       	push	r25
     4d4:	8f 93       	push	r24
     4d6:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
			print_adc_calibration();
     4da:	0e 94 33 05 	call	0xa66	; 0xa66 <print_adc_calibration>
			print_adc_values();
     4de:	0e 94 7e 05 	call	0xafc	; 0xafc <print_adc_values>
     4e2:	0f 90       	pop	r0
     4e4:	0f 90       	pop	r0
		}
		if (iPINB&(1<<6)) {
     4e6:	16 ff       	sbrs	r17, 6
     4e8:	15 c0       	rjmp	.+42     	; 0x514 <__stack+0x15>
			printf_P(PSTR("\n[debug] Up"));
     4ea:	8a ef       	ldi	r24, 0xFA	; 250
     4ec:	90 e0       	ldi	r25, 0x00	; 0
     4ee:	9f 93       	push	r25
     4f0:	8f 93       	push	r24
     4f2:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
			adc_calibrate_clear();
     4f6:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <adc_calibrate_clear>
			print_adc_calibration();
     4fa:	0e 94 33 05 	call	0xa66	; 0xa66 <print_adc_calibration>
			print_adc_values();
     4fe:	0e 94 7e 05 	call	0xafc	; 0xafc <print_adc_values>
     502:	06 c0       	rjmp	.+12     	; 0x510 <__stack+0x11>
		}
	}
	else
		printf_P(PSTR("\n[debug] PB? Released"));
     504:	84 ee       	ldi	r24, 0xE4	; 228
     506:	90 e0       	ldi	r25, 0x00	; 0
     508:	9f 93       	push	r25
     50a:	8f 93       	push	r24
     50c:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     510:	0f 90       	pop	r0
     512:	0f 90       	pop	r0
}
     514:	ff 91       	pop	r31
     516:	ef 91       	pop	r30
     518:	bf 91       	pop	r27
     51a:	af 91       	pop	r26
     51c:	9f 91       	pop	r25
     51e:	8f 91       	pop	r24
     520:	7f 91       	pop	r23
     522:	6f 91       	pop	r22
     524:	5f 91       	pop	r21
     526:	4f 91       	pop	r20
     528:	3f 91       	pop	r19
     52a:	2f 91       	pop	r18
     52c:	1f 91       	pop	r17
     52e:	0f 90       	pop	r0
     530:	0f be       	out	0x3f, r0	; 63
     532:	0f 90       	pop	r0
     534:	1f 90       	pop	r1
     536:	18 95       	reti

00000538 <print_bin>:
	#endif
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
     538:	ef 92       	push	r14
     53a:	ff 92       	push	r15
     53c:	0f 93       	push	r16
     53e:	1f 93       	push	r17
     540:	cf 93       	push	r28
     542:	df 93       	push	r29
     544:	c7 e0       	ldi	r28, 0x07	; 7
     546:	d0 e0       	ldi	r29, 0x00	; 0
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
     548:	91 e0       	ldi	r25, 0x01	; 1
     54a:	e9 2e       	mov	r14, r25
     54c:	f1 2c       	mov	r15, r1
     54e:	08 2f       	mov	r16, r24
     550:	10 e0       	ldi	r17, 0x00	; 0
     552:	c7 01       	movw	r24, r14
     554:	0c 2e       	mov	r0, r28
     556:	02 c0       	rjmp	.+4      	; 0x55c <print_bin+0x24>
     558:	88 0f       	add	r24, r24
     55a:	99 1f       	adc	r25, r25
     55c:	0a 94       	dec	r0
     55e:	e2 f7       	brpl	.-8      	; 0x558 <print_bin+0x20>
     560:	80 23       	and	r24, r16
     562:	91 23       	and	r25, r17
     564:	0c 2e       	mov	r0, r28
     566:	02 c0       	rjmp	.+4      	; 0x56c <print_bin+0x34>
     568:	95 95       	asr	r25
     56a:	87 95       	ror	r24
     56c:	0a 94       	dec	r0
     56e:	e2 f7       	brpl	.-8      	; 0x568 <print_bin+0x30>
     570:	c0 96       	adiw	r24, 0x30	; 48
     572:	0e 94 06 09 	call	0x120c	; 0x120c <putchar>
     576:	21 97       	sbiw	r28, 0x01	; 1
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
	for(int8_t j=7; j>=0; --j) {
     578:	8f ef       	ldi	r24, 0xFF	; 255
     57a:	cf 3f       	cpi	r28, 0xFF	; 255
     57c:	d8 07       	cpc	r29, r24
     57e:	49 f7       	brne	.-46     	; 0x552 <print_bin+0x1a>
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}
     580:	df 91       	pop	r29
     582:	cf 91       	pop	r28
     584:	1f 91       	pop	r17
     586:	0f 91       	pop	r16
     588:	ff 90       	pop	r15
     58a:	ef 90       	pop	r14
     58c:	08 95       	ret

0000058e <main>:
	motor_mode_R(MOTOR_R_FWD);
	sei();
	printf_P(PSTR("\nInit: Done\n\n"));
}

int main(void) {
     58e:	6f 92       	push	r6
     590:	7f 92       	push	r7
     592:	8f 92       	push	r8
     594:	9f 92       	push	r9
     596:	af 92       	push	r10
     598:	bf 92       	push	r11
     59a:	cf 92       	push	r12
     59c:	df 92       	push	r13
     59e:	ef 92       	push	r14
     5a0:	ff 92       	push	r15
     5a2:	0f 93       	push	r16
     5a4:	1f 93       	push	r17
     5a6:	df 93       	push	r29
     5a8:	cf 93       	push	r28
     5aa:	0f 92       	push	r0
     5ac:	cd b7       	in	r28, 0x3d	; 61
     5ae:	de b7       	in	r29, 0x3e	; 62
	init();
     5b0:	0e 94 fd 01 	call	0x3fa	; 0x3fa <init>
	set_motor_L(0);
     5b4:	80 e0       	ldi	r24, 0x00	; 0
     5b6:	90 e0       	ldi	r25, 0x00	; 0
     5b8:	0e 94 30 08 	call	0x1060	; 0x1060 <set_motor_L>
	set_motor_R(0);
     5bc:	80 e0       	ldi	r24, 0x00	; 0
     5be:	90 e0       	ldi	r25, 0x00	; 0
     5c0:	0e 94 37 08 	call	0x106e	; 0x106e <set_motor_R>
		
	char input;
	for(;;) {
		printf_P(PSTR("\nWhat ([T]est/[F]ollow): "));
     5c4:	0c eb       	ldi	r16, 0xBC	; 188
     5c6:	a0 2e       	mov	r10, r16
     5c8:	00 e0       	ldi	r16, 0x00	; 0
     5ca:	b0 2e       	mov	r11, r16
		scanf("%c",&input);
     5cc:	6e 01       	movw	r12, r28
     5ce:	08 94       	sec
     5d0:	c1 1c       	adc	r12, r1
     5d2:	d1 1c       	adc	r13, r1
     5d4:	10 e0       	ldi	r17, 0x00	; 0
     5d6:	e1 2e       	mov	r14, r17
     5d8:	11 e0       	ldi	r17, 0x01	; 1
     5da:	f1 2e       	mov	r15, r17
				printf_P(PSTR("\nPINE : "));print_bin(PINE);
				_delay_ms(700);
			}
		}
		else {
			printf_P(PSTR("\nInvalid Mode."));
     5dc:	08 e7       	ldi	r16, 0x78	; 120
     5de:	10 e0       	ldi	r17, 0x00	; 0
	set_motor_L(0);
	set_motor_R(0);
		
	char input;
	for(;;) {
		printf_P(PSTR("\nWhat ([T]est/[F]ollow): "));
     5e0:	bf 92       	push	r11
     5e2:	af 92       	push	r10
     5e4:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
		scanf("%c",&input);
     5e8:	df 92       	push	r13
     5ea:	cf 92       	push	r12
     5ec:	ff 92       	push	r15
     5ee:	ef 92       	push	r14
     5f0:	0e 94 0d 09 	call	0x121a	; 0x121a <scanf>
		if (input=='F') {
     5f4:	89 81       	ldd	r24, Y+1	; 0x01
     5f6:	2d b7       	in	r18, 0x3d	; 61
     5f8:	3e b7       	in	r19, 0x3e	; 62
     5fa:	2a 5f       	subi	r18, 0xFA	; 250
     5fc:	3f 4f       	sbci	r19, 0xFF	; 255
     5fe:	0f b6       	in	r0, 0x3f	; 63
     600:	f8 94       	cli
     602:	3e bf       	out	0x3e, r19	; 62
     604:	0f be       	out	0x3f, r0	; 63
     606:	2d bf       	out	0x3d, r18	; 61
     608:	86 34       	cpi	r24, 0x46	; 70
     60a:	09 f0       	breq	.+2      	; 0x60e <main+0x80>
     60c:	62 c0       	rjmp	.+196    	; 0x6d2 <main+0x144>
			for (;;) {
				uint16_t c_speed [2] = {get_motor_L(),get_motor_R()};
				printf("\nML: %X",c_speed[0]);
     60e:	b3 e0       	ldi	r27, 0x03	; 3
     610:	8b 2e       	mov	r8, r27
     612:	b1 e0       	ldi	r27, 0x01	; 1
     614:	9b 2e       	mov	r9, r27
				printf("\nMR: %X",c_speed[1]);
     616:	ab e0       	ldi	r26, 0x0B	; 11
     618:	aa 2e       	mov	r10, r26
     61a:	a1 e0       	ldi	r26, 0x01	; 1
     61c:	ba 2e       	mov	r11, r26
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     61e:	f8 ec       	ldi	r31, 0xC8	; 200
     620:	cf 2e       	mov	r12, r31
     622:	d1 2c       	mov	r13, r1
	for(;;) {
		printf_P(PSTR("\nWhat ([T]est/[F]ollow): "));
		scanf("%c",&input);
		if (input=='F') {
			for (;;) {
				uint16_t c_speed [2] = {get_motor_L(),get_motor_R()};
     624:	0e 94 20 08 	call	0x1040	; 0x1040 <get_motor_L>
     628:	8c 01       	movw	r16, r24
     62a:	0e 94 28 08 	call	0x1050	; 0x1050 <get_motor_R>
     62e:	7c 01       	movw	r14, r24
				printf("\nML: %X",c_speed[0]);
     630:	1f 93       	push	r17
     632:	0f 93       	push	r16
     634:	9f 92       	push	r9
     636:	8f 92       	push	r8
     638:	0e 94 cb 08 	call	0x1196	; 0x1196 <printf>
				printf("\nMR: %X",c_speed[1]);
     63c:	ff 92       	push	r15
     63e:	ef 92       	push	r14
     640:	bf 92       	push	r11
     642:	af 92       	push	r10
     644:	0e 94 cb 08 	call	0x1196	; 0x1196 <printf>
				print_adc_values();
     648:	0e 94 7e 05 	call	0xafc	; 0xafc <print_adc_values>
		
				uint16_t adc_val_mixed [2] = {	adc_get_val(0) + adc_get_val(1) * LF_ADC_MIX_WIEGHT,	\
     64c:	80 e0       	ldi	r24, 0x00	; 0
     64e:	0e 94 c2 03 	call	0x784	; 0x784 <adc_get_val>
     652:	8c 01       	movw	r16, r24
     654:	81 e0       	ldi	r24, 0x01	; 1
     656:	0e 94 c2 03 	call	0x784	; 0x784 <adc_get_val>
     65a:	7c 01       	movw	r14, r24
     65c:	ee 0c       	add	r14, r14
     65e:	ff 1c       	adc	r15, r15
     660:	ee 0c       	add	r14, r14
     662:	ff 1c       	adc	r15, r15
     664:	e8 0e       	add	r14, r24
     666:	f9 1e       	adc	r15, r25
     668:	e0 0e       	add	r14, r16
     66a:	f1 1e       	adc	r15, r17
     66c:	83 e0       	ldi	r24, 0x03	; 3
     66e:	0e 94 c2 03 	call	0x784	; 0x784 <adc_get_val>
     672:	8c 01       	movw	r16, r24
     674:	82 e0       	ldi	r24, 0x02	; 2
     676:	0e 94 c2 03 	call	0x784	; 0x784 <adc_get_val>
     67a:	9c 01       	movw	r18, r24
     67c:	22 0f       	add	r18, r18
     67e:	33 1f       	adc	r19, r19
     680:	22 0f       	add	r18, r18
     682:	33 1f       	adc	r19, r19
     684:	28 0f       	add	r18, r24
     686:	39 1f       	adc	r19, r25
     688:	20 0f       	add	r18, r16
     68a:	31 1f       	adc	r19, r17
												adc_get_val(3) + adc_get_val(2) * LF_ADC_MIX_WIEGHT	};

				if (adc_val_mixed[0]>adc_val_mixed[1])
     68c:	8d b7       	in	r24, 0x3d	; 61
     68e:	9e b7       	in	r25, 0x3e	; 62
     690:	08 96       	adiw	r24, 0x08	; 8
     692:	0f b6       	in	r0, 0x3f	; 63
     694:	f8 94       	cli
     696:	9e bf       	out	0x3e, r25	; 62
     698:	0f be       	out	0x3f, r0	; 63
     69a:	8d bf       	out	0x3d, r24	; 61
     69c:	2e 15       	cp	r18, r14
     69e:	3f 05       	cpc	r19, r15
     6a0:	28 f4       	brcc	.+10     	; 0x6ac <main+0x11e>
					lf_turn_left_inc(LF_INC);
     6a2:	84 e6       	ldi	r24, 0x64	; 100
     6a4:	90 e0       	ldi	r25, 0x00	; 0
     6a6:	0e 94 3e 08 	call	0x107c	; 0x107c <lf_turn_left_inc>
     6aa:	0a c0       	rjmp	.+20     	; 0x6c0 <main+0x132>
				else if (adc_val_mixed[1]>adc_val_mixed[0])
     6ac:	e2 16       	cp	r14, r18
     6ae:	f3 06       	cpc	r15, r19
     6b0:	28 f4       	brcc	.+10     	; 0x6bc <main+0x12e>
					lf_turn_right_inc(LF_INC);
     6b2:	84 e6       	ldi	r24, 0x64	; 100
     6b4:	90 e0       	ldi	r25, 0x00	; 0
     6b6:	0e 94 53 08 	call	0x10a6	; 0x10a6 <lf_turn_right_inc>
     6ba:	02 c0       	rjmp	.+4      	; 0x6c0 <main+0x132>
				else
					lf_full_speed();
     6bc:	0e 94 68 08 	call	0x10d0	; 0x10d0 <lf_full_speed>
     6c0:	88 e5       	ldi	r24, 0x58	; 88
     6c2:	9b e1       	ldi	r25, 0x1B	; 27
     6c4:	f6 01       	movw	r30, r12
     6c6:	31 97       	sbiw	r30, 0x01	; 1
     6c8:	f1 f7       	brne	.-4      	; 0x6c6 <main+0x138>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     6ca:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     6cc:	09 f4       	brne	.+2      	; 0x6d0 <main+0x142>
     6ce:	aa cf       	rjmp	.-172    	; 0x624 <main+0x96>
     6d0:	f9 cf       	rjmp	.-14     	; 0x6c4 <main+0x136>

				_delay_ms(700);
				// do at every adc calc or pwm vector.
			}
		}
		else if(input=='T') {
     6d2:	84 35       	cpi	r24, 0x54	; 84
     6d4:	09 f0       	breq	.+2      	; 0x6d8 <main+0x14a>
     6d6:	4d c0       	rjmp	.+154    	; 0x772 <main+0x1e4>
			motor_mode_L(MOTOR_L_FWD);
     6d8:	81 e0       	ldi	r24, 0x01	; 1
     6da:	0e 94 a2 08 	call	0x1144	; 0x1144 <motor_mode_L>
			motor_mode_R(MOTOR_R_FWD);	
     6de:	81 e0       	ldi	r24, 0x01	; 1
     6e0:	0e 94 79 08 	call	0x10f2	; 0x10f2 <motor_mode_R>
			for(;;) {
			
				printf_P(PSTR("\n       76543210"));
     6e4:	6b ea       	ldi	r22, 0xAB	; 171
     6e6:	66 2e       	mov	r6, r22
     6e8:	60 e0       	ldi	r22, 0x00	; 0
     6ea:	76 2e       	mov	r7, r22
				printf_P(PSTR("\nPORTB: "));print_bin(PORTB);
     6ec:	52 ea       	ldi	r21, 0xA2	; 162
     6ee:	85 2e       	mov	r8, r21
     6f0:	50 e0       	ldi	r21, 0x00	; 0
     6f2:	95 2e       	mov	r9, r21
				printf_P(PSTR("\nPORTD: "));print_bin(PORTD);
     6f4:	49 e9       	ldi	r20, 0x99	; 153
     6f6:	a4 2e       	mov	r10, r20
     6f8:	40 e0       	ldi	r20, 0x00	; 0
     6fa:	b4 2e       	mov	r11, r20
				printf_P(PSTR("\nPINB : "));print_bin(PINB);
     6fc:	30 e9       	ldi	r19, 0x90	; 144
     6fe:	c3 2e       	mov	r12, r19
     700:	30 e0       	ldi	r19, 0x00	; 0
     702:	d3 2e       	mov	r13, r19
				printf_P(PSTR("\nPINE : "));print_bin(PINE);
     704:	27 e8       	ldi	r18, 0x87	; 135
     706:	e2 2e       	mov	r14, r18
     708:	20 e0       	ldi	r18, 0x00	; 0
     70a:	f2 2e       	mov	r15, r18
     70c:	08 ec       	ldi	r16, 0xC8	; 200
     70e:	10 e0       	ldi	r17, 0x00	; 0
		else if(input=='T') {
			motor_mode_L(MOTOR_L_FWD);
			motor_mode_R(MOTOR_R_FWD);	
			for(;;) {
			
				printf_P(PSTR("\n       76543210"));
     710:	7f 92       	push	r7
     712:	6f 92       	push	r6
     714:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
				printf_P(PSTR("\nPORTB: "));print_bin(PORTB);
     718:	9f 92       	push	r9
     71a:	8f 92       	push	r8
     71c:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     720:	85 b1       	in	r24, 0x05	; 5
     722:	0e 94 9c 02 	call	0x538	; 0x538 <print_bin>
				printf_P(PSTR("\nPORTD: "));print_bin(PORTD);
     726:	bf 92       	push	r11
     728:	af 92       	push	r10
     72a:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     72e:	8b b1       	in	r24, 0x0b	; 11
     730:	0e 94 9c 02 	call	0x538	; 0x538 <print_bin>
				printf_P(PSTR("\nPINB : "));print_bin(PINB);
     734:	df 92       	push	r13
     736:	cf 92       	push	r12
     738:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     73c:	83 b1       	in	r24, 0x03	; 3
     73e:	0e 94 9c 02 	call	0x538	; 0x538 <print_bin>
				printf_P(PSTR("\nPINE : "));print_bin(PINE);
     742:	ff 92       	push	r15
     744:	ef 92       	push	r14
     746:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     74a:	8c b1       	in	r24, 0x0c	; 12
     74c:	0e 94 9c 02 	call	0x538	; 0x538 <print_bin>
     750:	88 e5       	ldi	r24, 0x58	; 88
     752:	9b e1       	ldi	r25, 0x1B	; 27
     754:	2d b7       	in	r18, 0x3d	; 61
     756:	3e b7       	in	r19, 0x3e	; 62
     758:	26 5f       	subi	r18, 0xF6	; 246
     75a:	3f 4f       	sbci	r19, 0xFF	; 255
     75c:	0f b6       	in	r0, 0x3f	; 63
     75e:	f8 94       	cli
     760:	3e bf       	out	0x3e, r19	; 62
     762:	0f be       	out	0x3f, r0	; 63
     764:	2d bf       	out	0x3d, r18	; 61
     766:	f8 01       	movw	r30, r16
     768:	31 97       	sbiw	r30, 0x01	; 1
     76a:	f1 f7       	brne	.-4      	; 0x768 <main+0x1da>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     76c:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     76e:	d9 f7       	brne	.-10     	; 0x766 <main+0x1d8>
     770:	cf cf       	rjmp	.-98     	; 0x710 <main+0x182>
				_delay_ms(700);
			}
		}
		else {
			printf_P(PSTR("\nInvalid Mode."));
     772:	1f 93       	push	r17
     774:	0f 93       	push	r16
     776:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     77a:	0f 90       	pop	r0
     77c:	0f 90       	pop	r0
     77e:	30 cf       	rjmp	.-416    	; 0x5e0 <main+0x52>

00000780 <max>:
#include <math.h>
#include <util/delay_basic.h>
#include <avr/pgmspace.h>
#include <string.h>

uint8_t max(uint16_t val[],uint8_t sz) {
     780:	86 2f       	mov	r24, r22
		if (val[c]<tmpv) {
			tmpi=c;
			tmpv=val[c];
		}
	return tmpi;
}
     782:	08 95       	ret

00000784 <adc_get_val>:
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_offset[chan]);
}


uint16_t adc_get_val(uint8_t ch) {
     784:	e8 2f       	mov	r30, r24
     786:	f0 e0       	ldi	r31, 0x00	; 0
     788:	ee 0f       	add	r30, r30
     78a:	ff 1f       	adc	r31, r31
     78c:	df 01       	movw	r26, r30
     78e:	a7 51       	subi	r26, 0x17	; 23
     790:	be 4f       	sbci	r27, 0xFE	; 254
     792:	ef 50       	subi	r30, 0x0F	; 15
     794:	fe 4f       	sbci	r31, 0xFE	; 254
     796:	20 81       	ld	r18, Z
     798:	31 81       	ldd	r19, Z+1	; 0x01
     79a:	8d 91       	ld	r24, X+
     79c:	9c 91       	ld	r25, X
     79e:	28 0f       	add	r18, r24
     7a0:	39 1f       	adc	r19, r25
	return adc_val[ch]+adc_offset[ch];
}
     7a2:	c9 01       	movw	r24, r18
     7a4:	08 95       	ret

000007a6 <adc_calibrate_clear>:

void adc_calibrate_store() {
	printf_P(PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}

void adc_calibrate_clear() {
     7a6:	10 92 f2 01 	sts	0x01F2, r1
     7aa:	10 92 f1 01 	sts	0x01F1, r1
     7ae:	10 92 f4 01 	sts	0x01F4, r1
     7b2:	10 92 f3 01 	sts	0x01F3, r1
     7b6:	10 92 f6 01 	sts	0x01F6, r1
     7ba:	10 92 f5 01 	sts	0x01F5, r1
     7be:	10 92 f8 01 	sts	0x01F8, r1
     7c2:	10 92 f7 01 	sts	0x01F7, r1
	for(uint8_t j= 0;j<channel_amt;++j)
		adc_offset[j]=0;
	num_calibrations = 0;
     7c6:	10 92 62 01 	sts	0x0162, r1
}
     7ca:	08 95       	ret

000007cc <adc_set_channel>:
	//_delay_loop_2(ADC_CYCLE_DELAY*26);

	printf_P(PSTR("\t[done]"));
}

void adc_set_channel(uint8_t channel) {
     7cc:	ac e7       	ldi	r26, 0x7C	; 124
     7ce:	b0 e0       	ldi	r27, 0x00	; 0
     7d0:	9c 91       	ld	r25, X
     7d2:	e1 e2       	ldi	r30, 0x21	; 33
     7d4:	f1 e0       	ldi	r31, 0x01	; 1
     7d6:	e8 0f       	add	r30, r24
     7d8:	f1 1d       	adc	r31, r1
     7da:	90 7e       	andi	r25, 0xE0	; 224
     7dc:	80 81       	ld	r24, Z
     7de:	98 2b       	or	r25, r24
     7e0:	9c 93       	st	X, r25
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
	//print_adc_values();
	//printf("V - chan %X\n",channel);
}
     7e2:	08 95       	ret

000007e4 <__vector_19>:

//ADC Interupt handler
ISR(ADC_vect) {
     7e4:	1f 92       	push	r1
     7e6:	0f 92       	push	r0
     7e8:	0f b6       	in	r0, 0x3f	; 63
     7ea:	0f 92       	push	r0
     7ec:	11 24       	eor	r1, r1
     7ee:	2f 93       	push	r18
     7f0:	3f 93       	push	r19
     7f2:	4f 93       	push	r20
     7f4:	8f 93       	push	r24
     7f6:	9f 93       	push	r25
     7f8:	af 93       	push	r26
     7fa:	bf 93       	push	r27
     7fc:	ef 93       	push	r30
     7fe:	ff 93       	push	r31
	// New conversion has already started.
	uint16_t adc_value;
	adc_value  =  ADCL;  
     800:	40 91 78 00 	lds	r20, 0x0078
	adc_value += (ADCH<<8);
     804:	30 91 79 00 	lds	r19, 0x0079
	uint8_t real_channel;

	// the curr_ch now has the chan of the on going conversion, we need the last one
	if (curr_ch==0)	real_channel = channel_amt-1; //curr_ch==0 
     808:	20 91 f9 01 	lds	r18, 0x01F9
     80c:	22 23       	and	r18, r18
     80e:	11 f4       	brne	.+4      	; 0x814 <__vector_19+0x30>
     810:	e3 e0       	ldi	r30, 0x03	; 3
     812:	02 c0       	rjmp	.+4      	; 0x818 <__vector_19+0x34>
	else		real_channel = curr_ch-1;
     814:	e2 2f       	mov	r30, r18
     816:	e1 50       	subi	r30, 0x01	; 1

	adc_val[real_channel] = adc_value;
     818:	f0 e0       	ldi	r31, 0x00	; 0
     81a:	ee 0f       	add	r30, r30
     81c:	ff 1f       	adc	r31, r31
     81e:	df 01       	movw	r26, r30
     820:	a7 51       	subi	r26, 0x17	; 23
     822:	be 4f       	sbci	r27, 0xFE	; 254
     824:	93 2f       	mov	r25, r19
     826:	80 e0       	ldi	r24, 0x00	; 0
     828:	84 0f       	add	r24, r20
     82a:	91 1d       	adc	r25, r1
     82c:	8d 93       	st	X+, r24
     82e:	9c 93       	st	X, r25
	++adc_amt[real_channel];
     830:	e6 50       	subi	r30, 0x06	; 6
     832:	fe 4f       	sbci	r31, 0xFE	; 254
     834:	80 81       	ld	r24, Z
     836:	91 81       	ldd	r25, Z+1	; 0x01
     838:	01 96       	adiw	r24, 0x01	; 1
     83a:	91 83       	std	Z+1, r25	; 0x01
     83c:	80 83       	st	Z, r24

	// Change the channel for the conversion after the one currently processing.
	if (++curr_ch >= channel_amt)	curr_ch = 0;
     83e:	82 2f       	mov	r24, r18
     840:	8f 5f       	subi	r24, 0xFF	; 255
     842:	80 93 f9 01 	sts	0x01F9, r24
     846:	84 30       	cpi	r24, 0x04	; 4
     848:	10 f0       	brcs	.+4      	; 0x84e <__vector_19+0x6a>
     84a:	10 92 f9 01 	sts	0x01F9, r1

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     84e:	80 91 7c 00 	lds	r24, 0x007C
     852:	e0 91 f9 01 	lds	r30, 0x01F9
     856:	f0 e0       	ldi	r31, 0x00	; 0
     858:	ef 5d       	subi	r30, 0xDF	; 223
     85a:	fe 4f       	sbci	r31, 0xFE	; 254
     85c:	80 7e       	andi	r24, 0xE0	; 224
     85e:	90 81       	ld	r25, Z
     860:	89 2b       	or	r24, r25
     862:	80 93 7c 00 	sts	0x007C, r24
	
	//printf("adc_value: %d",adc_value);
	
	//TODO: modify for running average (Ave= (Ave*(ct-1)+New)/ct)
	//INFO: Vin[V]=(ADCH·256+ADCL)·Vref[V]/1024
}
     866:	ff 91       	pop	r31
     868:	ef 91       	pop	r30
     86a:	bf 91       	pop	r27
     86c:	af 91       	pop	r26
     86e:	9f 91       	pop	r25
     870:	8f 91       	pop	r24
     872:	4f 91       	pop	r20
     874:	3f 91       	pop	r19
     876:	2f 91       	pop	r18
     878:	0f 90       	pop	r0
     87a:	0f be       	out	0x3f, r0	; 63
     87c:	0f 90       	pop	r0
     87e:	1f 90       	pop	r1
     880:	18 95       	reti

00000882 <adc_init>:
	for(uint8_t j= 0;j<channel_amt;++j)
		adc_offset[j]=0;
	num_calibrations = 0;
}

void adc_init() {
     882:	ef 92       	push	r14
     884:	ff 92       	push	r15
     886:	0f 93       	push	r16
     888:	1f 93       	push	r17
	printf_P(PSTR("\nadc: init"));
     88a:	8a e7       	ldi	r24, 0x7A	; 122
     88c:	91 e0       	ldi	r25, 0x01	; 1
     88e:	9f 93       	push	r25
     890:	8f 93       	push	r24
     892:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>

	power_adc_enable();
     896:	e4 e6       	ldi	r30, 0x64	; 100
     898:	f0 e0       	ldi	r31, 0x00	; 0
     89a:	80 81       	ld	r24, Z
     89c:	8e 7f       	andi	r24, 0xFE	; 254
     89e:	80 83       	st	Z, r24

	//Set Voltage to AVCC with external capacitor at AREF pin
	ADMUX|= (uint8_t)(1<<REFS0);
     8a0:	0c e7       	ldi	r16, 0x7C	; 124
     8a2:	10 e0       	ldi	r17, 0x00	; 0
     8a4:	f8 01       	movw	r30, r16
     8a6:	80 81       	ld	r24, Z
     8a8:	80 64       	ori	r24, 0x40	; 64
     8aa:	80 83       	st	Z, r24
	ADMUX&=(uint8_t)~(1<<REFS1);
     8ac:	80 81       	ld	r24, Z
     8ae:	8f 77       	andi	r24, 0x7F	; 127
     8b0:	80 83       	st	Z, r24
	//ADMUX&=~(1<<ADLAR); // Default disabled
	
	// Enable ADC, Inturupt, Trigger mode and set prescaler
	//ADCSRA=(((1<<ADEN)|(1<<ADIE)|(1<<ADATE))&0b11111000)|(ADC_PRESCALE);
	ADCSRA|= (uint8_t)(1<<ADEN)|(1<<ADIE)|(1<<ADATE);
     8b2:	2a e7       	ldi	r18, 0x7A	; 122
     8b4:	e2 2e       	mov	r14, r18
     8b6:	f1 2c       	mov	r15, r1
     8b8:	f7 01       	movw	r30, r14
     8ba:	80 81       	ld	r24, Z
     8bc:	88 6a       	ori	r24, 0xA8	; 168
     8be:	80 83       	st	Z, r24
	ADCSRA = (uint8_t)(ADCSRA & 0b11111000)|((uint8_t)ADC_PRESCALE);
     8c0:	80 81       	ld	r24, Z
     8c2:	88 7f       	andi	r24, 0xF8	; 248
     8c4:	86 60       	ori	r24, 0x06	; 6
     8c6:	80 83       	st	Z, r24
	
	// Enable Free Running Mode 
	ADCSRB|= (1<<7); //reserved bit.
     8c8:	eb e7       	ldi	r30, 0x7B	; 123
     8ca:	f0 e0       	ldi	r31, 0x00	; 0
     8cc:	80 81       	ld	r24, Z
     8ce:	80 68       	ori	r24, 0x80	; 128
     8d0:	80 83       	st	Z, r24
	ADCSRB&= (uint8_t)~(0b111); //(ADTS2:0)=0
     8d2:	80 81       	ld	r24, Z
     8d4:	88 7f       	andi	r24, 0xF8	; 248
     8d6:	80 83       	st	Z, r24
	
	// Disable Digital reads from analog pins
	DIDR0 |= (uint8_t)((1<<ADC4D)|(1<<ADC5D)|(1<<ADC6D)|(1<<ADC7D));
     8d8:	ee e7       	ldi	r30, 0x7E	; 126
     8da:	f0 e0       	ldi	r31, 0x00	; 0
     8dc:	80 81       	ld	r24, Z
     8de:	80 6f       	ori	r24, 0xF0	; 240
     8e0:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
     8e2:	83 b7       	in	r24, 0x33	; 51
     8e4:	81 7f       	andi	r24, 0xF1	; 241
     8e6:	82 60       	ori	r24, 0x02	; 2
     8e8:	83 bf       	out	0x33, r24	; 51
	printf_P(PSTR("\nadc: init: setup convertions"));
     8ea:	8c e5       	ldi	r24, 0x5C	; 92
     8ec:	91 e0       	ldi	r25, 0x01	; 1
     8ee:	9f 93       	push	r25
     8f0:	8f 93       	push	r24
     8f2:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
	adc_set_channel(curr_ch);
     8f6:	20 91 f9 01 	lds	r18, 0x01F9

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     8fa:	f8 01       	movw	r30, r16
     8fc:	80 81       	ld	r24, Z
     8fe:	a1 e2       	ldi	r26, 0x21	; 33
     900:	b1 e0       	ldi	r27, 0x01	; 1
     902:	fd 01       	movw	r30, r26
     904:	e2 0f       	add	r30, r18
     906:	f1 1d       	adc	r31, r1
     908:	80 7e       	andi	r24, 0xE0	; 224
     90a:	90 81       	ld	r25, Z
     90c:	89 2b       	or	r24, r25
     90e:	f8 01       	movw	r30, r16
     910:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
	printf_P(PSTR("\nadc: init: setup convertions"));
	adc_set_channel(curr_ch);
	//Start the convertions
	ADCSRA|= (1<<ADSC);
     912:	f7 01       	movw	r30, r14
     914:	80 81       	ld	r24, Z
     916:	80 64       	ori	r24, 0x40	; 64
     918:	80 83       	st	Z, r24
     91a:	80 e0       	ldi	r24, 0x00	; 0
     91c:	90 e0       	ldi	r25, 0x00	; 0
     91e:	01 97       	sbiw	r24, 0x01	; 1
     920:	f1 f7       	brne	.-4      	; 0x91e <adc_init+0x9c>

	// Wait one adc clock cycle and change the channel, done by interupt later.
	_delay_loop_2(ADC_CYCLE_DELAY);
	adc_set_channel(++curr_ch);
     922:	2f 5f       	subi	r18, 0xFF	; 255
     924:	20 93 f9 01 	sts	0x01F9, r18

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     928:	f8 01       	movw	r30, r16
     92a:	80 81       	ld	r24, Z
     92c:	a2 0f       	add	r26, r18
     92e:	b1 1d       	adc	r27, r1
     930:	80 7e       	andi	r24, 0xE0	; 224
     932:	9c 91       	ld	r25, X
     934:	89 2b       	or	r24, r25
     936:	80 83       	st	Z, r24
	adc_set_channel(++curr_ch);
	
	// Wait for one set of convertions to complete.
	//_delay_loop_2(ADC_CYCLE_DELAY*26);

	printf_P(PSTR("\t[done]"));
     938:	84 e5       	ldi	r24, 0x54	; 84
     93a:	91 e0       	ldi	r25, 0x01	; 1
     93c:	9f 93       	push	r25
     93e:	8f 93       	push	r24
     940:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     944:	8d b7       	in	r24, 0x3d	; 61
     946:	9e b7       	in	r25, 0x3e	; 62
     948:	06 96       	adiw	r24, 0x06	; 6
     94a:	0f b6       	in	r0, 0x3f	; 63
     94c:	f8 94       	cli
     94e:	9e bf       	out	0x3e, r25	; 62
     950:	0f be       	out	0x3f, r0	; 63
     952:	8d bf       	out	0x3d, r24	; 61
}
     954:	1f 91       	pop	r17
     956:	0f 91       	pop	r16
     958:	ff 90       	pop	r15
     95a:	ef 90       	pop	r14
     95c:	08 95       	ret

0000095e <adc_calibrate_store>:
		}
			
	++num_calibrations;
}

void adc_calibrate_store() {
     95e:	85 e8       	ldi	r24, 0x85	; 133
     960:	91 e0       	ldi	r25, 0x01	; 1
     962:	9f 93       	push	r25
     964:	8f 93       	push	r24
     966:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     96a:	0f 90       	pop	r0
     96c:	0f 90       	pop	r0
	printf_P(PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}
     96e:	08 95       	ret

00000970 <adc_calibrate_update>:
uint16_t adc_get_val(uint8_t ch) {
	return adc_val[ch]+adc_offset[ch];
}

static uint8_t num_calibrations;
void adc_calibrate_update() {
     970:	cf 92       	push	r12
     972:	df 92       	push	r13
     974:	ef 92       	push	r14
     976:	ff 92       	push	r15
     978:	0f 93       	push	r16
     97a:	1f 93       	push	r17
     97c:	df 93       	push	r29
     97e:	cf 93       	push	r28
     980:	cd b7       	in	r28, 0x3d	; 61
     982:	de b7       	in	r29, 0x3e	; 62
     984:	60 97       	sbiw	r28, 0x10	; 16
     986:	0f b6       	in	r0, 0x3f	; 63
     988:	f8 94       	cli
     98a:	de bf       	out	0x3e, r29	; 62
     98c:	0f be       	out	0x3f, r0	; 63
     98e:	cd bf       	out	0x3d, r28	; 61
	int16_t offsets[channel_amt];
	uint16_t adc_val_cpy[channel_amt];
	memcpy(adc_val_cpy,adc_val,sizeof(adc_val));
     990:	de 01       	movw	r26, r28
     992:	19 96       	adiw	r26, 0x09	; 9
     994:	e9 ee       	ldi	r30, 0xE9	; 233
     996:	f1 e0       	ldi	r31, 0x01	; 1
     998:	88 e0       	ldi	r24, 0x08	; 8
     99a:	01 90       	ld	r0, Z+
     99c:	0d 92       	st	X+, r0
     99e:	81 50       	subi	r24, 0x01	; 1
     9a0:	e1 f7       	brne	.-8      	; 0x99a <adc_calibrate_update+0x2a>
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
     9a2:	49 85       	ldd	r20, Y+9	; 0x09
     9a4:	5a 85       	ldd	r21, Y+10	; 0x0a
     9a6:	20 e0       	ldi	r18, 0x00	; 0
     9a8:	30 e0       	ldi	r19, 0x00	; 0
     9aa:	8e 01       	movw	r16, r28
     9ac:	0f 5f       	subi	r16, 0xFF	; 255
     9ae:	1f 4f       	sbci	r17, 0xFF	; 255
     9b0:	be 01       	movw	r22, r28
     9b2:	67 5f       	subi	r22, 0xF7	; 247
     9b4:	7f 4f       	sbci	r23, 0xFF	; 255
     9b6:	d8 01       	movw	r26, r16
     9b8:	a2 0f       	add	r26, r18
     9ba:	b3 1f       	adc	r27, r19
     9bc:	fb 01       	movw	r30, r22
     9be:	e2 0f       	add	r30, r18
     9c0:	f3 1f       	adc	r31, r19
     9c2:	80 81       	ld	r24, Z
     9c4:	91 81       	ldd	r25, Z+1	; 0x01
     9c6:	fa 01       	movw	r30, r20
     9c8:	e8 1b       	sub	r30, r24
     9ca:	f9 0b       	sbc	r31, r25
     9cc:	ed 93       	st	X+, r30
     9ce:	fc 93       	st	X, r31
     9d0:	2e 5f       	subi	r18, 0xFE	; 254
     9d2:	3f 4f       	sbci	r19, 0xFF	; 255
			i=c;
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
     9d4:	28 30       	cpi	r18, 0x08	; 8
     9d6:	31 05       	cpc	r19, r1
     9d8:	71 f7       	brne	.-36     	; 0x9b6 <adc_calibrate_update+0x46>
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
	}
		
	if (num_calibrations==0)
     9da:	80 91 62 01 	lds	r24, 0x0162
     9de:	9e 01       	movw	r18, r28
     9e0:	2f 5f       	subi	r18, 0xFF	; 255
     9e2:	3f 4f       	sbci	r19, 0xFF	; 255
     9e4:	88 23       	and	r24, r24
     9e6:	49 f4       	brne	.+18     	; 0x9fa <adc_calibrate_update+0x8a>
		memcpy(adc_offset,offsets,sizeof(adc_offset));
     9e8:	a1 ef       	ldi	r26, 0xF1	; 241
     9ea:	b1 e0       	ldi	r27, 0x01	; 1
     9ec:	f9 01       	movw	r30, r18
     9ee:	88 e0       	ldi	r24, 0x08	; 8
     9f0:	01 90       	ld	r0, Z+
     9f2:	0d 92       	st	X+, r0
     9f4:	81 50       	subi	r24, 0x01	; 1
     9f6:	e1 f7       	brne	.-8      	; 0x9f0 <adc_calibrate_update+0x80>
     9f8:	22 c0       	rjmp	.+68     	; 0xa3e <adc_calibrate_update+0xce>
     9fa:	e1 ef       	ldi	r30, 0xF1	; 241
     9fc:	f1 e0       	ldi	r31, 0x01	; 1
     9fe:	79 01       	movw	r14, r18
	else
		for(uint8_t c=0;c<channel_amt;++c) {
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
     a00:	08 2f       	mov	r16, r24
     a02:	10 e0       	ldi	r17, 0x00	; 0
     a04:	68 01       	movw	r12, r16
     a06:	08 94       	sec
     a08:	c1 1c       	adc	r12, r1
     a0a:	d1 1c       	adc	r13, r1
     a0c:	80 81       	ld	r24, Z
     a0e:	91 81       	ldd	r25, Z+1	; 0x01
     a10:	9c 01       	movw	r18, r24
     a12:	02 9f       	mul	r16, r18
     a14:	c0 01       	movw	r24, r0
     a16:	03 9f       	mul	r16, r19
     a18:	90 0d       	add	r25, r0
     a1a:	12 9f       	mul	r17, r18
     a1c:	90 0d       	add	r25, r0
     a1e:	11 24       	eor	r1, r1
     a20:	d7 01       	movw	r26, r14
     a22:	2d 91       	ld	r18, X+
     a24:	3d 91       	ld	r19, X+
     a26:	7d 01       	movw	r14, r26
     a28:	82 0f       	add	r24, r18
     a2a:	93 1f       	adc	r25, r19
     a2c:	b6 01       	movw	r22, r12
     a2e:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <__divmodhi4>
     a32:	61 93       	st	Z+, r22
     a34:	71 93       	st	Z+, r23
	}
		
	if (num_calibrations==0)
		memcpy(adc_offset,offsets,sizeof(adc_offset));
	else
		for(uint8_t c=0;c<channel_amt;++c) {
     a36:	b1 e0       	ldi	r27, 0x01	; 1
     a38:	e9 3f       	cpi	r30, 0xF9	; 249
     a3a:	fb 07       	cpc	r31, r27
     a3c:	39 f7       	brne	.-50     	; 0xa0c <adc_calibrate_update+0x9c>
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
		}
			
	++num_calibrations;
     a3e:	80 91 62 01 	lds	r24, 0x0162
     a42:	8f 5f       	subi	r24, 0xFF	; 255
     a44:	80 93 62 01 	sts	0x0162, r24
}
     a48:	60 96       	adiw	r28, 0x10	; 16
     a4a:	0f b6       	in	r0, 0x3f	; 63
     a4c:	f8 94       	cli
     a4e:	de bf       	out	0x3e, r29	; 62
     a50:	0f be       	out	0x3f, r0	; 63
     a52:	cd bf       	out	0x3d, r28	; 61
     a54:	cf 91       	pop	r28
     a56:	df 91       	pop	r29
     a58:	1f 91       	pop	r17
     a5a:	0f 91       	pop	r16
     a5c:	ff 90       	pop	r15
     a5e:	ef 90       	pop	r14
     a60:	df 90       	pop	r13
     a62:	cf 90       	pop	r12
     a64:	08 95       	ret

00000a66 <print_adc_calibration>:
	printf_P(PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
}

void print_adc_calibration() {
     a66:	0f 93       	push	r16
     a68:	1f 93       	push	r17
	printf_P(PSTR("\n[debug] ADC OFFSETS: "));
     a6a:	89 ec       	ldi	r24, 0xC9	; 201
     a6c:	91 e0       	ldi	r25, 0x01	; 1
     a6e:	9f 93       	push	r25
     a70:	8f 93       	push	r24
     a72:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_offset[chan]);
     a76:	80 91 f1 01 	lds	r24, 0x01F1
     a7a:	90 91 f2 01 	lds	r25, 0x01F2
     a7e:	9f 93       	push	r25
     a80:	8f 93       	push	r24
     a82:	1f 92       	push	r1
     a84:	1f 92       	push	r1
     a86:	03 e1       	ldi	r16, 0x13	; 19
     a88:	11 e0       	ldi	r17, 0x01	; 1
     a8a:	1f 93       	push	r17
     a8c:	0f 93       	push	r16
     a8e:	0e 94 cb 08 	call	0x1196	; 0x1196 <printf>
     a92:	80 91 f3 01 	lds	r24, 0x01F3
     a96:	90 91 f4 01 	lds	r25, 0x01F4
     a9a:	9f 93       	push	r25
     a9c:	8f 93       	push	r24
     a9e:	81 e0       	ldi	r24, 0x01	; 1
     aa0:	90 e0       	ldi	r25, 0x00	; 0
     aa2:	9f 93       	push	r25
     aa4:	8f 93       	push	r24
     aa6:	1f 93       	push	r17
     aa8:	0f 93       	push	r16
     aaa:	0e 94 cb 08 	call	0x1196	; 0x1196 <printf>
     aae:	80 91 f5 01 	lds	r24, 0x01F5
     ab2:	90 91 f6 01 	lds	r25, 0x01F6
     ab6:	9f 93       	push	r25
     ab8:	8f 93       	push	r24
     aba:	82 e0       	ldi	r24, 0x02	; 2
     abc:	90 e0       	ldi	r25, 0x00	; 0
     abe:	9f 93       	push	r25
     ac0:	8f 93       	push	r24
     ac2:	1f 93       	push	r17
     ac4:	0f 93       	push	r16
     ac6:	0e 94 cb 08 	call	0x1196	; 0x1196 <printf>
     aca:	80 91 f7 01 	lds	r24, 0x01F7
     ace:	90 91 f8 01 	lds	r25, 0x01F8
     ad2:	9f 93       	push	r25
     ad4:	8f 93       	push	r24
     ad6:	83 e0       	ldi	r24, 0x03	; 3
     ad8:	90 e0       	ldi	r25, 0x00	; 0
     ada:	9f 93       	push	r25
     adc:	8f 93       	push	r24
     ade:	1f 93       	push	r17
     ae0:	0f 93       	push	r16
     ae2:	0e 94 cb 08 	call	0x1196	; 0x1196 <printf>
     ae6:	8d b7       	in	r24, 0x3d	; 61
     ae8:	9e b7       	in	r25, 0x3e	; 62
     aea:	4a 96       	adiw	r24, 0x1a	; 26
     aec:	0f b6       	in	r0, 0x3f	; 63
     aee:	f8 94       	cli
     af0:	9e bf       	out	0x3e, r25	; 62
     af2:	0f be       	out	0x3f, r0	; 63
     af4:	8d bf       	out	0x3d, r24	; 61
}
     af6:	1f 91       	pop	r17
     af8:	0f 91       	pop	r16
     afa:	08 95       	ret

00000afc <print_adc_values>:
			tmpv=val[c];
		}
	return tmpi;
}

void print_adc_values() {
     afc:	cf 92       	push	r12
     afe:	df 92       	push	r13
     b00:	ef 92       	push	r14
     b02:	ff 92       	push	r15
     b04:	0f 93       	push	r16
     b06:	1f 93       	push	r17
     b08:	cf 93       	push	r28
     b0a:	df 93       	push	r29
	printf_P(PSTR("\n[debug]   RAW ADC: "));
     b0c:	85 ef       	ldi	r24, 0xF5	; 245
     b0e:	91 e0       	ldi	r25, 0x01	; 1
     b10:	9f 93       	push	r25
     b12:	8f 93       	push	r24
     b14:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
     b18:	80 91 e9 01 	lds	r24, 0x01E9
     b1c:	90 91 ea 01 	lds	r25, 0x01EA
     b20:	9f 93       	push	r25
     b22:	8f 93       	push	r24
     b24:	1f 92       	push	r1
     b26:	1f 92       	push	r1
     b28:	03 e1       	ldi	r16, 0x13	; 19
     b2a:	11 e0       	ldi	r17, 0x01	; 1
     b2c:	1f 93       	push	r17
     b2e:	0f 93       	push	r16
     b30:	0e 94 cb 08 	call	0x1196	; 0x1196 <printf>
     b34:	80 91 eb 01 	lds	r24, 0x01EB
     b38:	90 91 ec 01 	lds	r25, 0x01EC
     b3c:	9f 93       	push	r25
     b3e:	8f 93       	push	r24
     b40:	81 e0       	ldi	r24, 0x01	; 1
     b42:	90 e0       	ldi	r25, 0x00	; 0
     b44:	9f 93       	push	r25
     b46:	8f 93       	push	r24
     b48:	1f 93       	push	r17
     b4a:	0f 93       	push	r16
     b4c:	0e 94 cb 08 	call	0x1196	; 0x1196 <printf>
     b50:	80 91 ed 01 	lds	r24, 0x01ED
     b54:	90 91 ee 01 	lds	r25, 0x01EE
     b58:	9f 93       	push	r25
     b5a:	8f 93       	push	r24
     b5c:	82 e0       	ldi	r24, 0x02	; 2
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	9f 93       	push	r25
     b62:	8f 93       	push	r24
     b64:	1f 93       	push	r17
     b66:	0f 93       	push	r16
     b68:	0e 94 cb 08 	call	0x1196	; 0x1196 <printf>
     b6c:	80 91 ef 01 	lds	r24, 0x01EF
     b70:	90 91 f0 01 	lds	r25, 0x01F0
     b74:	9f 93       	push	r25
     b76:	8f 93       	push	r24
     b78:	83 e0       	ldi	r24, 0x03	; 3
     b7a:	90 e0       	ldi	r25, 0x00	; 0
     b7c:	9f 93       	push	r25
     b7e:	8f 93       	push	r24
     b80:	1f 93       	push	r17
     b82:	0f 93       	push	r16
     b84:	0e 94 cb 08 	call	0x1196	; 0x1196 <printf>
	
	printf_P(PSTR("\n[debug] FIXED ADC: "));
     b88:	80 ee       	ldi	r24, 0xE0	; 224
     b8a:	91 e0       	ldi	r25, 0x01	; 1
     b8c:	9f 93       	push	r25
     b8e:	8f 93       	push	r24
     b90:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     b94:	49 ee       	ldi	r20, 0xE9	; 233
     b96:	c4 2e       	mov	r12, r20
     b98:	41 e0       	ldi	r20, 0x01	; 1
     b9a:	d4 2e       	mov	r13, r20
     b9c:	31 ef       	ldi	r19, 0xF1	; 241
     b9e:	e3 2e       	mov	r14, r19
     ba0:	31 e0       	ldi	r19, 0x01	; 1
     ba2:	f3 2e       	mov	r15, r19
     ba4:	c0 e0       	ldi	r28, 0x00	; 0
     ba6:	d0 e0       	ldi	r29, 0x00	; 0
     ba8:	8d b7       	in	r24, 0x3d	; 61
     baa:	9e b7       	in	r25, 0x3e	; 62
     bac:	4c 96       	adiw	r24, 0x1c	; 28
     bae:	0f b6       	in	r0, 0x3f	; 63
     bb0:	f8 94       	cli
     bb2:	9e bf       	out	0x3e, r25	; 62
     bb4:	0f be       	out	0x3f, r0	; 63
     bb6:	8d bf       	out	0x3d, r24	; 61
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
     bb8:	f7 01       	movw	r30, r14
     bba:	81 91       	ld	r24, Z+
     bbc:	91 91       	ld	r25, Z+
     bbe:	7f 01       	movw	r14, r30
     bc0:	f6 01       	movw	r30, r12
     bc2:	21 91       	ld	r18, Z+
     bc4:	31 91       	ld	r19, Z+
     bc6:	6f 01       	movw	r12, r30
     bc8:	82 0f       	add	r24, r18
     bca:	93 1f       	adc	r25, r19
     bcc:	9f 93       	push	r25
     bce:	8f 93       	push	r24
     bd0:	df 93       	push	r29
     bd2:	cf 93       	push	r28
     bd4:	1f 93       	push	r17
     bd6:	0f 93       	push	r16
     bd8:	0e 94 cb 08 	call	0x1196	; 0x1196 <printf>
     bdc:	21 96       	adiw	r28, 0x01	; 1
	printf_P(PSTR("\n[debug]   RAW ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
	
	printf_P(PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
     bde:	8d b7       	in	r24, 0x3d	; 61
     be0:	9e b7       	in	r25, 0x3e	; 62
     be2:	06 96       	adiw	r24, 0x06	; 6
     be4:	0f b6       	in	r0, 0x3f	; 63
     be6:	f8 94       	cli
     be8:	9e bf       	out	0x3e, r25	; 62
     bea:	0f be       	out	0x3f, r0	; 63
     bec:	8d bf       	out	0x3d, r24	; 61
     bee:	c4 30       	cpi	r28, 0x04	; 4
     bf0:	d1 05       	cpc	r29, r1
     bf2:	11 f7       	brne	.-60     	; 0xbb8 <print_adc_values+0xbc>
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
}
     bf4:	df 91       	pop	r29
     bf6:	cf 91       	pop	r28
     bf8:	1f 91       	pop	r17
     bfa:	0f 91       	pop	r16
     bfc:	ff 90       	pop	r15
     bfe:	ef 90       	pop	r14
     c00:	df 90       	pop	r13
     c02:	cf 90       	pop	r12
     c04:	08 95       	ret

00000c06 <usart0_putchar>:
	if (c == '\n')	rxp = 0;
	return c;
}


static int usart0_putchar(char c, FILE *stream) {
     c06:	1f 93       	push	r17
     c08:	18 2f       	mov	r17, r24

  if (c == '\n')
     c0a:	8a 30       	cpi	r24, 0x0A	; 10
     c0c:	19 f4       	brne	.+6      	; 0xc14 <usart0_putchar+0xe>
	usart0_putchar('\r', stream);
     c0e:	8d e0       	ldi	r24, 0x0D	; 13
     c10:	0e 94 03 06 	call	0xc06	; 0xc06 <usart0_putchar>
  loop_until_bit_is_set(UCSR0A, UDRE0);
     c14:	80 91 c0 00 	lds	r24, 0x00C0
     c18:	85 ff       	sbrs	r24, 5
     c1a:	fc cf       	rjmp	.-8      	; 0xc14 <usart0_putchar+0xe>
  UDR0 = c;
     c1c:	10 93 c6 00 	sts	0x00C6, r17
  return 0;
}
     c20:	80 e0       	ldi	r24, 0x00	; 0
     c22:	90 e0       	ldi	r25, 0x00	; 0
     c24:	1f 91       	pop	r17
     c26:	08 95       	ret

00000c28 <usart0_getchar>:
static int usart0_putchar(char c, FILE *stream);
int usart0_getchar(FILE *stream);

static FILE usart0_stdio = FDEV_SETUP_STREAM(usart0_putchar, usart0_getchar ,_FDEV_SETUP_RW);

int usart0_getchar(FILE *stream) {
     c28:	ef 92       	push	r14
     c2a:	ff 92       	push	r15
     c2c:	0f 93       	push	r16
     c2e:	1f 93       	push	r17
     c30:	cf 93       	push	r28
     c32:	df 93       	push	r29
     c34:	7c 01       	movw	r14, r24
	uint8_t c;
	char *cp, *cp2;
	static char b[RX_BUFSIZE];
	static char *rxp;

	if (rxp == 0) {
     c36:	80 91 63 01 	lds	r24, 0x0163
     c3a:	90 91 64 01 	lds	r25, 0x0164
     c3e:	89 2b       	or	r24, r25
     c40:	09 f0       	breq	.+2      	; 0xc44 <usart0_getchar+0x1c>
     c42:	a0 c0       	rjmp	.+320    	; 0xd84 <usart0_getchar+0x15c>
     c44:	05 e6       	ldi	r16, 0x65	; 101
     c46:	11 e0       	ldi	r17, 0x01	; 1
		for (cp = b;;) {
			loop_until_bit_is_set(UCSR0A, RXC0);
     c48:	80 91 c0 00 	lds	r24, 0x00C0
     c4c:	87 ff       	sbrs	r24, 7
     c4e:	fc cf       	rjmp	.-8      	; 0xc48 <usart0_getchar+0x20>
			if (UCSR0A & _BV(FE0))	return _FDEV_EOF;
     c50:	80 91 c0 00 	lds	r24, 0x00C0
     c54:	84 ff       	sbrs	r24, 4
     c56:	03 c0       	rjmp	.+6      	; 0xc5e <usart0_getchar+0x36>
     c58:	2e ef       	ldi	r18, 0xFE	; 254
     c5a:	3f ef       	ldi	r19, 0xFF	; 255
     c5c:	a7 c0       	rjmp	.+334    	; 0xdac <usart0_getchar+0x184>
			if (UCSR0A & _BV(DOR0))	return _FDEV_ERR;
     c5e:	80 91 c0 00 	lds	r24, 0x00C0
     c62:	83 fd       	sbrc	r24, 3
     c64:	a1 c0       	rjmp	.+322    	; 0xda8 <usart0_getchar+0x180>
			c = UDR0;
     c66:	90 91 c6 00 	lds	r25, 0x00C6
			/* behaviour similar to Unix stty ICRNL */
			if (c == '\r') c = '\n';
     c6a:	9d 30       	cpi	r25, 0x0D	; 13
     c6c:	11 f0       	breq	.+4      	; 0xc72 <usart0_getchar+0x4a>
			if (c == '\n') {
     c6e:	9a 30       	cpi	r25, 0x0A	; 10
     c70:	69 f4       	brne	.+26     	; 0xc8c <usart0_getchar+0x64>
				*cp = c;
     c72:	8a e0       	ldi	r24, 0x0A	; 10
     c74:	f8 01       	movw	r30, r16
     c76:	80 83       	st	Z, r24
				usart0_putchar(c, stream);
     c78:	b7 01       	movw	r22, r14
     c7a:	0e 94 03 06 	call	0xc06	; 0xc06 <usart0_putchar>
				rxp = b;
     c7e:	85 e6       	ldi	r24, 0x65	; 101
     c80:	91 e0       	ldi	r25, 0x01	; 1
     c82:	90 93 64 01 	sts	0x0164, r25
     c86:	80 93 63 01 	sts	0x0163, r24
     c8a:	7c c0       	rjmp	.+248    	; 0xd84 <usart0_getchar+0x15c>
				break;
			}
			else if (c == '\t') 	c = ' ';
     c8c:	99 30       	cpi	r25, 0x09	; 9
     c8e:	09 f4       	brne	.+2      	; 0xc92 <usart0_getchar+0x6a>
     c90:	90 e2       	ldi	r25, 0x20	; 32
			
			if ((c >= (uint8_t)' ' && c <= (uint8_t)'\x7e') || c >= (uint8_t)'\xa0') {
     c92:	89 2f       	mov	r24, r25
     c94:	80 52       	subi	r24, 0x20	; 32
     c96:	8f 35       	cpi	r24, 0x5F	; 95
     c98:	10 f0       	brcs	.+4      	; 0xc9e <usart0_getchar+0x76>
     c9a:	90 3a       	cpi	r25, 0xA0	; 160
     c9c:	78 f0       	brcs	.+30     	; 0xcbc <usart0_getchar+0x94>
				if (cp == b + RX_BUFSIZE - 1)
     c9e:	f1 e0       	ldi	r31, 0x01	; 1
     ca0:	03 3e       	cpi	r16, 0xE3	; 227
     ca2:	1f 07       	cpc	r17, r31
     ca4:	19 f4       	brne	.+6      	; 0xcac <usart0_getchar+0x84>
					usart0_putchar('\a', stream);
     ca6:	b7 01       	movw	r22, r14
     ca8:	87 e0       	ldi	r24, 0x07	; 7
     caa:	05 c0       	rjmp	.+10     	; 0xcb6 <usart0_getchar+0x8e>
				else {
					*cp++ = c;
     cac:	f8 01       	movw	r30, r16
     cae:	91 93       	st	Z+, r25
     cb0:	8f 01       	movw	r16, r30
					usart0_putchar(c, stream);
     cb2:	b7 01       	movw	r22, r14
     cb4:	89 2f       	mov	r24, r25
     cb6:	0e 94 03 06 	call	0xc06	; 0xc06 <usart0_putchar>
     cba:	c6 cf       	rjmp	.-116    	; 0xc48 <usart0_getchar+0x20>
				}
				continue;
			}
				
			switch (c) {
     cbc:	92 31       	cpi	r25, 0x12	; 18
     cbe:	39 f1       	breq	.+78     	; 0xd0e <usart0_getchar+0xe6>
     cc0:	93 31       	cpi	r25, 0x13	; 19
     cc2:	38 f4       	brcc	.+14     	; 0xcd2 <usart0_getchar+0xaa>
     cc4:	93 30       	cpi	r25, 0x03	; 3
     cc6:	09 f4       	brne	.+2      	; 0xcca <usart0_getchar+0xa2>
     cc8:	6f c0       	rjmp	.+222    	; 0xda8 <usart0_getchar+0x180>
     cca:	98 30       	cpi	r25, 0x08	; 8
     ccc:	09 f0       	breq	.+2      	; 0xcd0 <usart0_getchar+0xa8>
     cce:	bc cf       	rjmp	.-136    	; 0xc48 <usart0_getchar+0x20>
     cd0:	09 c0       	rjmp	.+18     	; 0xce4 <usart0_getchar+0xbc>
     cd2:	97 31       	cpi	r25, 0x17	; 23
     cd4:	09 f4       	brne	.+2      	; 0xcd8 <usart0_getchar+0xb0>
     cd6:	4b c0       	rjmp	.+150    	; 0xd6e <usart0_getchar+0x146>
     cd8:	9f 37       	cpi	r25, 0x7F	; 127
     cda:	21 f0       	breq	.+8      	; 0xce4 <usart0_getchar+0xbc>
     cdc:	95 31       	cpi	r25, 0x15	; 21
     cde:	09 f0       	breq	.+2      	; 0xce2 <usart0_getchar+0xba>
     ce0:	b3 cf       	rjmp	.-154    	; 0xc48 <usart0_getchar+0x20>
     ce2:	32 c0       	rjmp	.+100    	; 0xd48 <usart0_getchar+0x120>
			  case 'c' & 0x1f:
				return -1;
				
			  case '\b':
			  case '\x7f':
				if (cp > b) {
     ce4:	f1 e0       	ldi	r31, 0x01	; 1
     ce6:	05 36       	cpi	r16, 0x65	; 101
     ce8:	1f 07       	cpc	r17, r31
     cea:	09 f0       	breq	.+2      	; 0xcee <usart0_getchar+0xc6>
     cec:	08 f4       	brcc	.+2      	; 0xcf0 <usart0_getchar+0xc8>
     cee:	ac cf       	rjmp	.-168    	; 0xc48 <usart0_getchar+0x20>
					usart0_putchar('\b', stream);
     cf0:	b7 01       	movw	r22, r14
     cf2:	88 e0       	ldi	r24, 0x08	; 8
     cf4:	0e 94 03 06 	call	0xc06	; 0xc06 <usart0_putchar>
					usart0_putchar(' ', stream);
     cf8:	b7 01       	movw	r22, r14
     cfa:	80 e2       	ldi	r24, 0x20	; 32
     cfc:	0e 94 03 06 	call	0xc06	; 0xc06 <usart0_putchar>
					usart0_putchar('\b', stream);
     d00:	b7 01       	movw	r22, r14
     d02:	88 e0       	ldi	r24, 0x08	; 8
     d04:	0e 94 03 06 	call	0xc06	; 0xc06 <usart0_putchar>
					cp--;
     d08:	01 50       	subi	r16, 0x01	; 1
     d0a:	10 40       	sbci	r17, 0x00	; 0
     d0c:	9d cf       	rjmp	.-198    	; 0xc48 <usart0_getchar+0x20>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
     d0e:	b7 01       	movw	r22, r14
     d10:	8d e0       	ldi	r24, 0x0D	; 13
     d12:	0e 94 03 06 	call	0xc06	; 0xc06 <usart0_putchar>
     d16:	c5 e6       	ldi	r28, 0x65	; 101
     d18:	d1 e0       	ldi	r29, 0x01	; 1
     d1a:	04 c0       	rjmp	.+8      	; 0xd24 <usart0_getchar+0xfc>
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
     d1c:	b7 01       	movw	r22, r14
     d1e:	89 91       	ld	r24, Y+
     d20:	0e 94 03 06 	call	0xc06	; 0xc06 <usart0_putchar>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
				for (cp2 = b; cp2 < cp; cp2++)
     d24:	c0 17       	cp	r28, r16
     d26:	d1 07       	cpc	r29, r17
     d28:	c8 f3       	brcs	.-14     	; 0xd1c <usart0_getchar+0xf4>
     d2a:	8e cf       	rjmp	.-228    	; 0xc48 <usart0_getchar+0x20>
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
					usart0_putchar('\b', stream);
     d2c:	b7 01       	movw	r22, r14
     d2e:	88 e0       	ldi	r24, 0x08	; 8
     d30:	0e 94 03 06 	call	0xc06	; 0xc06 <usart0_putchar>
					usart0_putchar(' ', stream);
     d34:	b7 01       	movw	r22, r14
     d36:	80 e2       	ldi	r24, 0x20	; 32
     d38:	0e 94 03 06 	call	0xc06	; 0xc06 <usart0_putchar>
					usart0_putchar('\b', stream);
     d3c:	b7 01       	movw	r22, r14
     d3e:	88 e0       	ldi	r24, 0x08	; 8
     d40:	0e 94 03 06 	call	0xc06	; 0xc06 <usart0_putchar>
					cp--;
     d44:	01 50       	subi	r16, 0x01	; 1
     d46:	10 40       	sbci	r17, 0x00	; 0
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
     d48:	81 e0       	ldi	r24, 0x01	; 1
     d4a:	05 36       	cpi	r16, 0x65	; 101
     d4c:	18 07       	cpc	r17, r24
     d4e:	09 f0       	breq	.+2      	; 0xd52 <usart0_getchar+0x12a>
     d50:	68 f7       	brcc	.-38     	; 0xd2c <usart0_getchar+0x104>
     d52:	7a cf       	rjmp	.-268    	; 0xc48 <usart0_getchar+0x20>
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
					usart0_putchar('\b', stream);
     d54:	b7 01       	movw	r22, r14
     d56:	88 e0       	ldi	r24, 0x08	; 8
     d58:	0e 94 03 06 	call	0xc06	; 0xc06 <usart0_putchar>
					usart0_putchar(' ', stream);
     d5c:	b7 01       	movw	r22, r14
     d5e:	80 e2       	ldi	r24, 0x20	; 32
     d60:	0e 94 03 06 	call	0xc06	; 0xc06 <usart0_putchar>
					usart0_putchar('\b', stream);
     d64:	b7 01       	movw	r22, r14
     d66:	88 e0       	ldi	r24, 0x08	; 8
     d68:	0e 94 03 06 	call	0xc06	; 0xc06 <usart0_putchar>
     d6c:	8e 01       	movw	r16, r28
					cp--;
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
     d6e:	e1 e0       	ldi	r30, 0x01	; 1
     d70:	05 36       	cpi	r16, 0x65	; 101
     d72:	1e 07       	cpc	r17, r30
     d74:	09 f0       	breq	.+2      	; 0xd78 <usart0_getchar+0x150>
     d76:	08 f4       	brcc	.+2      	; 0xd7a <usart0_getchar+0x152>
     d78:	67 cf       	rjmp	.-306    	; 0xc48 <usart0_getchar+0x20>
     d7a:	e8 01       	movw	r28, r16
     d7c:	8a 91       	ld	r24, -Y
     d7e:	80 32       	cpi	r24, 0x20	; 32
     d80:	49 f7       	brne	.-46     	; 0xd54 <usart0_getchar+0x12c>
     d82:	62 cf       	rjmp	.-316    	; 0xc48 <usart0_getchar+0x20>
				}
				break;
			}
		}
	}
	c = *rxp++;
     d84:	e0 91 63 01 	lds	r30, 0x0163
     d88:	f0 91 64 01 	lds	r31, 0x0164
     d8c:	81 91       	ld	r24, Z+
     d8e:	f0 93 64 01 	sts	0x0164, r31
     d92:	e0 93 63 01 	sts	0x0163, r30
	if (c == '\n')	rxp = 0;
     d96:	8a 30       	cpi	r24, 0x0A	; 10
     d98:	21 f4       	brne	.+8      	; 0xda2 <usart0_getchar+0x17a>
     d9a:	10 92 64 01 	sts	0x0164, r1
     d9e:	10 92 63 01 	sts	0x0163, r1
	return c;
     da2:	28 2f       	mov	r18, r24
     da4:	30 e0       	ldi	r19, 0x00	; 0
     da6:	02 c0       	rjmp	.+4      	; 0xdac <usart0_getchar+0x184>
     da8:	2f ef       	ldi	r18, 0xFF	; 255
     daa:	3f ef       	ldi	r19, 0xFF	; 255
}
     dac:	c9 01       	movw	r24, r18
     dae:	df 91       	pop	r29
     db0:	cf 91       	pop	r28
     db2:	1f 91       	pop	r17
     db4:	0f 91       	pop	r16
     db6:	ff 90       	pop	r15
     db8:	ef 90       	pop	r14
     dba:	08 95       	ret

00000dbc <usart_init>:

ISR(USART0_TX_vect) {
}
*/

void usart_init(void) {
     dbc:	e4 e6       	ldi	r30, 0x64	; 100
     dbe:	f0 e0       	ldi	r31, 0x00	; 0
     dc0:	80 81       	ld	r24, Z
     dc2:	8d 7f       	andi	r24, 0xFD	; 253
     dc4:	80 83       	st	Z, r24
	power_usart0_enable();

	/* Set baud rate (12bit) */
	UBRR0 = UBRR_VALUE;
     dc6:	89 e1       	ldi	r24, 0x19	; 25
     dc8:	90 e0       	ldi	r25, 0x00	; 0
     dca:	90 93 c5 00 	sts	0x00C5, r25
     dce:	80 93 c4 00 	sts	0x00C4, r24
	#if USE_2X
	UCSR0A |= (1 << U2X0);
	#else
	UCSR0A &=(uint8_t)~(1 << U2X0);
     dd2:	e0 ec       	ldi	r30, 0xC0	; 192
     dd4:	f0 e0       	ldi	r31, 0x00	; 0
     dd6:	80 81       	ld	r24, Z
     dd8:	8d 7f       	andi	r24, 0xFD	; 253
     dda:	80 83       	st	Z, r24
	#endif
	/* Double the uart clock */
	//UCSR0A |=(1<<U2X0);
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)	;
     ddc:	88 e1       	ldi	r24, 0x18	; 24
     dde:	80 93 c1 00 	sts	0x00C1, r24
	/* Enable r/t interupts, hangles input when used with some buffering functions */
	//UCSR0B |=(1<<RXCIE0)|(1<<TXCIE0);
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (0<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     de2:	86 e0       	ldi	r24, 0x06	; 6
     de4:	80 93 c2 00 	sts	0x00C2, r24
	
	stdout=stdin=&usart0_stdio;
     de8:	85 e2       	ldi	r24, 0x25	; 37
     dea:	91 e0       	ldi	r25, 0x01	; 1
     dec:	90 93 03 02 	sts	0x0203, r25
     df0:	80 93 02 02 	sts	0x0202, r24
     df4:	90 93 05 02 	sts	0x0205, r25
     df8:	80 93 04 02 	sts	0x0204, r24
	printf_P(PSTR("\nusart: init usart0\t[done]"));
     dfc:	8a e0       	ldi	r24, 0x0A	; 10
     dfe:	92 e0       	ldi	r25, 0x02	; 2
     e00:	9f 93       	push	r25
     e02:	8f 93       	push	r24
     e04:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     e08:	0f 90       	pop	r0
     e0a:	0f 90       	pop	r0
}
     e0c:	08 95       	ret

00000e0e <__vector_9>:
}

enum {DOWN, UP};
static uint8_t timer_2_dir;
/* Timer/Counter1 Overflow ; BOTTOM */
ISR(TIMER1_OVF_vect) {
     e0e:	1f 92       	push	r1
     e10:	0f 92       	push	r0
     e12:	0f b6       	in	r0, 0x3f	; 63
     e14:	0f 92       	push	r0
     e16:	11 24       	eor	r1, r1
     e18:	8f 93       	push	r24
	timer_2_dir=UP;
     e1a:	81 e0       	ldi	r24, 0x01	; 1
     e1c:	80 93 e6 01 	sts	0x01E6, r24
}
     e20:	8f 91       	pop	r24
     e22:	0f 90       	pop	r0
     e24:	0f be       	out	0x3f, r0	; 63
     e26:	0f 90       	pop	r0
     e28:	1f 90       	pop	r1
     e2a:	18 95       	reti

00000e2c <__vector_6>:

/* Timer/Counter1 ISR1 ; TOP */
ISR(SIG_INPUT_CAPTURE1) {
     e2c:	1f 92       	push	r1
     e2e:	0f 92       	push	r0
     e30:	0f b6       	in	r0, 0x3f	; 63
     e32:	0f 92       	push	r0
     e34:	11 24       	eor	r1, r1
	timer_2_dir=DOWN;
     e36:	10 92 e6 01 	sts	0x01E6, r1
}
     e3a:	0f 90       	pop	r0
     e3c:	0f be       	out	0x3f, r0	; 63
     e3e:	0f 90       	pop	r0
     e40:	1f 90       	pop	r1
     e42:	18 95       	reti

00000e44 <__vector_7>:

/* Timer/Counter Compare Match A */
ISR(TIMER1_COMPA_vect) {
     e44:	1f 92       	push	r1
     e46:	0f 92       	push	r0
     e48:	0f b6       	in	r0, 0x3f	; 63
     e4a:	0f 92       	push	r0
     e4c:	11 24       	eor	r1, r1
     e4e:	8f 93       	push	r24
	if (timer_2_dir==DOWN)	
     e50:	80 91 e6 01 	lds	r24, 0x01E6
     e54:	88 23       	and	r24, r24
     e56:	11 f4       	brne	.+4      	; 0xe5c <__vector_7+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMA_PIN);
     e58:	2a 98       	cbi	0x05, 2	; 5
     e5a:	01 c0       	rjmp	.+2      	; 0xe5e <__vector_7+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMA_PIN);
     e5c:	2a 9a       	sbi	0x05, 2	; 5
		
}
     e5e:	8f 91       	pop	r24
     e60:	0f 90       	pop	r0
     e62:	0f be       	out	0x3f, r0	; 63
     e64:	0f 90       	pop	r0
     e66:	1f 90       	pop	r1
     e68:	18 95       	reti

00000e6a <__vector_8>:

/* Timer/Counter Compare Match B */
ISR(TIMER1_COMPB_vect) {
     e6a:	1f 92       	push	r1
     e6c:	0f 92       	push	r0
     e6e:	0f b6       	in	r0, 0x3f	; 63
     e70:	0f 92       	push	r0
     e72:	11 24       	eor	r1, r1
     e74:	8f 93       	push	r24
	if (timer_2_dir==DOWN)	
     e76:	80 91 e6 01 	lds	r24, 0x01E6
     e7a:	88 23       	and	r24, r24
     e7c:	11 f4       	brne	.+4      	; 0xe82 <__vector_8+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMB_PIN);
     e7e:	2b 98       	cbi	0x05, 3	; 5
     e80:	01 c0       	rjmp	.+2      	; 0xe84 <__vector_8+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMB_PIN);
     e82:	2b 9a       	sbi	0x05, 3	; 5
}
     e84:	8f 91       	pop	r24
     e86:	0f 90       	pop	r0
     e88:	0f be       	out	0x3f, r0	; 63
     e8a:	0f 90       	pop	r0
     e8c:	1f 90       	pop	r1
     e8e:	18 95       	reti

00000e90 <timer1_init>:
	printf("\n\tT: %ds\n",sec);
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}

void timer1_init(void) { // Runs the PWMs
     e90:	89 e5       	ldi	r24, 0x59	; 89
     e92:	92 e0       	ldi	r25, 0x02	; 2
     e94:	9f 93       	push	r25
     e96:	8f 93       	push	r24
     e98:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
	// Set OC1A/B on up, clear on down
//	TCCR1A|= (uint8_t) (1<<COM1A1)|(1<<COM1A0);
//	TCCR1A|= (uint8_t) (1<<COM1B1)|(1<<COM1B0);

	// OC1A/B disconnected
	TCCR1A&= (uint8_t) ~((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0));
     e9c:	e0 e8       	ldi	r30, 0x80	; 128
     e9e:	f0 e0       	ldi	r31, 0x00	; 0
     ea0:	80 81       	ld	r24, Z
     ea2:	8f 70       	andi	r24, 0x0F	; 15
     ea4:	80 83       	st	Z, r24
	
	// Waveform Generation Set to PWM (Phase and frequency correct, mode 8)
	TCCR1A&= (uint8_t) ~((1<<WGM11)|(1<<WGM10));
     ea6:	80 81       	ld	r24, Z
     ea8:	8c 7f       	andi	r24, 0xFC	; 252
     eaa:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<5); //Reserved bit
     eac:	e1 e8       	ldi	r30, 0x81	; 129
     eae:	f0 e0       	ldi	r31, 0x00	; 0
     eb0:	80 81       	ld	r24, Z
     eb2:	80 62       	ori	r24, 0x20	; 32
     eb4:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<WGM13);
     eb6:	80 81       	ld	r24, Z
     eb8:	80 61       	ori	r24, 0x10	; 16
     eba:	80 83       	st	Z, r24
	TCCR1B&= (uint8_t)~(1<<WGM12);
     ebc:	80 81       	ld	r24, Z
     ebe:	87 7f       	andi	r24, 0xF7	; 247
     ec0:	80 83       	st	Z, r24

	// Disable Input noise canceler
	TCCR1B|= (uint8_t)(1<<ICNC1);
     ec2:	80 81       	ld	r24, Z
     ec4:	80 68       	ori	r24, 0x80	; 128
     ec6:	80 83       	st	Z, r24
	
	// Set TOP
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     ec8:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     eca:	f8 94       	cli
		ICR1=0xFFFF;
     ecc:	8f ef       	ldi	r24, 0xFF	; 255
     ece:	9f ef       	ldi	r25, 0xFF	; 255
     ed0:	90 93 87 00 	sts	0x0087, r25
     ed4:	80 93 86 00 	sts	0x0086, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ed8:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     eda:	e1 e8       	ldi	r30, 0x81	; 129
     edc:	f0 e0       	ldi	r31, 0x00	; 0
     ede:	80 81       	ld	r24, Z
     ee0:	89 7f       	andi	r24, 0xF9	; 249
     ee2:	80 83       	st	Z, r24
	// At 8MHz the best we get is 60Hz (bad. very bad.)
	
	// Set prescale to 1
	// TCCR1B = (TCCR1B & 0b11111000)|(log(prescale)/log(2));
	TCCR1B&= (uint8_t)~((1<<CS12)|(1<<CS11));
	TCCR1B|= (uint8_t) (1<<CS10);
     ee4:	80 81       	ld	r24, Z
     ee6:	81 60       	ori	r24, 0x01	; 1
     ee8:	80 83       	st	Z, r24
	
	//OCR1A and OCR1B are the Compare / PWM registers
	//OCR1A = OCR1B = 0xFFFF; // Max = 65535,0xFFFF
	
	// disable the interupts (probably done by default).
	TIMSK1&= (uint8_t)~((1<<ICIE1)|(1<<OCIE1B)|(1<<OCIE1A)|(1<<TOIE1));
     eea:	ef e6       	ldi	r30, 0x6F	; 111
     eec:	f0 e0       	ldi	r31, 0x00	; 0
     eee:	80 81       	ld	r24, Z
     ef0:	88 7d       	andi	r24, 0xD8	; 216
     ef2:	80 83       	st	Z, r24
	
	MOTOR_PWM_DDR|= ((1<<M_PWMA_PIN)|(1<<M_PWMB_PIN));
     ef4:	84 b1       	in	r24, 0x04	; 4
     ef6:	8c 60       	ori	r24, 0x0C	; 12
     ef8:	84 b9       	out	0x04, r24	; 4
	
	printf_P(PSTR("\t[done]"));
     efa:	81 e5       	ldi	r24, 0x51	; 81
     efc:	92 e0       	ldi	r25, 0x02	; 2
     efe:	9f 93       	push	r25
     f00:	8f 93       	push	r24
     f02:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     f06:	0f 90       	pop	r0
     f08:	0f 90       	pop	r0
     f0a:	0f 90       	pop	r0
     f0c:	0f 90       	pop	r0
}
     f0e:	08 95       	ret

00000f10 <timer2_init>:
#include <avr/interrupt.h>
#include <stdio.h>
#include <avr/pgmspace.h>


void timer2_init(void) {
     f10:	87 e7       	ldi	r24, 0x77	; 119
     f12:	92 e0       	ldi	r25, 0x02	; 2
     f14:	9f 93       	push	r25
     f16:	8f 93       	push	r24
     f18:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
	e. Clear the Timer/Counter2 Interrupt Flags.
	f. Enable interrupts, if needed.
	*/
	
	// disable interupts (probably alread done)
	TIMSK2&=(uint8_t)~((1<<OCIE2A)|(1<<TOIE2));
     f1c:	80 91 70 00 	lds	r24, 0x0070
     f20:	8c 7f       	andi	r24, 0xFC	; 252
     f22:	80 93 70 00 	sts	0x0070, r24
	
	// Enable asyncronous clocking.
	ASSR&=(uint8_t)~(1<<EXCLK);
     f26:	80 91 b6 00 	lds	r24, 0x00B6
     f2a:	8f 7e       	andi	r24, 0xEF	; 239
     f2c:	80 93 b6 00 	sts	0x00B6, r24
	ASSR|=(uint8_t)(1<<AS2);
     f30:	80 91 b6 00 	lds	r24, 0x00B6
     f34:	88 60       	ori	r24, 0x08	; 8
     f36:	80 93 b6 00 	sts	0x00B6, r24
	
	// Reset acculumator
	TCNT2 = 0;
     f3a:	10 92 b2 00 	sts	0x00B2, r1
	
	TCCR2A&=(uint8_t)~(1<<FOC2A);
     f3e:	80 91 b0 00 	lds	r24, 0x00B0
     f42:	8f 77       	andi	r24, 0x7F	; 127
     f44:	80 93 b0 00 	sts	0x00B0, r24
	*/
	// : CTC Mode.
	//TCCR2A|=(1<<WGM20);
	//TCCR2A&=~(1<<WGM21);
	// : Normal Mode.
	TCCR2A&=(uint8_t)~((1<<WGM20)|(1<<WGM21));
     f48:	80 91 b0 00 	lds	r24, 0x00B0
     f4c:	87 7b       	andi	r24, 0xB7	; 183
     f4e:	80 93 b0 00 	sts	0x00B0, r24
		0		1		Toggle on compare match
		1		0		clear on compare match
		1		1		set on 		"		"
	*/
	// : No output
	TCCR2A&=(uint8_t)~((1<<COM2A1)|(1<<COM2A0));
     f52:	80 91 b0 00 	lds	r24, 0x00B0
     f56:	8f 7c       	andi	r24, 0xCF	; 207
     f58:	80 93 b0 00 	sts	0x00B0, r24
	// 32768/8/256 = 16Hz
	//TCCR2A|= (uint8_t)(1<<CS21);
	//TCCR2A&=(uint8_t)~((uint8_t)((1<<CS20)|(1<<CS22)));

	// 32768/128/256 = 1Hz
	TCCR2A|= (1<<CS20)|(1<<CS22);
     f5c:	80 91 b0 00 	lds	r24, 0x00B0
     f60:	85 60       	ori	r24, 0x05	; 5
     f62:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2A&=(uint8_t)~(1<<CS21);
     f66:	80 91 b0 00 	lds	r24, 0x00B0
     f6a:	8d 7f       	andi	r24, 0xFD	; 253
     f6c:	80 93 b0 00 	sts	0x00B0, r24
     f70:	0f 90       	pop	r0
     f72:	0f 90       	pop	r0

	// 32768/1024/256 = 1/8Hz
	//TCCR2A|= (1<<CS21)|(1<<CS20)|(1<<CS22);

	loop_until_bit_is_clear(ASSR,TCN2UB);
     f74:	80 91 b6 00 	lds	r24, 0x00B6
     f78:	82 fd       	sbrc	r24, 2
     f7a:	fc cf       	rjmp	.-8      	; 0xf74 <timer2_init+0x64>
	loop_until_bit_is_clear(ASSR,OCR2UB);
     f7c:	80 91 b6 00 	lds	r24, 0x00B6
     f80:	81 fd       	sbrc	r24, 1
     f82:	fc cf       	rjmp	.-8      	; 0xf7c <timer2_init+0x6c>
	loop_until_bit_is_clear(ASSR,TCR2UB);
     f84:	80 91 b6 00 	lds	r24, 0x00B6
     f88:	80 fd       	sbrc	r24, 0
     f8a:	fc cf       	rjmp	.-8      	; 0xf84 <timer2_init+0x74>
	
	// Enable overflow interrupt, disable match.
	TIMSK2|= (1<<TOIE2);
     f8c:	80 91 70 00 	lds	r24, 0x0070
     f90:	81 60       	ori	r24, 0x01	; 1
     f92:	80 93 70 00 	sts	0x0070, r24
	//TIMSK2&=~(1<<OCIE2A); // Disabled
	printf_P(PSTR("\t[done]"));
     f96:	8f e6       	ldi	r24, 0x6F	; 111
     f98:	92 e0       	ldi	r25, 0x02	; 2
     f9a:	9f 93       	push	r25
     f9c:	8f 93       	push	r24
     f9e:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     fa2:	0f 90       	pop	r0
     fa4:	0f 90       	pop	r0
}
     fa6:	08 95       	ret

00000fa8 <timers_init>:

/*
void timer0_init(void) {}
*/

void timers_init(void) {
     fa8:	8b e3       	ldi	r24, 0x3B	; 59
     faa:	92 e0       	ldi	r25, 0x02	; 2
     fac:	9f 93       	push	r25
     fae:	8f 93       	push	r24
     fb0:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
	printf_P(PSTR("\ntimers: init: start."));
//	timer0_init(); // Not implimented.
	timer1_init(); //PWM
     fb4:	0e 94 48 07 	call	0xe90	; 0xe90 <timer1_init>
	timer2_init(); //RTC
     fb8:	0e 94 88 07 	call	0xf10	; 0xf10 <timer2_init>
	printf_P(PSTR("\ntimers: init:\t[done]"));
     fbc:	85 e2       	ldi	r24, 0x25	; 37
     fbe:	92 e0       	ldi	r25, 0x02	; 2
     fc0:	9f 93       	push	r25
     fc2:	8f 93       	push	r24
     fc4:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <printf_P>
     fc8:	0f 90       	pop	r0
     fca:	0f 90       	pop	r0
     fcc:	0f 90       	pop	r0
     fce:	0f 90       	pop	r0
	
}
     fd0:	08 95       	ret

00000fd2 <__vector_5>:
	printf_P(PSTR("\t[done]"));
}


// Timer2 Overflow
ISR(TIMER2_OVF_vect) {
     fd2:	1f 92       	push	r1
     fd4:	0f 92       	push	r0
     fd6:	0f b6       	in	r0, 0x3f	; 63
     fd8:	0f 92       	push	r0
     fda:	11 24       	eor	r1, r1
     fdc:	2f 93       	push	r18
     fde:	3f 93       	push	r19
     fe0:	4f 93       	push	r20
     fe2:	5f 93       	push	r21
     fe4:	6f 93       	push	r22
     fe6:	7f 93       	push	r23
     fe8:	8f 93       	push	r24
     fea:	9f 93       	push	r25
     fec:	af 93       	push	r26
     fee:	bf 93       	push	r27
     ff0:	ef 93       	push	r30
     ff2:	ff 93       	push	r31
	static uint16_t sec;//=0
	++sec;
     ff4:	80 91 e4 01 	lds	r24, 0x01E4
     ff8:	90 91 e5 01 	lds	r25, 0x01E5
     ffc:	01 96       	adiw	r24, 0x01	; 1
     ffe:	90 93 e5 01 	sts	0x01E5, r25
    1002:	80 93 e4 01 	sts	0x01E4, r24
	//1 Hz (16/16)
	printf("\n\tT: %ds\n",sec);
    1006:	9f 93       	push	r25
    1008:	8f 93       	push	r24
    100a:	83 e3       	ldi	r24, 0x33	; 51
    100c:	91 e0       	ldi	r25, 0x01	; 1
    100e:	9f 93       	push	r25
    1010:	8f 93       	push	r24
    1012:	0e 94 cb 08 	call	0x1196	; 0x1196 <printf>
    1016:	0f 90       	pop	r0
    1018:	0f 90       	pop	r0
    101a:	0f 90       	pop	r0
    101c:	0f 90       	pop	r0
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}
    101e:	ff 91       	pop	r31
    1020:	ef 91       	pop	r30
    1022:	bf 91       	pop	r27
    1024:	af 91       	pop	r26
    1026:	9f 91       	pop	r25
    1028:	8f 91       	pop	r24
    102a:	7f 91       	pop	r23
    102c:	6f 91       	pop	r22
    102e:	5f 91       	pop	r21
    1030:	4f 91       	pop	r20
    1032:	3f 91       	pop	r19
    1034:	2f 91       	pop	r18
    1036:	0f 90       	pop	r0
    1038:	0f be       	out	0x3f, r0	; 63
    103a:	0f 90       	pop	r0
    103c:	1f 90       	pop	r1
    103e:	18 95       	reti

00001040 <get_motor_L>:
#include <stdio.h>
#include <inttypes.h>
#include <util/atomic.h>


uint16_t get_motor_L(void) {
    1040:	f8 94       	cli
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
    1042:	20 91 88 00 	lds	r18, 0x0088
    1046:	30 91 89 00 	lds	r19, 0x0089
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    104a:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    104c:	c9 01       	movw	r24, r18
    104e:	08 95       	ret

00001050 <get_motor_R>:
	}
	return temp;
}

uint16_t get_motor_R(void) {
    1050:	f8 94       	cli
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
    1052:	20 91 8a 00 	lds	r18, 0x008A
    1056:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    105a:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    105c:	c9 01       	movw	r24, r18
    105e:	08 95       	ret

00001060 <set_motor_L>:
	}
	return temp;
}

void set_motor_L(uint16_t speed) {
    1060:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
    1062:	90 93 89 00 	sts	0x0089, r25
    1066:	80 93 88 00 	sts	0x0088, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    106a:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    106c:	08 95       	ret

0000106e <set_motor_R>:
	}
}

void set_motor_R(uint16_t speed) {
    106e:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
    1070:	90 93 8b 00 	sts	0x008B, r25
    1074:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1078:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    107a:	08 95       	ret

0000107c <lf_turn_left_inc>:
}
*/

// These suck. Fix them.
enum {LEFT,RIGHT};
void lf_turn_left_inc(uint16_t inc) {
    107c:	f8 94       	cli


uint16_t get_motor_L(void) {
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
    107e:	20 91 88 00 	lds	r18, 0x0088
    1082:	30 91 89 00 	lds	r19, 0x0089
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1086:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1088:	f8 94       	cli
}

uint16_t get_motor_R(void) {
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
    108a:	40 91 8a 00 	lds	r20, 0x008A
    108e:	50 91 8b 00 	lds	r21, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1092:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1094:	28 0f       	add	r18, r24
    1096:	39 1f       	adc	r19, r25
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1098:	f8 94       	cli
	return temp;
}

void set_motor_L(uint16_t speed) {
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
    109a:	30 93 89 00 	sts	0x0089, r19
    109e:	20 93 88 00 	sts	0x0088, r18
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    10a2:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    10a4:	08 95       	ret

000010a6 <lf_turn_right_inc>:
			set_motor_R(c_speed[RIGHT]-(inc-speed_diff_L));
	}
	else
		set_motor_L(c_speed[LEFT]+inc);
}
void lf_turn_right_inc(uint16_t inc) {
    10a6:	f8 94       	cli


uint16_t get_motor_L(void) {
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
    10a8:	20 91 88 00 	lds	r18, 0x0088
    10ac:	30 91 89 00 	lds	r19, 0x0089
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    10b0:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    10b2:	f8 94       	cli
}

uint16_t get_motor_R(void) {
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
    10b4:	20 91 8a 00 	lds	r18, 0x008A
    10b8:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    10bc:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    10be:	28 0f       	add	r18, r24
    10c0:	39 1f       	adc	r19, r25
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    10c2:	f8 94       	cli
	}
}

void set_motor_R(uint16_t speed) {
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
    10c4:	30 93 8b 00 	sts	0x008B, r19
    10c8:	20 93 8a 00 	sts	0x008A, r18
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    10cc:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    10ce:	08 95       	ret

000010d0 <lf_full_speed>:
		set_motor_R(c_speed[RIGHT]+inc);
}



void lf_full_speed(void) {
    10d0:	f8 94       	cli
	return temp;
}

void set_motor_L(uint16_t speed) {
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
    10d2:	8f ef       	ldi	r24, 0xFF	; 255
    10d4:	9f ef       	ldi	r25, 0xFF	; 255
    10d6:	90 93 89 00 	sts	0x0089, r25
    10da:	80 93 88 00 	sts	0x0088, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    10de:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    10e0:	f8 94       	cli
	}
}

void set_motor_R(uint16_t speed) {
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
    10e2:	8f ef       	ldi	r24, 0xFF	; 255
    10e4:	9f ef       	ldi	r25, 0xFF	; 255
    10e6:	90 93 8b 00 	sts	0x008B, r25
    10ea:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    10ee:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    10f0:	08 95       	ret

000010f2 <motor_mode_R>:
//		return c_mode;
	printf("\nmotor L mode: %d",c_mode);
	return c_mode;
}

uint8_t motor_mode_R(uint8_t mode) {
    10f2:	98 2f       	mov	r25, r24
	static uint8_t c_mode; //=0;

	if 	(mode == MOTOR_MODE_CCW ) {
    10f4:	82 30       	cpi	r24, 0x02	; 2
    10f6:	19 f4       	brne	.+6      	; 0x10fe <motor_mode_R+0xc>
		MOTOR_CTL_PORT&=~(1<<M_RIN1); // IN1 = L, IN2 = H
    10f8:	5d 98       	cbi	0x0b, 5	; 11
		MOTOR_CTL_PORT|=(1<<M_RIN2);
    10fa:	5f 9a       	sbi	0x0b, 7	; 11
    10fc:	0f c0       	rjmp	.+30     	; 0x111c <motor_mode_R+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
    10fe:	81 30       	cpi	r24, 0x01	; 1
    1100:	19 f4       	brne	.+6      	; 0x1108 <motor_mode_R+0x16>
		MOTOR_CTL_PORT|=(1<<M_RIN1);
    1102:	5d 9a       	sbi	0x0b, 5	; 11
		MOTOR_CTL_PORT&=~(1<<M_RIN2); // IN1 = H, IN2 = L
    1104:	5f 98       	cbi	0x0b, 7	; 11
    1106:	0a c0       	rjmp	.+20     	; 0x111c <motor_mode_R+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
    1108:	83 30       	cpi	r24, 0x03	; 3
    110a:	19 f4       	brne	.+6      	; 0x1112 <motor_mode_R+0x20>
		MOTOR_CTL_PORT&=~((1<<M_RIN1)|(1<<M_RIN2)); // IN1 = L, IN2 = L
    110c:	8b b1       	in	r24, 0x0b	; 11
    110e:	8f 75       	andi	r24, 0x5F	; 95
    1110:	04 c0       	rjmp	.+8      	; 0x111a <motor_mode_R+0x28>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
    1112:	84 30       	cpi	r24, 0x04	; 4
    1114:	29 f4       	brne	.+10     	; 0x1120 <motor_mode_R+0x2e>
		MOTOR_CTL_PORT|=(1<<M_RIN1)|(1<<M_RIN2); // IN1 = H, IN2 = H
    1116:	8b b1       	in	r24, 0x0b	; 11
    1118:	80 6a       	ori	r24, 0xA0	; 160
    111a:	8b b9       	out	0x0b, r24	; 11
		c_mode = mode;
    111c:	90 93 e7 01 	sts	0x01E7, r25
	}
//	if	(mode == MOTOR_MODE_GET )
//		return c_mode;
	printf("\nmotor R mode: %d",c_mode);
    1120:	80 91 e7 01 	lds	r24, 0x01E7
    1124:	90 e0       	ldi	r25, 0x00	; 0
    1126:	9f 93       	push	r25
    1128:	8f 93       	push	r24
    112a:	8d e3       	ldi	r24, 0x3D	; 61
    112c:	91 e0       	ldi	r25, 0x01	; 1
    112e:	9f 93       	push	r25
    1130:	8f 93       	push	r24
    1132:	0e 94 cb 08 	call	0x1196	; 0x1196 <printf>
    1136:	0f 90       	pop	r0
    1138:	0f 90       	pop	r0
    113a:	0f 90       	pop	r0
    113c:	0f 90       	pop	r0
	return c_mode;
}
    113e:	80 91 e7 01 	lds	r24, 0x01E7
    1142:	08 95       	ret

00001144 <motor_mode_L>:
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
	}
}

uint8_t motor_mode_L(uint8_t mode) {
    1144:	98 2f       	mov	r25, r24
	static uint8_t c_mode; //=0;

	if 	(mode == MOTOR_MODE_CCW ) {
    1146:	82 30       	cpi	r24, 0x02	; 2
    1148:	19 f4       	brne	.+6      	; 0x1150 <motor_mode_L+0xc>
		MOTOR_CTL_PORT&=~(1<<M_LIN1); // IN1 = L, IN2 = H
    114a:	59 98       	cbi	0x0b, 1	; 11
		MOTOR_CTL_PORT|=(1<<M_LIN2);
    114c:	5b 9a       	sbi	0x0b, 3	; 11
    114e:	0f c0       	rjmp	.+30     	; 0x116e <motor_mode_L+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
    1150:	81 30       	cpi	r24, 0x01	; 1
    1152:	19 f4       	brne	.+6      	; 0x115a <motor_mode_L+0x16>
		MOTOR_CTL_PORT|=(1<<M_LIN1);
    1154:	59 9a       	sbi	0x0b, 1	; 11
		MOTOR_CTL_PORT&=~(1<<M_LIN2); // IN1 = H, IN2 = L
    1156:	5b 98       	cbi	0x0b, 3	; 11
    1158:	0a c0       	rjmp	.+20     	; 0x116e <motor_mode_L+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
    115a:	83 30       	cpi	r24, 0x03	; 3
    115c:	19 f4       	brne	.+6      	; 0x1164 <motor_mode_L+0x20>
		MOTOR_CTL_PORT&=~((1<<M_LIN1)|(1<<M_LIN2)); // IN1 = L, IN2 = L
    115e:	8b b1       	in	r24, 0x0b	; 11
    1160:	85 7f       	andi	r24, 0xF5	; 245
    1162:	04 c0       	rjmp	.+8      	; 0x116c <motor_mode_L+0x28>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
    1164:	84 30       	cpi	r24, 0x04	; 4
    1166:	29 f4       	brne	.+10     	; 0x1172 <motor_mode_L+0x2e>
		MOTOR_CTL_PORT|=(1<<M_LIN1)|(1<<M_LIN2); // IN1 = H, IN2 = H
    1168:	8b b1       	in	r24, 0x0b	; 11
    116a:	8a 60       	ori	r24, 0x0A	; 10
    116c:	8b b9       	out	0x0b, r24	; 11
		c_mode = mode;
    116e:	90 93 e8 01 	sts	0x01E8, r25
	}
//	if	(mode == MOTOR_MODE_GET )
//		return c_mode;
	printf("\nmotor L mode: %d",c_mode);
    1172:	80 91 e8 01 	lds	r24, 0x01E8
    1176:	90 e0       	ldi	r25, 0x00	; 0
    1178:	9f 93       	push	r25
    117a:	8f 93       	push	r24
    117c:	8f e4       	ldi	r24, 0x4F	; 79
    117e:	91 e0       	ldi	r25, 0x01	; 1
    1180:	9f 93       	push	r25
    1182:	8f 93       	push	r24
    1184:	0e 94 cb 08 	call	0x1196	; 0x1196 <printf>
    1188:	0f 90       	pop	r0
    118a:	0f 90       	pop	r0
    118c:	0f 90       	pop	r0
    118e:	0f 90       	pop	r0
	return c_mode;
}
    1190:	80 91 e8 01 	lds	r24, 0x01E8
    1194:	08 95       	ret

00001196 <printf>:
    1196:	a0 e0       	ldi	r26, 0x00	; 0
    1198:	b0 e0       	ldi	r27, 0x00	; 0
    119a:	e1 ed       	ldi	r30, 0xD1	; 209
    119c:	f8 e0       	ldi	r31, 0x08	; 8
    119e:	0c 94 df 0e 	jmp	0x1dbe	; 0x1dbe <__prologue_saves__+0x20>
    11a2:	fe 01       	movw	r30, r28
    11a4:	35 96       	adiw	r30, 0x05	; 5
    11a6:	61 91       	ld	r22, Z+
    11a8:	71 91       	ld	r23, Z+
    11aa:	af 01       	movw	r20, r30
    11ac:	80 91 04 02 	lds	r24, 0x0204
    11b0:	90 91 05 02 	lds	r25, 0x0205
    11b4:	0e 94 22 09 	call	0x1244	; 0x1244 <vfprintf>
    11b8:	20 96       	adiw	r28, 0x00	; 0
    11ba:	e2 e0       	ldi	r30, 0x02	; 2
    11bc:	0c 94 fb 0e 	jmp	0x1df6	; 0x1df6 <__epilogue_restores__+0x20>

000011c0 <printf_P>:
    11c0:	a0 e0       	ldi	r26, 0x00	; 0
    11c2:	b0 e0       	ldi	r27, 0x00	; 0
    11c4:	e6 ee       	ldi	r30, 0xE6	; 230
    11c6:	f8 e0       	ldi	r31, 0x08	; 8
    11c8:	0c 94 df 0e 	jmp	0x1dbe	; 0x1dbe <__prologue_saves__+0x20>
    11cc:	fe 01       	movw	r30, r28
    11ce:	35 96       	adiw	r30, 0x05	; 5
    11d0:	61 91       	ld	r22, Z+
    11d2:	71 91       	ld	r23, Z+
    11d4:	a0 91 04 02 	lds	r26, 0x0204
    11d8:	b0 91 05 02 	lds	r27, 0x0205
    11dc:	13 96       	adiw	r26, 0x03	; 3
    11de:	8c 91       	ld	r24, X
    11e0:	13 97       	sbiw	r26, 0x03	; 3
    11e2:	88 60       	ori	r24, 0x08	; 8
    11e4:	13 96       	adiw	r26, 0x03	; 3
    11e6:	8c 93       	st	X, r24
    11e8:	af 01       	movw	r20, r30
    11ea:	80 91 04 02 	lds	r24, 0x0204
    11ee:	90 91 05 02 	lds	r25, 0x0205
    11f2:	0e 94 22 09 	call	0x1244	; 0x1244 <vfprintf>
    11f6:	e0 91 04 02 	lds	r30, 0x0204
    11fa:	f0 91 05 02 	lds	r31, 0x0205
    11fe:	23 81       	ldd	r18, Z+3	; 0x03
    1200:	27 7f       	andi	r18, 0xF7	; 247
    1202:	23 83       	std	Z+3, r18	; 0x03
    1204:	20 96       	adiw	r28, 0x00	; 0
    1206:	e2 e0       	ldi	r30, 0x02	; 2
    1208:	0c 94 fb 0e 	jmp	0x1df6	; 0x1df6 <__epilogue_restores__+0x20>

0000120c <putchar>:
    120c:	60 91 04 02 	lds	r22, 0x0204
    1210:	70 91 05 02 	lds	r23, 0x0205
    1214:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fputc>
    1218:	08 95       	ret

0000121a <scanf>:
    121a:	a0 e0       	ldi	r26, 0x00	; 0
    121c:	b0 e0       	ldi	r27, 0x00	; 0
    121e:	e3 e1       	ldi	r30, 0x13	; 19
    1220:	f9 e0       	ldi	r31, 0x09	; 9
    1222:	0c 94 df 0e 	jmp	0x1dbe	; 0x1dbe <__prologue_saves__+0x20>
    1226:	fe 01       	movw	r30, r28
    1228:	35 96       	adiw	r30, 0x05	; 5
    122a:	61 91       	ld	r22, Z+
    122c:	71 91       	ld	r23, Z+
    122e:	af 01       	movw	r20, r30
    1230:	80 91 02 02 	lds	r24, 0x0202
    1234:	90 91 03 02 	lds	r25, 0x0203
    1238:	0e 94 85 0c 	call	0x190a	; 0x190a <vfscanf>
    123c:	20 96       	adiw	r28, 0x00	; 0
    123e:	e2 e0       	ldi	r30, 0x02	; 2
    1240:	0c 94 fb 0e 	jmp	0x1df6	; 0x1df6 <__epilogue_restores__+0x20>

00001244 <vfprintf>:
    1244:	ab e0       	ldi	r26, 0x0B	; 11
    1246:	b0 e0       	ldi	r27, 0x00	; 0
    1248:	e8 e2       	ldi	r30, 0x28	; 40
    124a:	f9 e0       	ldi	r31, 0x09	; 9
    124c:	0c 94 cf 0e 	jmp	0x1d9e	; 0x1d9e <__prologue_saves__>
    1250:	3c 01       	movw	r6, r24
    1252:	2b 01       	movw	r4, r22
    1254:	5a 01       	movw	r10, r20
    1256:	fc 01       	movw	r30, r24
    1258:	17 82       	std	Z+7, r1	; 0x07
    125a:	16 82       	std	Z+6, r1	; 0x06
    125c:	83 81       	ldd	r24, Z+3	; 0x03
    125e:	81 fd       	sbrc	r24, 1
    1260:	03 c0       	rjmp	.+6      	; 0x1268 <vfprintf+0x24>
    1262:	6f ef       	ldi	r22, 0xFF	; 255
    1264:	7f ef       	ldi	r23, 0xFF	; 255
    1266:	c8 c1       	rjmp	.+912    	; 0x15f8 <vfprintf+0x3b4>
    1268:	9a e0       	ldi	r25, 0x0A	; 10
    126a:	89 2e       	mov	r8, r25
    126c:	1e 01       	movw	r2, r28
    126e:	08 94       	sec
    1270:	21 1c       	adc	r2, r1
    1272:	31 1c       	adc	r3, r1
    1274:	f3 01       	movw	r30, r6
    1276:	23 81       	ldd	r18, Z+3	; 0x03
    1278:	f2 01       	movw	r30, r4
    127a:	23 fd       	sbrc	r18, 3
    127c:	85 91       	lpm	r24, Z+
    127e:	23 ff       	sbrs	r18, 3
    1280:	81 91       	ld	r24, Z+
    1282:	2f 01       	movw	r4, r30
    1284:	88 23       	and	r24, r24
    1286:	09 f4       	brne	.+2      	; 0x128a <vfprintf+0x46>
    1288:	b4 c1       	rjmp	.+872    	; 0x15f2 <vfprintf+0x3ae>
    128a:	85 32       	cpi	r24, 0x25	; 37
    128c:	39 f4       	brne	.+14     	; 0x129c <vfprintf+0x58>
    128e:	23 fd       	sbrc	r18, 3
    1290:	85 91       	lpm	r24, Z+
    1292:	23 ff       	sbrs	r18, 3
    1294:	81 91       	ld	r24, Z+
    1296:	2f 01       	movw	r4, r30
    1298:	85 32       	cpi	r24, 0x25	; 37
    129a:	29 f4       	brne	.+10     	; 0x12a6 <vfprintf+0x62>
    129c:	b3 01       	movw	r22, r6
    129e:	90 e0       	ldi	r25, 0x00	; 0
    12a0:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fputc>
    12a4:	e7 cf       	rjmp	.-50     	; 0x1274 <vfprintf+0x30>
    12a6:	98 2f       	mov	r25, r24
    12a8:	dd 24       	eor	r13, r13
    12aa:	cc 24       	eor	r12, r12
    12ac:	99 24       	eor	r9, r9
    12ae:	ff e1       	ldi	r31, 0x1F	; 31
    12b0:	fd 15       	cp	r31, r13
    12b2:	d0 f0       	brcs	.+52     	; 0x12e8 <vfprintf+0xa4>
    12b4:	9b 32       	cpi	r25, 0x2B	; 43
    12b6:	69 f0       	breq	.+26     	; 0x12d2 <vfprintf+0x8e>
    12b8:	9c 32       	cpi	r25, 0x2C	; 44
    12ba:	28 f4       	brcc	.+10     	; 0x12c6 <vfprintf+0x82>
    12bc:	90 32       	cpi	r25, 0x20	; 32
    12be:	59 f0       	breq	.+22     	; 0x12d6 <vfprintf+0x92>
    12c0:	93 32       	cpi	r25, 0x23	; 35
    12c2:	91 f4       	brne	.+36     	; 0x12e8 <vfprintf+0xa4>
    12c4:	0e c0       	rjmp	.+28     	; 0x12e2 <vfprintf+0x9e>
    12c6:	9d 32       	cpi	r25, 0x2D	; 45
    12c8:	49 f0       	breq	.+18     	; 0x12dc <vfprintf+0x98>
    12ca:	90 33       	cpi	r25, 0x30	; 48
    12cc:	69 f4       	brne	.+26     	; 0x12e8 <vfprintf+0xa4>
    12ce:	41 e0       	ldi	r20, 0x01	; 1
    12d0:	24 c0       	rjmp	.+72     	; 0x131a <vfprintf+0xd6>
    12d2:	52 e0       	ldi	r21, 0x02	; 2
    12d4:	d5 2a       	or	r13, r21
    12d6:	84 e0       	ldi	r24, 0x04	; 4
    12d8:	d8 2a       	or	r13, r24
    12da:	28 c0       	rjmp	.+80     	; 0x132c <vfprintf+0xe8>
    12dc:	98 e0       	ldi	r25, 0x08	; 8
    12de:	d9 2a       	or	r13, r25
    12e0:	25 c0       	rjmp	.+74     	; 0x132c <vfprintf+0xe8>
    12e2:	e0 e1       	ldi	r30, 0x10	; 16
    12e4:	de 2a       	or	r13, r30
    12e6:	22 c0       	rjmp	.+68     	; 0x132c <vfprintf+0xe8>
    12e8:	d7 fc       	sbrc	r13, 7
    12ea:	29 c0       	rjmp	.+82     	; 0x133e <vfprintf+0xfa>
    12ec:	89 2f       	mov	r24, r25
    12ee:	80 53       	subi	r24, 0x30	; 48
    12f0:	8a 30       	cpi	r24, 0x0A	; 10
    12f2:	70 f4       	brcc	.+28     	; 0x1310 <vfprintf+0xcc>
    12f4:	d6 fe       	sbrs	r13, 6
    12f6:	05 c0       	rjmp	.+10     	; 0x1302 <vfprintf+0xbe>
    12f8:	98 9c       	mul	r9, r8
    12fa:	90 2c       	mov	r9, r0
    12fc:	11 24       	eor	r1, r1
    12fe:	98 0e       	add	r9, r24
    1300:	15 c0       	rjmp	.+42     	; 0x132c <vfprintf+0xe8>
    1302:	c8 9c       	mul	r12, r8
    1304:	c0 2c       	mov	r12, r0
    1306:	11 24       	eor	r1, r1
    1308:	c8 0e       	add	r12, r24
    130a:	f0 e2       	ldi	r31, 0x20	; 32
    130c:	df 2a       	or	r13, r31
    130e:	0e c0       	rjmp	.+28     	; 0x132c <vfprintf+0xe8>
    1310:	9e 32       	cpi	r25, 0x2E	; 46
    1312:	29 f4       	brne	.+10     	; 0x131e <vfprintf+0xda>
    1314:	d6 fc       	sbrc	r13, 6
    1316:	6d c1       	rjmp	.+730    	; 0x15f2 <vfprintf+0x3ae>
    1318:	40 e4       	ldi	r20, 0x40	; 64
    131a:	d4 2a       	or	r13, r20
    131c:	07 c0       	rjmp	.+14     	; 0x132c <vfprintf+0xe8>
    131e:	9c 36       	cpi	r25, 0x6C	; 108
    1320:	19 f4       	brne	.+6      	; 0x1328 <vfprintf+0xe4>
    1322:	50 e8       	ldi	r21, 0x80	; 128
    1324:	d5 2a       	or	r13, r21
    1326:	02 c0       	rjmp	.+4      	; 0x132c <vfprintf+0xe8>
    1328:	98 36       	cpi	r25, 0x68	; 104
    132a:	49 f4       	brne	.+18     	; 0x133e <vfprintf+0xfa>
    132c:	f2 01       	movw	r30, r4
    132e:	23 fd       	sbrc	r18, 3
    1330:	95 91       	lpm	r25, Z+
    1332:	23 ff       	sbrs	r18, 3
    1334:	91 91       	ld	r25, Z+
    1336:	2f 01       	movw	r4, r30
    1338:	99 23       	and	r25, r25
    133a:	09 f0       	breq	.+2      	; 0x133e <vfprintf+0xfa>
    133c:	b8 cf       	rjmp	.-144    	; 0x12ae <vfprintf+0x6a>
    133e:	89 2f       	mov	r24, r25
    1340:	85 54       	subi	r24, 0x45	; 69
    1342:	83 30       	cpi	r24, 0x03	; 3
    1344:	18 f0       	brcs	.+6      	; 0x134c <vfprintf+0x108>
    1346:	80 52       	subi	r24, 0x20	; 32
    1348:	83 30       	cpi	r24, 0x03	; 3
    134a:	38 f4       	brcc	.+14     	; 0x135a <vfprintf+0x116>
    134c:	44 e0       	ldi	r20, 0x04	; 4
    134e:	50 e0       	ldi	r21, 0x00	; 0
    1350:	a4 0e       	add	r10, r20
    1352:	b5 1e       	adc	r11, r21
    1354:	5f e3       	ldi	r21, 0x3F	; 63
    1356:	59 83       	std	Y+1, r21	; 0x01
    1358:	0f c0       	rjmp	.+30     	; 0x1378 <vfprintf+0x134>
    135a:	93 36       	cpi	r25, 0x63	; 99
    135c:	31 f0       	breq	.+12     	; 0x136a <vfprintf+0x126>
    135e:	93 37       	cpi	r25, 0x73	; 115
    1360:	79 f0       	breq	.+30     	; 0x1380 <vfprintf+0x13c>
    1362:	93 35       	cpi	r25, 0x53	; 83
    1364:	09 f0       	breq	.+2      	; 0x1368 <vfprintf+0x124>
    1366:	56 c0       	rjmp	.+172    	; 0x1414 <vfprintf+0x1d0>
    1368:	20 c0       	rjmp	.+64     	; 0x13aa <vfprintf+0x166>
    136a:	f5 01       	movw	r30, r10
    136c:	80 81       	ld	r24, Z
    136e:	89 83       	std	Y+1, r24	; 0x01
    1370:	42 e0       	ldi	r20, 0x02	; 2
    1372:	50 e0       	ldi	r21, 0x00	; 0
    1374:	a4 0e       	add	r10, r20
    1376:	b5 1e       	adc	r11, r21
    1378:	71 01       	movw	r14, r2
    137a:	01 e0       	ldi	r16, 0x01	; 1
    137c:	10 e0       	ldi	r17, 0x00	; 0
    137e:	12 c0       	rjmp	.+36     	; 0x13a4 <vfprintf+0x160>
    1380:	f5 01       	movw	r30, r10
    1382:	e0 80       	ld	r14, Z
    1384:	f1 80       	ldd	r15, Z+1	; 0x01
    1386:	d6 fc       	sbrc	r13, 6
    1388:	03 c0       	rjmp	.+6      	; 0x1390 <vfprintf+0x14c>
    138a:	6f ef       	ldi	r22, 0xFF	; 255
    138c:	7f ef       	ldi	r23, 0xFF	; 255
    138e:	02 c0       	rjmp	.+4      	; 0x1394 <vfprintf+0x150>
    1390:	69 2d       	mov	r22, r9
    1392:	70 e0       	ldi	r23, 0x00	; 0
    1394:	42 e0       	ldi	r20, 0x02	; 2
    1396:	50 e0       	ldi	r21, 0x00	; 0
    1398:	a4 0e       	add	r10, r20
    139a:	b5 1e       	adc	r11, r21
    139c:	c7 01       	movw	r24, r14
    139e:	0e 94 ac 0d 	call	0x1b58	; 0x1b58 <strnlen>
    13a2:	8c 01       	movw	r16, r24
    13a4:	5f e7       	ldi	r21, 0x7F	; 127
    13a6:	d5 22       	and	r13, r21
    13a8:	14 c0       	rjmp	.+40     	; 0x13d2 <vfprintf+0x18e>
    13aa:	f5 01       	movw	r30, r10
    13ac:	e0 80       	ld	r14, Z
    13ae:	f1 80       	ldd	r15, Z+1	; 0x01
    13b0:	d6 fc       	sbrc	r13, 6
    13b2:	03 c0       	rjmp	.+6      	; 0x13ba <vfprintf+0x176>
    13b4:	6f ef       	ldi	r22, 0xFF	; 255
    13b6:	7f ef       	ldi	r23, 0xFF	; 255
    13b8:	02 c0       	rjmp	.+4      	; 0x13be <vfprintf+0x17a>
    13ba:	69 2d       	mov	r22, r9
    13bc:	70 e0       	ldi	r23, 0x00	; 0
    13be:	42 e0       	ldi	r20, 0x02	; 2
    13c0:	50 e0       	ldi	r21, 0x00	; 0
    13c2:	a4 0e       	add	r10, r20
    13c4:	b5 1e       	adc	r11, r21
    13c6:	c7 01       	movw	r24, r14
    13c8:	0e 94 a1 0d 	call	0x1b42	; 0x1b42 <strnlen_P>
    13cc:	8c 01       	movw	r16, r24
    13ce:	50 e8       	ldi	r21, 0x80	; 128
    13d0:	d5 2a       	or	r13, r21
    13d2:	d3 fe       	sbrs	r13, 3
    13d4:	07 c0       	rjmp	.+14     	; 0x13e4 <vfprintf+0x1a0>
    13d6:	1a c0       	rjmp	.+52     	; 0x140c <vfprintf+0x1c8>
    13d8:	b3 01       	movw	r22, r6
    13da:	80 e2       	ldi	r24, 0x20	; 32
    13dc:	90 e0       	ldi	r25, 0x00	; 0
    13de:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fputc>
    13e2:	ca 94       	dec	r12
    13e4:	8c 2d       	mov	r24, r12
    13e6:	90 e0       	ldi	r25, 0x00	; 0
    13e8:	08 17       	cp	r16, r24
    13ea:	19 07       	cpc	r17, r25
    13ec:	a8 f3       	brcs	.-22     	; 0x13d8 <vfprintf+0x194>
    13ee:	0e c0       	rjmp	.+28     	; 0x140c <vfprintf+0x1c8>
    13f0:	f7 01       	movw	r30, r14
    13f2:	d7 fc       	sbrc	r13, 7
    13f4:	85 91       	lpm	r24, Z+
    13f6:	d7 fe       	sbrs	r13, 7
    13f8:	81 91       	ld	r24, Z+
    13fa:	7f 01       	movw	r14, r30
    13fc:	b3 01       	movw	r22, r6
    13fe:	90 e0       	ldi	r25, 0x00	; 0
    1400:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fputc>
    1404:	c1 10       	cpse	r12, r1
    1406:	ca 94       	dec	r12
    1408:	01 50       	subi	r16, 0x01	; 1
    140a:	10 40       	sbci	r17, 0x00	; 0
    140c:	01 15       	cp	r16, r1
    140e:	11 05       	cpc	r17, r1
    1410:	79 f7       	brne	.-34     	; 0x13f0 <vfprintf+0x1ac>
    1412:	ec c0       	rjmp	.+472    	; 0x15ec <vfprintf+0x3a8>
    1414:	94 36       	cpi	r25, 0x64	; 100
    1416:	11 f0       	breq	.+4      	; 0x141c <vfprintf+0x1d8>
    1418:	99 36       	cpi	r25, 0x69	; 105
    141a:	71 f5       	brne	.+92     	; 0x1478 <vfprintf+0x234>
    141c:	d7 fe       	sbrs	r13, 7
    141e:	08 c0       	rjmp	.+16     	; 0x1430 <vfprintf+0x1ec>
    1420:	f5 01       	movw	r30, r10
    1422:	e0 80       	ld	r14, Z
    1424:	f1 80       	ldd	r15, Z+1	; 0x01
    1426:	02 81       	ldd	r16, Z+2	; 0x02
    1428:	13 81       	ldd	r17, Z+3	; 0x03
    142a:	44 e0       	ldi	r20, 0x04	; 4
    142c:	50 e0       	ldi	r21, 0x00	; 0
    142e:	0a c0       	rjmp	.+20     	; 0x1444 <vfprintf+0x200>
    1430:	f5 01       	movw	r30, r10
    1432:	80 81       	ld	r24, Z
    1434:	91 81       	ldd	r25, Z+1	; 0x01
    1436:	7c 01       	movw	r14, r24
    1438:	00 27       	eor	r16, r16
    143a:	f7 fc       	sbrc	r15, 7
    143c:	00 95       	com	r16
    143e:	10 2f       	mov	r17, r16
    1440:	42 e0       	ldi	r20, 0x02	; 2
    1442:	50 e0       	ldi	r21, 0x00	; 0
    1444:	a4 0e       	add	r10, r20
    1446:	b5 1e       	adc	r11, r21
    1448:	5f e6       	ldi	r21, 0x6F	; 111
    144a:	d5 22       	and	r13, r21
    144c:	17 ff       	sbrs	r17, 7
    144e:	0a c0       	rjmp	.+20     	; 0x1464 <vfprintf+0x220>
    1450:	10 95       	com	r17
    1452:	00 95       	com	r16
    1454:	f0 94       	com	r15
    1456:	e0 94       	com	r14
    1458:	e1 1c       	adc	r14, r1
    145a:	f1 1c       	adc	r15, r1
    145c:	01 1d       	adc	r16, r1
    145e:	11 1d       	adc	r17, r1
    1460:	80 e8       	ldi	r24, 0x80	; 128
    1462:	d8 2a       	or	r13, r24
    1464:	2a e0       	ldi	r18, 0x0A	; 10
    1466:	30 e0       	ldi	r19, 0x00	; 0
    1468:	a1 01       	movw	r20, r2
    146a:	c8 01       	movw	r24, r16
    146c:	b7 01       	movw	r22, r14
    146e:	0e 94 3f 0e 	call	0x1c7e	; 0x1c7e <__ultoa_invert>
    1472:	f8 2e       	mov	r15, r24
    1474:	f2 18       	sub	r15, r2
    1476:	40 c0       	rjmp	.+128    	; 0x14f8 <vfprintf+0x2b4>
    1478:	95 37       	cpi	r25, 0x75	; 117
    147a:	29 f4       	brne	.+10     	; 0x1486 <vfprintf+0x242>
    147c:	1d 2d       	mov	r17, r13
    147e:	1f 7e       	andi	r17, 0xEF	; 239
    1480:	2a e0       	ldi	r18, 0x0A	; 10
    1482:	30 e0       	ldi	r19, 0x00	; 0
    1484:	1d c0       	rjmp	.+58     	; 0x14c0 <vfprintf+0x27c>
    1486:	1d 2d       	mov	r17, r13
    1488:	19 7f       	andi	r17, 0xF9	; 249
    148a:	9f 36       	cpi	r25, 0x6F	; 111
    148c:	61 f0       	breq	.+24     	; 0x14a6 <vfprintf+0x262>
    148e:	90 37       	cpi	r25, 0x70	; 112
    1490:	20 f4       	brcc	.+8      	; 0x149a <vfprintf+0x256>
    1492:	98 35       	cpi	r25, 0x58	; 88
    1494:	09 f0       	breq	.+2      	; 0x1498 <vfprintf+0x254>
    1496:	ad c0       	rjmp	.+346    	; 0x15f2 <vfprintf+0x3ae>
    1498:	0f c0       	rjmp	.+30     	; 0x14b8 <vfprintf+0x274>
    149a:	90 37       	cpi	r25, 0x70	; 112
    149c:	39 f0       	breq	.+14     	; 0x14ac <vfprintf+0x268>
    149e:	98 37       	cpi	r25, 0x78	; 120
    14a0:	09 f0       	breq	.+2      	; 0x14a4 <vfprintf+0x260>
    14a2:	a7 c0       	rjmp	.+334    	; 0x15f2 <vfprintf+0x3ae>
    14a4:	04 c0       	rjmp	.+8      	; 0x14ae <vfprintf+0x26a>
    14a6:	28 e0       	ldi	r18, 0x08	; 8
    14a8:	30 e0       	ldi	r19, 0x00	; 0
    14aa:	0a c0       	rjmp	.+20     	; 0x14c0 <vfprintf+0x27c>
    14ac:	10 61       	ori	r17, 0x10	; 16
    14ae:	14 fd       	sbrc	r17, 4
    14b0:	14 60       	ori	r17, 0x04	; 4
    14b2:	20 e1       	ldi	r18, 0x10	; 16
    14b4:	30 e0       	ldi	r19, 0x00	; 0
    14b6:	04 c0       	rjmp	.+8      	; 0x14c0 <vfprintf+0x27c>
    14b8:	14 fd       	sbrc	r17, 4
    14ba:	16 60       	ori	r17, 0x06	; 6
    14bc:	20 e1       	ldi	r18, 0x10	; 16
    14be:	32 e0       	ldi	r19, 0x02	; 2
    14c0:	17 ff       	sbrs	r17, 7
    14c2:	08 c0       	rjmp	.+16     	; 0x14d4 <vfprintf+0x290>
    14c4:	f5 01       	movw	r30, r10
    14c6:	60 81       	ld	r22, Z
    14c8:	71 81       	ldd	r23, Z+1	; 0x01
    14ca:	82 81       	ldd	r24, Z+2	; 0x02
    14cc:	93 81       	ldd	r25, Z+3	; 0x03
    14ce:	44 e0       	ldi	r20, 0x04	; 4
    14d0:	50 e0       	ldi	r21, 0x00	; 0
    14d2:	08 c0       	rjmp	.+16     	; 0x14e4 <vfprintf+0x2a0>
    14d4:	f5 01       	movw	r30, r10
    14d6:	80 81       	ld	r24, Z
    14d8:	91 81       	ldd	r25, Z+1	; 0x01
    14da:	bc 01       	movw	r22, r24
    14dc:	80 e0       	ldi	r24, 0x00	; 0
    14de:	90 e0       	ldi	r25, 0x00	; 0
    14e0:	42 e0       	ldi	r20, 0x02	; 2
    14e2:	50 e0       	ldi	r21, 0x00	; 0
    14e4:	a4 0e       	add	r10, r20
    14e6:	b5 1e       	adc	r11, r21
    14e8:	a1 01       	movw	r20, r2
    14ea:	0e 94 3f 0e 	call	0x1c7e	; 0x1c7e <__ultoa_invert>
    14ee:	f8 2e       	mov	r15, r24
    14f0:	f2 18       	sub	r15, r2
    14f2:	8f e7       	ldi	r24, 0x7F	; 127
    14f4:	d8 2e       	mov	r13, r24
    14f6:	d1 22       	and	r13, r17
    14f8:	d6 fe       	sbrs	r13, 6
    14fa:	0b c0       	rjmp	.+22     	; 0x1512 <vfprintf+0x2ce>
    14fc:	5e ef       	ldi	r21, 0xFE	; 254
    14fe:	d5 22       	and	r13, r21
    1500:	f9 14       	cp	r15, r9
    1502:	38 f4       	brcc	.+14     	; 0x1512 <vfprintf+0x2ce>
    1504:	d4 fe       	sbrs	r13, 4
    1506:	07 c0       	rjmp	.+14     	; 0x1516 <vfprintf+0x2d2>
    1508:	d2 fc       	sbrc	r13, 2
    150a:	05 c0       	rjmp	.+10     	; 0x1516 <vfprintf+0x2d2>
    150c:	8f ee       	ldi	r24, 0xEF	; 239
    150e:	d8 22       	and	r13, r24
    1510:	02 c0       	rjmp	.+4      	; 0x1516 <vfprintf+0x2d2>
    1512:	1f 2d       	mov	r17, r15
    1514:	01 c0       	rjmp	.+2      	; 0x1518 <vfprintf+0x2d4>
    1516:	19 2d       	mov	r17, r9
    1518:	d4 fe       	sbrs	r13, 4
    151a:	0d c0       	rjmp	.+26     	; 0x1536 <vfprintf+0x2f2>
    151c:	fe 01       	movw	r30, r28
    151e:	ef 0d       	add	r30, r15
    1520:	f1 1d       	adc	r31, r1
    1522:	80 81       	ld	r24, Z
    1524:	80 33       	cpi	r24, 0x30	; 48
    1526:	19 f4       	brne	.+6      	; 0x152e <vfprintf+0x2ea>
    1528:	99 ee       	ldi	r25, 0xE9	; 233
    152a:	d9 22       	and	r13, r25
    152c:	08 c0       	rjmp	.+16     	; 0x153e <vfprintf+0x2fa>
    152e:	1f 5f       	subi	r17, 0xFF	; 255
    1530:	d2 fe       	sbrs	r13, 2
    1532:	05 c0       	rjmp	.+10     	; 0x153e <vfprintf+0x2fa>
    1534:	03 c0       	rjmp	.+6      	; 0x153c <vfprintf+0x2f8>
    1536:	8d 2d       	mov	r24, r13
    1538:	86 78       	andi	r24, 0x86	; 134
    153a:	09 f0       	breq	.+2      	; 0x153e <vfprintf+0x2fa>
    153c:	1f 5f       	subi	r17, 0xFF	; 255
    153e:	0d 2d       	mov	r16, r13
    1540:	d3 fc       	sbrc	r13, 3
    1542:	14 c0       	rjmp	.+40     	; 0x156c <vfprintf+0x328>
    1544:	d0 fe       	sbrs	r13, 0
    1546:	0f c0       	rjmp	.+30     	; 0x1566 <vfprintf+0x322>
    1548:	1c 15       	cp	r17, r12
    154a:	10 f0       	brcs	.+4      	; 0x1550 <vfprintf+0x30c>
    154c:	9f 2c       	mov	r9, r15
    154e:	0b c0       	rjmp	.+22     	; 0x1566 <vfprintf+0x322>
    1550:	9f 2c       	mov	r9, r15
    1552:	9c 0c       	add	r9, r12
    1554:	91 1a       	sub	r9, r17
    1556:	1c 2d       	mov	r17, r12
    1558:	06 c0       	rjmp	.+12     	; 0x1566 <vfprintf+0x322>
    155a:	b3 01       	movw	r22, r6
    155c:	80 e2       	ldi	r24, 0x20	; 32
    155e:	90 e0       	ldi	r25, 0x00	; 0
    1560:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fputc>
    1564:	1f 5f       	subi	r17, 0xFF	; 255
    1566:	1c 15       	cp	r17, r12
    1568:	c0 f3       	brcs	.-16     	; 0x155a <vfprintf+0x316>
    156a:	04 c0       	rjmp	.+8      	; 0x1574 <vfprintf+0x330>
    156c:	1c 15       	cp	r17, r12
    156e:	10 f4       	brcc	.+4      	; 0x1574 <vfprintf+0x330>
    1570:	c1 1a       	sub	r12, r17
    1572:	01 c0       	rjmp	.+2      	; 0x1576 <vfprintf+0x332>
    1574:	cc 24       	eor	r12, r12
    1576:	04 ff       	sbrs	r16, 4
    1578:	10 c0       	rjmp	.+32     	; 0x159a <vfprintf+0x356>
    157a:	b3 01       	movw	r22, r6
    157c:	80 e3       	ldi	r24, 0x30	; 48
    157e:	90 e0       	ldi	r25, 0x00	; 0
    1580:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fputc>
    1584:	02 ff       	sbrs	r16, 2
    1586:	1e c0       	rjmp	.+60     	; 0x15c4 <vfprintf+0x380>
    1588:	01 fd       	sbrc	r16, 1
    158a:	03 c0       	rjmp	.+6      	; 0x1592 <vfprintf+0x34e>
    158c:	88 e7       	ldi	r24, 0x78	; 120
    158e:	90 e0       	ldi	r25, 0x00	; 0
    1590:	02 c0       	rjmp	.+4      	; 0x1596 <vfprintf+0x352>
    1592:	88 e5       	ldi	r24, 0x58	; 88
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	b3 01       	movw	r22, r6
    1598:	0c c0       	rjmp	.+24     	; 0x15b2 <vfprintf+0x36e>
    159a:	80 2f       	mov	r24, r16
    159c:	86 78       	andi	r24, 0x86	; 134
    159e:	91 f0       	breq	.+36     	; 0x15c4 <vfprintf+0x380>
    15a0:	01 ff       	sbrs	r16, 1
    15a2:	02 c0       	rjmp	.+4      	; 0x15a8 <vfprintf+0x364>
    15a4:	8b e2       	ldi	r24, 0x2B	; 43
    15a6:	01 c0       	rjmp	.+2      	; 0x15aa <vfprintf+0x366>
    15a8:	80 e2       	ldi	r24, 0x20	; 32
    15aa:	d7 fc       	sbrc	r13, 7
    15ac:	8d e2       	ldi	r24, 0x2D	; 45
    15ae:	b3 01       	movw	r22, r6
    15b0:	90 e0       	ldi	r25, 0x00	; 0
    15b2:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fputc>
    15b6:	06 c0       	rjmp	.+12     	; 0x15c4 <vfprintf+0x380>
    15b8:	b3 01       	movw	r22, r6
    15ba:	80 e3       	ldi	r24, 0x30	; 48
    15bc:	90 e0       	ldi	r25, 0x00	; 0
    15be:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fputc>
    15c2:	9a 94       	dec	r9
    15c4:	f9 14       	cp	r15, r9
    15c6:	c0 f3       	brcs	.-16     	; 0x15b8 <vfprintf+0x374>
    15c8:	fa 94       	dec	r15
    15ca:	f1 01       	movw	r30, r2
    15cc:	ef 0d       	add	r30, r15
    15ce:	f1 1d       	adc	r31, r1
    15d0:	b3 01       	movw	r22, r6
    15d2:	80 81       	ld	r24, Z
    15d4:	90 e0       	ldi	r25, 0x00	; 0
    15d6:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fputc>
    15da:	ff 20       	and	r15, r15
    15dc:	a9 f7       	brne	.-22     	; 0x15c8 <vfprintf+0x384>
    15de:	06 c0       	rjmp	.+12     	; 0x15ec <vfprintf+0x3a8>
    15e0:	b3 01       	movw	r22, r6
    15e2:	80 e2       	ldi	r24, 0x20	; 32
    15e4:	90 e0       	ldi	r25, 0x00	; 0
    15e6:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <fputc>
    15ea:	ca 94       	dec	r12
    15ec:	cc 20       	and	r12, r12
    15ee:	c1 f7       	brne	.-16     	; 0x15e0 <vfprintf+0x39c>
    15f0:	41 ce       	rjmp	.-894    	; 0x1274 <vfprintf+0x30>
    15f2:	f3 01       	movw	r30, r6
    15f4:	66 81       	ldd	r22, Z+6	; 0x06
    15f6:	77 81       	ldd	r23, Z+7	; 0x07
    15f8:	cb 01       	movw	r24, r22
    15fa:	2b 96       	adiw	r28, 0x0b	; 11
    15fc:	e2 e1       	ldi	r30, 0x12	; 18
    15fe:	0c 94 eb 0e 	jmp	0x1dd6	; 0x1dd6 <__epilogue_restores__>

00001602 <putval>:
    1602:	fc 01       	movw	r30, r24
    1604:	20 fd       	sbrc	r18, 0
    1606:	08 c0       	rjmp	.+16     	; 0x1618 <putval+0x16>
    1608:	23 fd       	sbrc	r18, 3
    160a:	05 c0       	rjmp	.+10     	; 0x1616 <putval+0x14>
    160c:	22 ff       	sbrs	r18, 2
    160e:	02 c0       	rjmp	.+4      	; 0x1614 <putval+0x12>
    1610:	73 83       	std	Z+3, r23	; 0x03
    1612:	62 83       	std	Z+2, r22	; 0x02
    1614:	51 83       	std	Z+1, r21	; 0x01
    1616:	40 83       	st	Z, r20
    1618:	08 95       	ret

0000161a <mulacc>:
    161a:	ef 92       	push	r14
    161c:	ff 92       	push	r15
    161e:	0f 93       	push	r16
    1620:	1f 93       	push	r17
    1622:	44 ff       	sbrs	r20, 4
    1624:	02 c0       	rjmp	.+4      	; 0x162a <mulacc+0x10>
    1626:	33 e0       	ldi	r19, 0x03	; 3
    1628:	11 c0       	rjmp	.+34     	; 0x164c <mulacc+0x32>
    162a:	46 ff       	sbrs	r20, 6
    162c:	02 c0       	rjmp	.+4      	; 0x1632 <mulacc+0x18>
    162e:	34 e0       	ldi	r19, 0x04	; 4
    1630:	0d c0       	rjmp	.+26     	; 0x164c <mulacc+0x32>
    1632:	db 01       	movw	r26, r22
    1634:	fc 01       	movw	r30, r24
    1636:	aa 0f       	add	r26, r26
    1638:	bb 1f       	adc	r27, r27
    163a:	ee 1f       	adc	r30, r30
    163c:	ff 1f       	adc	r31, r31
    163e:	10 94       	com	r1
    1640:	d1 f7       	brne	.-12     	; 0x1636 <mulacc+0x1c>
    1642:	6a 0f       	add	r22, r26
    1644:	7b 1f       	adc	r23, r27
    1646:	8e 1f       	adc	r24, r30
    1648:	9f 1f       	adc	r25, r31
    164a:	31 e0       	ldi	r19, 0x01	; 1
    164c:	66 0f       	add	r22, r22
    164e:	77 1f       	adc	r23, r23
    1650:	88 1f       	adc	r24, r24
    1652:	99 1f       	adc	r25, r25
    1654:	31 50       	subi	r19, 0x01	; 1
    1656:	d1 f7       	brne	.-12     	; 0x164c <mulacc+0x32>
    1658:	7b 01       	movw	r14, r22
    165a:	8c 01       	movw	r16, r24
    165c:	e2 0e       	add	r14, r18
    165e:	f1 1c       	adc	r15, r1
    1660:	01 1d       	adc	r16, r1
    1662:	11 1d       	adc	r17, r1
    1664:	a8 01       	movw	r20, r16
    1666:	97 01       	movw	r18, r14
    1668:	b7 01       	movw	r22, r14
    166a:	ca 01       	movw	r24, r20
    166c:	1f 91       	pop	r17
    166e:	0f 91       	pop	r16
    1670:	ff 90       	pop	r15
    1672:	ef 90       	pop	r14
    1674:	08 95       	ret

00001676 <skip_spaces>:
    1676:	0f 93       	push	r16
    1678:	1f 93       	push	r17
    167a:	cf 93       	push	r28
    167c:	df 93       	push	r29
    167e:	8c 01       	movw	r16, r24
    1680:	c8 01       	movw	r24, r16
    1682:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <fgetc>
    1686:	ec 01       	movw	r28, r24
    1688:	97 fd       	sbrc	r25, 7
    168a:	08 c0       	rjmp	.+16     	; 0x169c <skip_spaces+0x26>
    168c:	0e 94 c4 0e 	call	0x1d88	; 0x1d88 <isspace>
    1690:	89 2b       	or	r24, r25
    1692:	b1 f7       	brne	.-20     	; 0x1680 <skip_spaces+0xa>
    1694:	b8 01       	movw	r22, r16
    1696:	ce 01       	movw	r24, r28
    1698:	0e 94 25 0e 	call	0x1c4a	; 0x1c4a <ungetc>
    169c:	ce 01       	movw	r24, r28
    169e:	df 91       	pop	r29
    16a0:	cf 91       	pop	r28
    16a2:	1f 91       	pop	r17
    16a4:	0f 91       	pop	r16
    16a6:	08 95       	ret

000016a8 <conv_int>:
    16a8:	a0 e0       	ldi	r26, 0x00	; 0
    16aa:	b0 e0       	ldi	r27, 0x00	; 0
    16ac:	ea e5       	ldi	r30, 0x5A	; 90
    16ae:	fb e0       	ldi	r31, 0x0B	; 11
    16b0:	0c 94 d7 0e 	jmp	0x1dae	; 0x1dae <__prologue_saves__+0x10>
    16b4:	ec 01       	movw	r28, r24
    16b6:	c6 2e       	mov	r12, r22
    16b8:	5a 01       	movw	r10, r20
    16ba:	12 2f       	mov	r17, r18
    16bc:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <fgetc>
    16c0:	ac 01       	movw	r20, r24
    16c2:	8b 32       	cpi	r24, 0x2B	; 43
    16c4:	19 f0       	breq	.+6      	; 0x16cc <conv_int+0x24>
    16c6:	8d 32       	cpi	r24, 0x2D	; 45
    16c8:	51 f4       	brne	.+20     	; 0x16de <conv_int+0x36>
    16ca:	10 68       	ori	r17, 0x80	; 128
    16cc:	ca 94       	dec	r12
    16ce:	09 f4       	brne	.+2      	; 0x16d2 <conv_int+0x2a>
    16d0:	6d c0       	rjmp	.+218    	; 0x17ac <conv_int+0x104>
    16d2:	ce 01       	movw	r24, r28
    16d4:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <fgetc>
    16d8:	ac 01       	movw	r20, r24
    16da:	97 fd       	sbrc	r25, 7
    16dc:	67 c0       	rjmp	.+206    	; 0x17ac <conv_int+0x104>
    16de:	6d ef       	ldi	r22, 0xFD	; 253
    16e0:	d6 2e       	mov	r13, r22
    16e2:	d1 22       	and	r13, r17
    16e4:	8d 2d       	mov	r24, r13
    16e6:	80 73       	andi	r24, 0x30	; 48
    16e8:	01 f5       	brne	.+64     	; 0x172a <conv_int+0x82>
    16ea:	40 33       	cpi	r20, 0x30	; 48
    16ec:	f1 f4       	brne	.+60     	; 0x172a <conv_int+0x82>
    16ee:	ca 94       	dec	r12
    16f0:	09 f4       	brne	.+2      	; 0x16f4 <conv_int+0x4c>
    16f2:	47 c0       	rjmp	.+142    	; 0x1782 <conv_int+0xda>
    16f4:	ce 01       	movw	r24, r28
    16f6:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <fgetc>
    16fa:	ac 01       	movw	r20, r24
    16fc:	97 fd       	sbrc	r25, 7
    16fe:	41 c0       	rjmp	.+130    	; 0x1782 <conv_int+0xda>
    1700:	82 e0       	ldi	r24, 0x02	; 2
    1702:	d8 2a       	or	r13, r24
    1704:	48 37       	cpi	r20, 0x78	; 120
    1706:	11 f0       	breq	.+4      	; 0x170c <conv_int+0x64>
    1708:	48 35       	cpi	r20, 0x58	; 88
    170a:	59 f4       	brne	.+22     	; 0x1722 <conv_int+0x7a>
    170c:	80 e4       	ldi	r24, 0x40	; 64
    170e:	d8 2a       	or	r13, r24
    1710:	ca 94       	dec	r12
    1712:	b9 f1       	breq	.+110    	; 0x1782 <conv_int+0xda>
    1714:	ce 01       	movw	r24, r28
    1716:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <fgetc>
    171a:	ac 01       	movw	r20, r24
    171c:	99 23       	and	r25, r25
    171e:	2c f4       	brge	.+10     	; 0x172a <conv_int+0x82>
    1720:	30 c0       	rjmp	.+96     	; 0x1782 <conv_int+0xda>
    1722:	d6 fc       	sbrc	r13, 6
    1724:	02 c0       	rjmp	.+4      	; 0x172a <conv_int+0x82>
    1726:	80 e1       	ldi	r24, 0x10	; 16
    1728:	d8 2a       	or	r13, r24
    172a:	ee 24       	eor	r14, r14
    172c:	ff 24       	eor	r15, r15
    172e:	87 01       	movw	r16, r14
    1730:	24 2f       	mov	r18, r20
    1732:	20 53       	subi	r18, 0x30	; 48
    1734:	28 30       	cpi	r18, 0x08	; 8
    1736:	88 f0       	brcs	.+34     	; 0x175a <conv_int+0xb2>
    1738:	d4 fc       	sbrc	r13, 4
    173a:	09 c0       	rjmp	.+18     	; 0x174e <conv_int+0xa6>
    173c:	2a 30       	cpi	r18, 0x0A	; 10
    173e:	68 f0       	brcs	.+26     	; 0x175a <conv_int+0xb2>
    1740:	d6 fe       	sbrs	r13, 6
    1742:	05 c0       	rjmp	.+10     	; 0x174e <conv_int+0xa6>
    1744:	2f 7d       	andi	r18, 0xDF	; 223
    1746:	82 2f       	mov	r24, r18
    1748:	81 51       	subi	r24, 0x11	; 17
    174a:	86 30       	cpi	r24, 0x06	; 6
    174c:	28 f0       	brcs	.+10     	; 0x1758 <conv_int+0xb0>
    174e:	be 01       	movw	r22, r28
    1750:	ca 01       	movw	r24, r20
    1752:	0e 94 25 0e 	call	0x1c4a	; 0x1c4a <ungetc>
    1756:	12 c0       	rjmp	.+36     	; 0x177c <conv_int+0xd4>
    1758:	27 50       	subi	r18, 0x07	; 7
    175a:	4d 2d       	mov	r20, r13
    175c:	c8 01       	movw	r24, r16
    175e:	b7 01       	movw	r22, r14
    1760:	0e 94 0d 0b 	call	0x161a	; 0x161a <mulacc>
    1764:	7b 01       	movw	r14, r22
    1766:	8c 01       	movw	r16, r24
    1768:	82 e0       	ldi	r24, 0x02	; 2
    176a:	d8 2a       	or	r13, r24
    176c:	ca 94       	dec	r12
    176e:	61 f0       	breq	.+24     	; 0x1788 <conv_int+0xe0>
    1770:	ce 01       	movw	r24, r28
    1772:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <fgetc>
    1776:	ac 01       	movw	r20, r24
    1778:	97 ff       	sbrs	r25, 7
    177a:	da cf       	rjmp	.-76     	; 0x1730 <conv_int+0x88>
    177c:	d1 fc       	sbrc	r13, 1
    177e:	04 c0       	rjmp	.+8      	; 0x1788 <conv_int+0xe0>
    1780:	15 c0       	rjmp	.+42     	; 0x17ac <conv_int+0x104>
    1782:	ee 24       	eor	r14, r14
    1784:	ff 24       	eor	r15, r15
    1786:	87 01       	movw	r16, r14
    1788:	d7 fe       	sbrs	r13, 7
    178a:	08 c0       	rjmp	.+16     	; 0x179c <conv_int+0xf4>
    178c:	10 95       	com	r17
    178e:	00 95       	com	r16
    1790:	f0 94       	com	r15
    1792:	e0 94       	com	r14
    1794:	e1 1c       	adc	r14, r1
    1796:	f1 1c       	adc	r15, r1
    1798:	01 1d       	adc	r16, r1
    179a:	11 1d       	adc	r17, r1
    179c:	2d 2d       	mov	r18, r13
    179e:	b8 01       	movw	r22, r16
    17a0:	a7 01       	movw	r20, r14
    17a2:	c5 01       	movw	r24, r10
    17a4:	0e 94 01 0b 	call	0x1602	; 0x1602 <putval>
    17a8:	81 e0       	ldi	r24, 0x01	; 1
    17aa:	01 c0       	rjmp	.+2      	; 0x17ae <conv_int+0x106>
    17ac:	80 e0       	ldi	r24, 0x00	; 0
    17ae:	cd b7       	in	r28, 0x3d	; 61
    17b0:	de b7       	in	r29, 0x3e	; 62
    17b2:	ea e0       	ldi	r30, 0x0A	; 10
    17b4:	0c 94 f3 0e 	jmp	0x1de6	; 0x1de6 <__epilogue_restores__+0x10>

000017b8 <conv_brk>:
    17b8:	a0 e2       	ldi	r26, 0x20	; 32
    17ba:	b0 e0       	ldi	r27, 0x00	; 0
    17bc:	e2 ee       	ldi	r30, 0xE2	; 226
    17be:	fb e0       	ldi	r31, 0x0B	; 11
    17c0:	0c 94 d3 0e 	jmp	0x1da6	; 0x1da6 <__prologue_saves__+0x8>
    17c4:	6c 01       	movw	r12, r24
    17c6:	a6 2e       	mov	r10, r22
    17c8:	8a 01       	movw	r16, r20
    17ca:	79 01       	movw	r14, r18
    17cc:	fe 01       	movw	r30, r28
    17ce:	31 96       	adiw	r30, 0x01	; 1
    17d0:	80 e2       	ldi	r24, 0x20	; 32
    17d2:	df 01       	movw	r26, r30
    17d4:	1d 92       	st	X+, r1
    17d6:	8a 95       	dec	r24
    17d8:	e9 f7       	brne	.-6      	; 0x17d4 <conv_brk+0x1c>
    17da:	70 e0       	ldi	r23, 0x00	; 0
    17dc:	30 e0       	ldi	r19, 0x00	; 0
    17de:	60 e0       	ldi	r22, 0x00	; 0
    17e0:	40 e0       	ldi	r20, 0x00	; 0
    17e2:	50 e0       	ldi	r21, 0x00	; 0
    17e4:	4f 01       	movw	r8, r30
    17e6:	a1 e0       	ldi	r26, 0x01	; 1
    17e8:	b0 e0       	ldi	r27, 0x00	; 0
    17ea:	f6 01       	movw	r30, r12
    17ec:	83 81       	ldd	r24, Z+3	; 0x03
    17ee:	f7 01       	movw	r30, r14
    17f0:	83 fd       	sbrc	r24, 3
    17f2:	25 91       	lpm	r18, Z+
    17f4:	83 ff       	sbrs	r24, 3
    17f6:	21 91       	ld	r18, Z+
    17f8:	7f 01       	movw	r14, r30
    17fa:	22 23       	and	r18, r18
    17fc:	09 f4       	brne	.+2      	; 0x1800 <conv_brk+0x48>
    17fe:	7e c0       	rjmp	.+252    	; 0x18fc <conv_brk+0x144>
    1800:	2e 35       	cpi	r18, 0x5E	; 94
    1802:	19 f4       	brne	.+6      	; 0x180a <conv_brk+0x52>
    1804:	41 15       	cp	r20, r1
    1806:	51 05       	cpc	r21, r1
    1808:	69 f1       	breq	.+90     	; 0x1864 <conv_brk+0xac>
    180a:	87 2f       	mov	r24, r23
    180c:	90 e0       	ldi	r25, 0x00	; 0
    180e:	84 17       	cp	r24, r20
    1810:	95 07       	cpc	r25, r21
    1812:	44 f4       	brge	.+16     	; 0x1824 <conv_brk+0x6c>
    1814:	2d 35       	cpi	r18, 0x5D	; 93
    1816:	51 f1       	breq	.+84     	; 0x186c <conv_brk+0xb4>
    1818:	2d 32       	cpi	r18, 0x2D	; 45
    181a:	21 f4       	brne	.+8      	; 0x1824 <conv_brk+0x6c>
    181c:	33 23       	and	r19, r19
    181e:	29 f4       	brne	.+10     	; 0x182a <conv_brk+0x72>
    1820:	31 e0       	ldi	r19, 0x01	; 1
    1822:	21 c0       	rjmp	.+66     	; 0x1866 <conv_brk+0xae>
    1824:	33 23       	and	r19, r19
    1826:	09 f4       	brne	.+2      	; 0x182a <conv_brk+0x72>
    1828:	62 2f       	mov	r22, r18
    182a:	32 2f       	mov	r19, r18
    182c:	83 2f       	mov	r24, r19
    182e:	86 95       	lsr	r24
    1830:	86 95       	lsr	r24
    1832:	86 95       	lsr	r24
    1834:	f4 01       	movw	r30, r8
    1836:	e8 0f       	add	r30, r24
    1838:	f1 1d       	adc	r31, r1
    183a:	83 2f       	mov	r24, r19
    183c:	87 70       	andi	r24, 0x07	; 7
    183e:	3d 01       	movw	r6, r26
    1840:	02 c0       	rjmp	.+4      	; 0x1846 <conv_brk+0x8e>
    1842:	66 0c       	add	r6, r6
    1844:	77 1c       	adc	r7, r7
    1846:	8a 95       	dec	r24
    1848:	e2 f7       	brpl	.-8      	; 0x1842 <conv_brk+0x8a>
    184a:	20 81       	ld	r18, Z
    184c:	26 29       	or	r18, r6
    184e:	20 83       	st	Z, r18
    1850:	36 17       	cp	r19, r22
    1852:	11 f4       	brne	.+4      	; 0x1858 <conv_brk+0xa0>
    1854:	30 e0       	ldi	r19, 0x00	; 0
    1856:	07 c0       	rjmp	.+14     	; 0x1866 <conv_brk+0xae>
    1858:	36 17       	cp	r19, r22
    185a:	10 f4       	brcc	.+4      	; 0x1860 <conv_brk+0xa8>
    185c:	3f 5f       	subi	r19, 0xFF	; 255
    185e:	e6 cf       	rjmp	.-52     	; 0x182c <conv_brk+0x74>
    1860:	31 50       	subi	r19, 0x01	; 1
    1862:	e4 cf       	rjmp	.-56     	; 0x182c <conv_brk+0x74>
    1864:	71 e0       	ldi	r23, 0x01	; 1
    1866:	4f 5f       	subi	r20, 0xFF	; 255
    1868:	5f 4f       	sbci	r21, 0xFF	; 255
    186a:	bf cf       	rjmp	.-130    	; 0x17ea <conv_brk+0x32>
    186c:	33 23       	and	r19, r19
    186e:	19 f0       	breq	.+6      	; 0x1876 <conv_brk+0xbe>
    1870:	8e 81       	ldd	r24, Y+6	; 0x06
    1872:	80 62       	ori	r24, 0x20	; 32
    1874:	8e 83       	std	Y+6, r24	; 0x06
    1876:	77 23       	and	r23, r23
    1878:	59 f0       	breq	.+22     	; 0x1890 <conv_brk+0xd8>
    187a:	fe 01       	movw	r30, r28
    187c:	31 96       	adiw	r30, 0x01	; 1
    187e:	9e 01       	movw	r18, r28
    1880:	2f 5d       	subi	r18, 0xDF	; 223
    1882:	3f 4f       	sbci	r19, 0xFF	; 255
    1884:	80 81       	ld	r24, Z
    1886:	80 95       	com	r24
    1888:	81 93       	st	Z+, r24
    188a:	e2 17       	cp	r30, r18
    188c:	f3 07       	cpc	r31, r19
    188e:	d1 f7       	brne	.-12     	; 0x1884 <conv_brk+0xcc>
    1890:	bb 24       	eor	r11, r11
    1892:	b3 94       	inc	r11
    1894:	4e 01       	movw	r8, r28
    1896:	08 94       	sec
    1898:	81 1c       	adc	r8, r1
    189a:	91 1c       	adc	r9, r1
    189c:	c6 01       	movw	r24, r12
    189e:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <fgetc>
    18a2:	ac 01       	movw	r20, r24
    18a4:	97 fd       	sbrc	r25, 7
    18a6:	22 c0       	rjmp	.+68     	; 0x18ec <conv_brk+0x134>
    18a8:	86 95       	lsr	r24
    18aa:	86 95       	lsr	r24
    18ac:	86 95       	lsr	r24
    18ae:	f4 01       	movw	r30, r8
    18b0:	e8 0f       	add	r30, r24
    18b2:	f1 1d       	adc	r31, r1
    18b4:	80 81       	ld	r24, Z
    18b6:	90 e0       	ldi	r25, 0x00	; 0
    18b8:	9a 01       	movw	r18, r20
    18ba:	27 70       	andi	r18, 0x07	; 7
    18bc:	30 70       	andi	r19, 0x00	; 0
    18be:	02 c0       	rjmp	.+4      	; 0x18c4 <conv_brk+0x10c>
    18c0:	95 95       	asr	r25
    18c2:	87 95       	ror	r24
    18c4:	2a 95       	dec	r18
    18c6:	e2 f7       	brpl	.-8      	; 0x18c0 <conv_brk+0x108>
    18c8:	80 fd       	sbrc	r24, 0
    18ca:	05 c0       	rjmp	.+10     	; 0x18d6 <conv_brk+0x11e>
    18cc:	b6 01       	movw	r22, r12
    18ce:	ca 01       	movw	r24, r20
    18d0:	0e 94 25 0e 	call	0x1c4a	; 0x1c4a <ungetc>
    18d4:	0b c0       	rjmp	.+22     	; 0x18ec <conv_brk+0x134>
    18d6:	01 15       	cp	r16, r1
    18d8:	11 05       	cpc	r17, r1
    18da:	19 f0       	breq	.+6      	; 0x18e2 <conv_brk+0x12a>
    18dc:	d8 01       	movw	r26, r16
    18de:	4d 93       	st	X+, r20
    18e0:	8d 01       	movw	r16, r26
    18e2:	aa 94       	dec	r10
    18e4:	bb 24       	eor	r11, r11
    18e6:	aa 20       	and	r10, r10
    18e8:	c9 f6       	brne	.-78     	; 0x189c <conv_brk+0xe4>
    18ea:	02 c0       	rjmp	.+4      	; 0x18f0 <conv_brk+0x138>
    18ec:	bb 20       	and	r11, r11
    18ee:	31 f4       	brne	.+12     	; 0x18fc <conv_brk+0x144>
    18f0:	01 15       	cp	r16, r1
    18f2:	11 05       	cpc	r17, r1
    18f4:	29 f0       	breq	.+10     	; 0x1900 <conv_brk+0x148>
    18f6:	f8 01       	movw	r30, r16
    18f8:	10 82       	st	Z, r1
    18fa:	02 c0       	rjmp	.+4      	; 0x1900 <conv_brk+0x148>
    18fc:	ee 24       	eor	r14, r14
    18fe:	ff 24       	eor	r15, r15
    1900:	c7 01       	movw	r24, r14
    1902:	a0 96       	adiw	r28, 0x20	; 32
    1904:	ee e0       	ldi	r30, 0x0E	; 14
    1906:	0c 94 ef 0e 	jmp	0x1dde	; 0x1dde <__epilogue_restores__+0x8>

0000190a <vfscanf>:
    190a:	a0 e0       	ldi	r26, 0x00	; 0
    190c:	b0 e0       	ldi	r27, 0x00	; 0
    190e:	eb e8       	ldi	r30, 0x8B	; 139
    1910:	fc e0       	ldi	r31, 0x0C	; 12
    1912:	0c 94 d3 0e 	jmp	0x1da6	; 0x1da6 <__prologue_saves__+0x8>
    1916:	5c 01       	movw	r10, r24
    1918:	6b 01       	movw	r12, r22
    191a:	3a 01       	movw	r6, r20
    191c:	fc 01       	movw	r30, r24
    191e:	17 82       	std	Z+7, r1	; 0x07
    1920:	16 82       	std	Z+6, r1	; 0x06
    1922:	88 24       	eor	r8, r8
    1924:	ea c0       	rjmp	.+468    	; 0x1afa <vfscanf+0x1f0>
    1926:	81 2f       	mov	r24, r17
    1928:	90 e0       	ldi	r25, 0x00	; 0
    192a:	0e 94 c4 0e 	call	0x1d88	; 0x1d88 <isspace>
    192e:	89 2b       	or	r24, r25
    1930:	21 f0       	breq	.+8      	; 0x193a <vfscanf+0x30>
    1932:	c5 01       	movw	r24, r10
    1934:	0e 94 3b 0b 	call	0x1676	; 0x1676 <skip_spaces>
    1938:	e0 c0       	rjmp	.+448    	; 0x1afa <vfscanf+0x1f0>
    193a:	15 32       	cpi	r17, 0x25	; 37
    193c:	49 f4       	brne	.+18     	; 0x1950 <vfscanf+0x46>
    193e:	f6 01       	movw	r30, r12
    1940:	f3 fc       	sbrc	r15, 3
    1942:	65 91       	lpm	r22, Z+
    1944:	f3 fe       	sbrs	r15, 3
    1946:	61 91       	ld	r22, Z+
    1948:	6f 01       	movw	r12, r30
    194a:	65 32       	cpi	r22, 0x25	; 37
    194c:	69 f4       	brne	.+26     	; 0x1968 <vfscanf+0x5e>
    194e:	15 e2       	ldi	r17, 0x25	; 37
    1950:	c5 01       	movw	r24, r10
    1952:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <fgetc>
    1956:	97 fd       	sbrc	r25, 7
    1958:	dc c0       	rjmp	.+440    	; 0x1b12 <vfscanf+0x208>
    195a:	18 17       	cp	r17, r24
    195c:	09 f4       	brne	.+2      	; 0x1960 <vfscanf+0x56>
    195e:	cd c0       	rjmp	.+410    	; 0x1afa <vfscanf+0x1f0>
    1960:	b5 01       	movw	r22, r10
    1962:	0e 94 25 0e 	call	0x1c4a	; 0x1c4a <ungetc>
    1966:	da c0       	rjmp	.+436    	; 0x1b1c <vfscanf+0x212>
    1968:	6a 32       	cpi	r22, 0x2A	; 42
    196a:	19 f0       	breq	.+6      	; 0x1972 <vfscanf+0x68>
    196c:	16 2f       	mov	r17, r22
    196e:	00 e0       	ldi	r16, 0x00	; 0
    1970:	06 c0       	rjmp	.+12     	; 0x197e <vfscanf+0x74>
    1972:	f3 fc       	sbrc	r15, 3
    1974:	15 91       	lpm	r17, Z+
    1976:	f3 fe       	sbrs	r15, 3
    1978:	11 91       	ld	r17, Z+
    197a:	6f 01       	movw	r12, r30
    197c:	01 e0       	ldi	r16, 0x01	; 1
    197e:	99 24       	eor	r9, r9
    1980:	0f c0       	rjmp	.+30     	; 0x19a0 <vfscanf+0x96>
    1982:	02 60       	ori	r16, 0x02	; 2
    1984:	69 2d       	mov	r22, r9
    1986:	70 e0       	ldi	r23, 0x00	; 0
    1988:	80 e0       	ldi	r24, 0x00	; 0
    198a:	90 e0       	ldi	r25, 0x00	; 0
    198c:	40 e2       	ldi	r20, 0x20	; 32
    198e:	0e 94 0d 0b 	call	0x161a	; 0x161a <mulacc>
    1992:	96 2e       	mov	r9, r22
    1994:	f6 01       	movw	r30, r12
    1996:	f3 fc       	sbrc	r15, 3
    1998:	15 91       	lpm	r17, Z+
    199a:	f3 fe       	sbrs	r15, 3
    199c:	11 91       	ld	r17, Z+
    199e:	6f 01       	movw	r12, r30
    19a0:	21 2f       	mov	r18, r17
    19a2:	20 53       	subi	r18, 0x30	; 48
    19a4:	2a 30       	cpi	r18, 0x0A	; 10
    19a6:	68 f3       	brcs	.-38     	; 0x1982 <vfscanf+0x78>
    19a8:	01 fd       	sbrc	r16, 1
    19aa:	03 c0       	rjmp	.+6      	; 0x19b2 <vfscanf+0xa8>
    19ac:	99 24       	eor	r9, r9
    19ae:	9a 94       	dec	r9
    19b0:	03 c0       	rjmp	.+6      	; 0x19b8 <vfscanf+0xae>
    19b2:	99 20       	and	r9, r9
    19b4:	09 f4       	brne	.+2      	; 0x19b8 <vfscanf+0xae>
    19b6:	b2 c0       	rjmp	.+356    	; 0x1b1c <vfscanf+0x212>
    19b8:	18 36       	cpi	r17, 0x68	; 104
    19ba:	21 f0       	breq	.+8      	; 0x19c4 <vfscanf+0xba>
    19bc:	1c 36       	cpi	r17, 0x6C	; 108
    19be:	99 f4       	brne	.+38     	; 0x19e6 <vfscanf+0xdc>
    19c0:	f6 01       	movw	r30, r12
    19c2:	0b c0       	rjmp	.+22     	; 0x19da <vfscanf+0xd0>
    19c4:	f6 01       	movw	r30, r12
    19c6:	f3 fc       	sbrc	r15, 3
    19c8:	65 91       	lpm	r22, Z+
    19ca:	f3 fe       	sbrs	r15, 3
    19cc:	61 91       	ld	r22, Z+
    19ce:	68 36       	cpi	r22, 0x68	; 104
    19d0:	19 f0       	breq	.+6      	; 0x19d8 <vfscanf+0xce>
    19d2:	6f 01       	movw	r12, r30
    19d4:	16 2f       	mov	r17, r22
    19d6:	07 c0       	rjmp	.+14     	; 0x19e6 <vfscanf+0xdc>
    19d8:	08 60       	ori	r16, 0x08	; 8
    19da:	04 60       	ori	r16, 0x04	; 4
    19dc:	f3 fc       	sbrc	r15, 3
    19de:	15 91       	lpm	r17, Z+
    19e0:	f3 fe       	sbrs	r15, 3
    19e2:	11 91       	ld	r17, Z+
    19e4:	6f 01       	movw	r12, r30
    19e6:	11 23       	and	r17, r17
    19e8:	09 f4       	brne	.+2      	; 0x19ec <vfscanf+0xe2>
    19ea:	98 c0       	rjmp	.+304    	; 0x1b1c <vfscanf+0x212>
    19ec:	61 2f       	mov	r22, r17
    19ee:	70 e0       	ldi	r23, 0x00	; 0
    19f0:	8d e8       	ldi	r24, 0x8D	; 141
    19f2:	92 e0       	ldi	r25, 0x02	; 2
    19f4:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <strchr_P>
    19f8:	89 2b       	or	r24, r25
    19fa:	09 f4       	brne	.+2      	; 0x19fe <vfscanf+0xf4>
    19fc:	8f c0       	rjmp	.+286    	; 0x1b1c <vfscanf+0x212>
    19fe:	80 2f       	mov	r24, r16
    1a00:	00 ff       	sbrs	r16, 0
    1a02:	03 c0       	rjmp	.+6      	; 0x1a0a <vfscanf+0x100>
    1a04:	ee 24       	eor	r14, r14
    1a06:	ff 24       	eor	r15, r15
    1a08:	07 c0       	rjmp	.+14     	; 0x1a18 <vfscanf+0x10e>
    1a0a:	f3 01       	movw	r30, r6
    1a0c:	e0 80       	ld	r14, Z
    1a0e:	f1 80       	ldd	r15, Z+1	; 0x01
    1a10:	22 e0       	ldi	r18, 0x02	; 2
    1a12:	30 e0       	ldi	r19, 0x00	; 0
    1a14:	62 0e       	add	r6, r18
    1a16:	73 1e       	adc	r7, r19
    1a18:	1e 36       	cpi	r17, 0x6E	; 110
    1a1a:	51 f4       	brne	.+20     	; 0x1a30 <vfscanf+0x126>
    1a1c:	f5 01       	movw	r30, r10
    1a1e:	46 81       	ldd	r20, Z+6	; 0x06
    1a20:	57 81       	ldd	r21, Z+7	; 0x07
    1a22:	60 e0       	ldi	r22, 0x00	; 0
    1a24:	70 e0       	ldi	r23, 0x00	; 0
    1a26:	20 2f       	mov	r18, r16
    1a28:	c7 01       	movw	r24, r14
    1a2a:	0e 94 01 0b 	call	0x1602	; 0x1602 <putval>
    1a2e:	65 c0       	rjmp	.+202    	; 0x1afa <vfscanf+0x1f0>
    1a30:	13 36       	cpi	r17, 0x63	; 99
    1a32:	91 f4       	brne	.+36     	; 0x1a58 <vfscanf+0x14e>
    1a34:	81 fd       	sbrc	r24, 1
    1a36:	02 c0       	rjmp	.+4      	; 0x1a3c <vfscanf+0x132>
    1a38:	99 24       	eor	r9, r9
    1a3a:	93 94       	inc	r9
    1a3c:	c5 01       	movw	r24, r10
    1a3e:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <fgetc>
    1a42:	97 fd       	sbrc	r25, 7
    1a44:	66 c0       	rjmp	.+204    	; 0x1b12 <vfscanf+0x208>
    1a46:	e1 14       	cp	r14, r1
    1a48:	f1 04       	cpc	r15, r1
    1a4a:	19 f0       	breq	.+6      	; 0x1a52 <vfscanf+0x148>
    1a4c:	f7 01       	movw	r30, r14
    1a4e:	81 93       	st	Z+, r24
    1a50:	7f 01       	movw	r14, r30
    1a52:	9a 94       	dec	r9
    1a54:	99 f7       	brne	.-26     	; 0x1a3c <vfscanf+0x132>
    1a56:	4f c0       	rjmp	.+158    	; 0x1af6 <vfscanf+0x1ec>
    1a58:	1b 35       	cpi	r17, 0x5B	; 91
    1a5a:	59 f4       	brne	.+22     	; 0x1a72 <vfscanf+0x168>
    1a5c:	96 01       	movw	r18, r12
    1a5e:	a7 01       	movw	r20, r14
    1a60:	69 2d       	mov	r22, r9
    1a62:	c5 01       	movw	r24, r10
    1a64:	0e 94 dc 0b 	call	0x17b8	; 0x17b8 <conv_brk>
    1a68:	6c 01       	movw	r12, r24
    1a6a:	00 97       	sbiw	r24, 0x00	; 0
    1a6c:	09 f0       	breq	.+2      	; 0x1a70 <vfscanf+0x166>
    1a6e:	43 c0       	rjmp	.+134    	; 0x1af6 <vfscanf+0x1ec>
    1a70:	3d c0       	rjmp	.+122    	; 0x1aec <vfscanf+0x1e2>
    1a72:	c5 01       	movw	r24, r10
    1a74:	0e 94 3b 0b 	call	0x1676	; 0x1676 <skip_spaces>
    1a78:	97 fd       	sbrc	r25, 7
    1a7a:	4b c0       	rjmp	.+150    	; 0x1b12 <vfscanf+0x208>
    1a7c:	1f 36       	cpi	r17, 0x6F	; 111
    1a7e:	59 f1       	breq	.+86     	; 0x1ad6 <vfscanf+0x1cc>
    1a80:	10 37       	cpi	r17, 0x70	; 112
    1a82:	28 f4       	brcc	.+10     	; 0x1a8e <vfscanf+0x184>
    1a84:	14 36       	cpi	r17, 0x64	; 100
    1a86:	29 f1       	breq	.+74     	; 0x1ad2 <vfscanf+0x1c8>
    1a88:	19 36       	cpi	r17, 0x69	; 105
    1a8a:	39 f5       	brne	.+78     	; 0x1ada <vfscanf+0x1d0>
    1a8c:	27 c0       	rjmp	.+78     	; 0x1adc <vfscanf+0x1d2>
    1a8e:	13 37       	cpi	r17, 0x73	; 115
    1a90:	19 f0       	breq	.+6      	; 0x1a98 <vfscanf+0x18e>
    1a92:	15 37       	cpi	r17, 0x75	; 117
    1a94:	11 f5       	brne	.+68     	; 0x1ada <vfscanf+0x1d0>
    1a96:	1d c0       	rjmp	.+58     	; 0x1ad2 <vfscanf+0x1c8>
    1a98:	c5 01       	movw	r24, r10
    1a9a:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <fgetc>
    1a9e:	ec 01       	movw	r28, r24
    1aa0:	97 fd       	sbrc	r25, 7
    1aa2:	11 c0       	rjmp	.+34     	; 0x1ac6 <vfscanf+0x1bc>
    1aa4:	0e 94 c4 0e 	call	0x1d88	; 0x1d88 <isspace>
    1aa8:	89 2b       	or	r24, r25
    1aaa:	29 f0       	breq	.+10     	; 0x1ab6 <vfscanf+0x1ac>
    1aac:	b5 01       	movw	r22, r10
    1aae:	ce 01       	movw	r24, r28
    1ab0:	0e 94 25 0e 	call	0x1c4a	; 0x1c4a <ungetc>
    1ab4:	08 c0       	rjmp	.+16     	; 0x1ac6 <vfscanf+0x1bc>
    1ab6:	e1 14       	cp	r14, r1
    1ab8:	f1 04       	cpc	r15, r1
    1aba:	19 f0       	breq	.+6      	; 0x1ac2 <vfscanf+0x1b8>
    1abc:	f7 01       	movw	r30, r14
    1abe:	c1 93       	st	Z+, r28
    1ac0:	7f 01       	movw	r14, r30
    1ac2:	9a 94       	dec	r9
    1ac4:	49 f7       	brne	.-46     	; 0x1a98 <vfscanf+0x18e>
    1ac6:	e1 14       	cp	r14, r1
    1ac8:	f1 04       	cpc	r15, r1
    1aca:	a9 f0       	breq	.+42     	; 0x1af6 <vfscanf+0x1ec>
    1acc:	f7 01       	movw	r30, r14
    1ace:	10 82       	st	Z, r1
    1ad0:	12 c0       	rjmp	.+36     	; 0x1af6 <vfscanf+0x1ec>
    1ad2:	00 62       	ori	r16, 0x20	; 32
    1ad4:	03 c0       	rjmp	.+6      	; 0x1adc <vfscanf+0x1d2>
    1ad6:	00 61       	ori	r16, 0x10	; 16
    1ad8:	01 c0       	rjmp	.+2      	; 0x1adc <vfscanf+0x1d2>
    1ada:	00 64       	ori	r16, 0x40	; 64
    1adc:	20 2f       	mov	r18, r16
    1ade:	a7 01       	movw	r20, r14
    1ae0:	69 2d       	mov	r22, r9
    1ae2:	c5 01       	movw	r24, r10
    1ae4:	0e 94 54 0b 	call	0x16a8	; 0x16a8 <conv_int>
    1ae8:	88 23       	and	r24, r24
    1aea:	29 f4       	brne	.+10     	; 0x1af6 <vfscanf+0x1ec>
    1aec:	f5 01       	movw	r30, r10
    1aee:	83 81       	ldd	r24, Z+3	; 0x03
    1af0:	80 73       	andi	r24, 0x30	; 48
    1af2:	79 f4       	brne	.+30     	; 0x1b12 <vfscanf+0x208>
    1af4:	13 c0       	rjmp	.+38     	; 0x1b1c <vfscanf+0x212>
    1af6:	00 ff       	sbrs	r16, 0
    1af8:	83 94       	inc	r8
    1afa:	f5 01       	movw	r30, r10
    1afc:	f3 80       	ldd	r15, Z+3	; 0x03
    1afe:	f6 01       	movw	r30, r12
    1b00:	f3 fc       	sbrc	r15, 3
    1b02:	15 91       	lpm	r17, Z+
    1b04:	f3 fe       	sbrs	r15, 3
    1b06:	11 91       	ld	r17, Z+
    1b08:	6f 01       	movw	r12, r30
    1b0a:	11 23       	and	r17, r17
    1b0c:	09 f0       	breq	.+2      	; 0x1b10 <vfscanf+0x206>
    1b0e:	0b cf       	rjmp	.-490    	; 0x1926 <vfscanf+0x1c>
    1b10:	05 c0       	rjmp	.+10     	; 0x1b1c <vfscanf+0x212>
    1b12:	88 20       	and	r8, r8
    1b14:	19 f4       	brne	.+6      	; 0x1b1c <vfscanf+0x212>
    1b16:	2f ef       	ldi	r18, 0xFF	; 255
    1b18:	3f ef       	ldi	r19, 0xFF	; 255
    1b1a:	02 c0       	rjmp	.+4      	; 0x1b20 <vfscanf+0x216>
    1b1c:	28 2d       	mov	r18, r8
    1b1e:	30 e0       	ldi	r19, 0x00	; 0
    1b20:	c9 01       	movw	r24, r18
    1b22:	cd b7       	in	r28, 0x3d	; 61
    1b24:	de b7       	in	r29, 0x3e	; 62
    1b26:	ee e0       	ldi	r30, 0x0E	; 14
    1b28:	0c 94 ef 0e 	jmp	0x1dde	; 0x1dde <__epilogue_restores__+0x8>

00001b2c <strchr_P>:
    1b2c:	fc 01       	movw	r30, r24
    1b2e:	05 90       	lpm	r0, Z+
    1b30:	06 16       	cp	r0, r22
    1b32:	21 f0       	breq	.+8      	; 0x1b3c <strchr_P+0x10>
    1b34:	00 20       	and	r0, r0
    1b36:	d9 f7       	brne	.-10     	; 0x1b2e <strchr_P+0x2>
    1b38:	c0 01       	movw	r24, r0
    1b3a:	08 95       	ret
    1b3c:	31 97       	sbiw	r30, 0x01	; 1
    1b3e:	cf 01       	movw	r24, r30
    1b40:	08 95       	ret

00001b42 <strnlen_P>:
    1b42:	fc 01       	movw	r30, r24
    1b44:	05 90       	lpm	r0, Z+
    1b46:	61 50       	subi	r22, 0x01	; 1
    1b48:	70 40       	sbci	r23, 0x00	; 0
    1b4a:	01 10       	cpse	r0, r1
    1b4c:	d8 f7       	brcc	.-10     	; 0x1b44 <strnlen_P+0x2>
    1b4e:	80 95       	com	r24
    1b50:	90 95       	com	r25
    1b52:	8e 0f       	add	r24, r30
    1b54:	9f 1f       	adc	r25, r31
    1b56:	08 95       	ret

00001b58 <strnlen>:
    1b58:	fc 01       	movw	r30, r24
    1b5a:	61 50       	subi	r22, 0x01	; 1
    1b5c:	70 40       	sbci	r23, 0x00	; 0
    1b5e:	01 90       	ld	r0, Z+
    1b60:	01 10       	cpse	r0, r1
    1b62:	d8 f7       	brcc	.-10     	; 0x1b5a <strnlen+0x2>
    1b64:	80 95       	com	r24
    1b66:	90 95       	com	r25
    1b68:	8e 0f       	add	r24, r30
    1b6a:	9f 1f       	adc	r25, r31
    1b6c:	08 95       	ret

00001b6e <fgetc>:
    1b6e:	cf 93       	push	r28
    1b70:	df 93       	push	r29
    1b72:	ec 01       	movw	r28, r24
    1b74:	4b 81       	ldd	r20, Y+3	; 0x03
    1b76:	40 ff       	sbrs	r20, 0
    1b78:	1a c0       	rjmp	.+52     	; 0x1bae <fgetc+0x40>
    1b7a:	46 ff       	sbrs	r20, 6
    1b7c:	0a c0       	rjmp	.+20     	; 0x1b92 <fgetc+0x24>
    1b7e:	4f 7b       	andi	r20, 0xBF	; 191
    1b80:	4b 83       	std	Y+3, r20	; 0x03
    1b82:	8e 81       	ldd	r24, Y+6	; 0x06
    1b84:	9f 81       	ldd	r25, Y+7	; 0x07
    1b86:	01 96       	adiw	r24, 0x01	; 1
    1b88:	9f 83       	std	Y+7, r25	; 0x07
    1b8a:	8e 83       	std	Y+6, r24	; 0x06
    1b8c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b8e:	28 2f       	mov	r18, r24
    1b90:	2b c0       	rjmp	.+86     	; 0x1be8 <fgetc+0x7a>
    1b92:	42 ff       	sbrs	r20, 2
    1b94:	13 c0       	rjmp	.+38     	; 0x1bbc <fgetc+0x4e>
    1b96:	e8 81       	ld	r30, Y
    1b98:	f9 81       	ldd	r31, Y+1	; 0x01
    1b9a:	80 81       	ld	r24, Z
    1b9c:	28 2f       	mov	r18, r24
    1b9e:	33 27       	eor	r19, r19
    1ba0:	27 fd       	sbrc	r18, 7
    1ba2:	30 95       	com	r19
    1ba4:	21 15       	cp	r18, r1
    1ba6:	31 05       	cpc	r19, r1
    1ba8:	29 f4       	brne	.+10     	; 0x1bb4 <fgetc+0x46>
    1baa:	40 62       	ori	r20, 0x20	; 32
    1bac:	4b 83       	std	Y+3, r20	; 0x03
    1bae:	2f ef       	ldi	r18, 0xFF	; 255
    1bb0:	3f ef       	ldi	r19, 0xFF	; 255
    1bb2:	1b c0       	rjmp	.+54     	; 0x1bea <fgetc+0x7c>
    1bb4:	31 96       	adiw	r30, 0x01	; 1
    1bb6:	f9 83       	std	Y+1, r31	; 0x01
    1bb8:	e8 83       	st	Y, r30
    1bba:	11 c0       	rjmp	.+34     	; 0x1bde <fgetc+0x70>
    1bbc:	ea 85       	ldd	r30, Y+10	; 0x0a
    1bbe:	fb 85       	ldd	r31, Y+11	; 0x0b
    1bc0:	ce 01       	movw	r24, r28
    1bc2:	09 95       	icall
    1bc4:	9c 01       	movw	r18, r24
    1bc6:	97 ff       	sbrs	r25, 7
    1bc8:	0a c0       	rjmp	.+20     	; 0x1bde <fgetc+0x70>
    1bca:	9b 81       	ldd	r25, Y+3	; 0x03
    1bcc:	2f 5f       	subi	r18, 0xFF	; 255
    1bce:	3f 4f       	sbci	r19, 0xFF	; 255
    1bd0:	11 f0       	breq	.+4      	; 0x1bd6 <fgetc+0x68>
    1bd2:	80 e2       	ldi	r24, 0x20	; 32
    1bd4:	01 c0       	rjmp	.+2      	; 0x1bd8 <fgetc+0x6a>
    1bd6:	80 e1       	ldi	r24, 0x10	; 16
    1bd8:	89 2b       	or	r24, r25
    1bda:	8b 83       	std	Y+3, r24	; 0x03
    1bdc:	e8 cf       	rjmp	.-48     	; 0x1bae <fgetc+0x40>
    1bde:	8e 81       	ldd	r24, Y+6	; 0x06
    1be0:	9f 81       	ldd	r25, Y+7	; 0x07
    1be2:	01 96       	adiw	r24, 0x01	; 1
    1be4:	9f 83       	std	Y+7, r25	; 0x07
    1be6:	8e 83       	std	Y+6, r24	; 0x06
    1be8:	30 e0       	ldi	r19, 0x00	; 0
    1bea:	c9 01       	movw	r24, r18
    1bec:	df 91       	pop	r29
    1bee:	cf 91       	pop	r28
    1bf0:	08 95       	ret

00001bf2 <fputc>:
    1bf2:	0f 93       	push	r16
    1bf4:	1f 93       	push	r17
    1bf6:	cf 93       	push	r28
    1bf8:	df 93       	push	r29
    1bfa:	8c 01       	movw	r16, r24
    1bfc:	eb 01       	movw	r28, r22
    1bfe:	8b 81       	ldd	r24, Y+3	; 0x03
    1c00:	81 ff       	sbrs	r24, 1
    1c02:	1b c0       	rjmp	.+54     	; 0x1c3a <fputc+0x48>
    1c04:	82 ff       	sbrs	r24, 2
    1c06:	0d c0       	rjmp	.+26     	; 0x1c22 <fputc+0x30>
    1c08:	2e 81       	ldd	r18, Y+6	; 0x06
    1c0a:	3f 81       	ldd	r19, Y+7	; 0x07
    1c0c:	8c 81       	ldd	r24, Y+4	; 0x04
    1c0e:	9d 81       	ldd	r25, Y+5	; 0x05
    1c10:	28 17       	cp	r18, r24
    1c12:	39 07       	cpc	r19, r25
    1c14:	64 f4       	brge	.+24     	; 0x1c2e <fputc+0x3c>
    1c16:	e8 81       	ld	r30, Y
    1c18:	f9 81       	ldd	r31, Y+1	; 0x01
    1c1a:	01 93       	st	Z+, r16
    1c1c:	f9 83       	std	Y+1, r31	; 0x01
    1c1e:	e8 83       	st	Y, r30
    1c20:	06 c0       	rjmp	.+12     	; 0x1c2e <fputc+0x3c>
    1c22:	e8 85       	ldd	r30, Y+8	; 0x08
    1c24:	f9 85       	ldd	r31, Y+9	; 0x09
    1c26:	80 2f       	mov	r24, r16
    1c28:	09 95       	icall
    1c2a:	89 2b       	or	r24, r25
    1c2c:	31 f4       	brne	.+12     	; 0x1c3a <fputc+0x48>
    1c2e:	8e 81       	ldd	r24, Y+6	; 0x06
    1c30:	9f 81       	ldd	r25, Y+7	; 0x07
    1c32:	01 96       	adiw	r24, 0x01	; 1
    1c34:	9f 83       	std	Y+7, r25	; 0x07
    1c36:	8e 83       	std	Y+6, r24	; 0x06
    1c38:	02 c0       	rjmp	.+4      	; 0x1c3e <fputc+0x4c>
    1c3a:	0f ef       	ldi	r16, 0xFF	; 255
    1c3c:	1f ef       	ldi	r17, 0xFF	; 255
    1c3e:	c8 01       	movw	r24, r16
    1c40:	df 91       	pop	r29
    1c42:	cf 91       	pop	r28
    1c44:	1f 91       	pop	r17
    1c46:	0f 91       	pop	r16
    1c48:	08 95       	ret

00001c4a <ungetc>:
    1c4a:	9c 01       	movw	r18, r24
    1c4c:	fb 01       	movw	r30, r22
    1c4e:	83 81       	ldd	r24, Z+3	; 0x03
    1c50:	80 ff       	sbrs	r24, 0
    1c52:	11 c0       	rjmp	.+34     	; 0x1c76 <ungetc+0x2c>
    1c54:	86 fd       	sbrc	r24, 6
    1c56:	0f c0       	rjmp	.+30     	; 0x1c76 <ungetc+0x2c>
    1c58:	9f ef       	ldi	r25, 0xFF	; 255
    1c5a:	2f 3f       	cpi	r18, 0xFF	; 255
    1c5c:	39 07       	cpc	r19, r25
    1c5e:	59 f0       	breq	.+22     	; 0x1c76 <ungetc+0x2c>
    1c60:	22 83       	std	Z+2, r18	; 0x02
    1c62:	80 64       	ori	r24, 0x40	; 64
    1c64:	8f 7d       	andi	r24, 0xDF	; 223
    1c66:	83 83       	std	Z+3, r24	; 0x03
    1c68:	86 81       	ldd	r24, Z+6	; 0x06
    1c6a:	97 81       	ldd	r25, Z+7	; 0x07
    1c6c:	01 97       	sbiw	r24, 0x01	; 1
    1c6e:	97 83       	std	Z+7, r25	; 0x07
    1c70:	86 83       	std	Z+6, r24	; 0x06
    1c72:	30 e0       	ldi	r19, 0x00	; 0
    1c74:	02 c0       	rjmp	.+4      	; 0x1c7a <ungetc+0x30>
    1c76:	2f ef       	ldi	r18, 0xFF	; 255
    1c78:	3f ef       	ldi	r19, 0xFF	; 255
    1c7a:	c9 01       	movw	r24, r18
    1c7c:	08 95       	ret

00001c7e <__ultoa_invert>:
    1c7e:	fa 01       	movw	r30, r20
    1c80:	aa 27       	eor	r26, r26
    1c82:	28 30       	cpi	r18, 0x08	; 8
    1c84:	51 f1       	breq	.+84     	; 0x1cda <__ultoa_invert+0x5c>
    1c86:	20 31       	cpi	r18, 0x10	; 16
    1c88:	81 f1       	breq	.+96     	; 0x1cea <__ultoa_invert+0x6c>
    1c8a:	e8 94       	clt
    1c8c:	6f 93       	push	r22
    1c8e:	6e 7f       	andi	r22, 0xFE	; 254
    1c90:	6e 5f       	subi	r22, 0xFE	; 254
    1c92:	7f 4f       	sbci	r23, 0xFF	; 255
    1c94:	8f 4f       	sbci	r24, 0xFF	; 255
    1c96:	9f 4f       	sbci	r25, 0xFF	; 255
    1c98:	af 4f       	sbci	r26, 0xFF	; 255
    1c9a:	b1 e0       	ldi	r27, 0x01	; 1
    1c9c:	3e d0       	rcall	.+124    	; 0x1d1a <__ultoa_invert+0x9c>
    1c9e:	b4 e0       	ldi	r27, 0x04	; 4
    1ca0:	3c d0       	rcall	.+120    	; 0x1d1a <__ultoa_invert+0x9c>
    1ca2:	67 0f       	add	r22, r23
    1ca4:	78 1f       	adc	r23, r24
    1ca6:	89 1f       	adc	r24, r25
    1ca8:	9a 1f       	adc	r25, r26
    1caa:	a1 1d       	adc	r26, r1
    1cac:	68 0f       	add	r22, r24
    1cae:	79 1f       	adc	r23, r25
    1cb0:	8a 1f       	adc	r24, r26
    1cb2:	91 1d       	adc	r25, r1
    1cb4:	a1 1d       	adc	r26, r1
    1cb6:	6a 0f       	add	r22, r26
    1cb8:	71 1d       	adc	r23, r1
    1cba:	81 1d       	adc	r24, r1
    1cbc:	91 1d       	adc	r25, r1
    1cbe:	a1 1d       	adc	r26, r1
    1cc0:	20 d0       	rcall	.+64     	; 0x1d02 <__ultoa_invert+0x84>
    1cc2:	09 f4       	brne	.+2      	; 0x1cc6 <__ultoa_invert+0x48>
    1cc4:	68 94       	set
    1cc6:	3f 91       	pop	r19
    1cc8:	2a e0       	ldi	r18, 0x0A	; 10
    1cca:	26 9f       	mul	r18, r22
    1ccc:	11 24       	eor	r1, r1
    1cce:	30 19       	sub	r19, r0
    1cd0:	30 5d       	subi	r19, 0xD0	; 208
    1cd2:	31 93       	st	Z+, r19
    1cd4:	de f6       	brtc	.-74     	; 0x1c8c <__ultoa_invert+0xe>
    1cd6:	cf 01       	movw	r24, r30
    1cd8:	08 95       	ret
    1cda:	46 2f       	mov	r20, r22
    1cdc:	47 70       	andi	r20, 0x07	; 7
    1cde:	40 5d       	subi	r20, 0xD0	; 208
    1ce0:	41 93       	st	Z+, r20
    1ce2:	b3 e0       	ldi	r27, 0x03	; 3
    1ce4:	0f d0       	rcall	.+30     	; 0x1d04 <__ultoa_invert+0x86>
    1ce6:	c9 f7       	brne	.-14     	; 0x1cda <__ultoa_invert+0x5c>
    1ce8:	f6 cf       	rjmp	.-20     	; 0x1cd6 <__ultoa_invert+0x58>
    1cea:	46 2f       	mov	r20, r22
    1cec:	4f 70       	andi	r20, 0x0F	; 15
    1cee:	40 5d       	subi	r20, 0xD0	; 208
    1cf0:	4a 33       	cpi	r20, 0x3A	; 58
    1cf2:	18 f0       	brcs	.+6      	; 0x1cfa <__ultoa_invert+0x7c>
    1cf4:	49 5d       	subi	r20, 0xD9	; 217
    1cf6:	31 fd       	sbrc	r19, 1
    1cf8:	40 52       	subi	r20, 0x20	; 32
    1cfa:	41 93       	st	Z+, r20
    1cfc:	02 d0       	rcall	.+4      	; 0x1d02 <__ultoa_invert+0x84>
    1cfe:	a9 f7       	brne	.-22     	; 0x1cea <__ultoa_invert+0x6c>
    1d00:	ea cf       	rjmp	.-44     	; 0x1cd6 <__ultoa_invert+0x58>
    1d02:	b4 e0       	ldi	r27, 0x04	; 4
    1d04:	a6 95       	lsr	r26
    1d06:	97 95       	ror	r25
    1d08:	87 95       	ror	r24
    1d0a:	77 95       	ror	r23
    1d0c:	67 95       	ror	r22
    1d0e:	ba 95       	dec	r27
    1d10:	c9 f7       	brne	.-14     	; 0x1d04 <__ultoa_invert+0x86>
    1d12:	00 97       	sbiw	r24, 0x00	; 0
    1d14:	61 05       	cpc	r22, r1
    1d16:	71 05       	cpc	r23, r1
    1d18:	08 95       	ret
    1d1a:	9b 01       	movw	r18, r22
    1d1c:	ac 01       	movw	r20, r24
    1d1e:	0a 2e       	mov	r0, r26
    1d20:	06 94       	lsr	r0
    1d22:	57 95       	ror	r21
    1d24:	47 95       	ror	r20
    1d26:	37 95       	ror	r19
    1d28:	27 95       	ror	r18
    1d2a:	ba 95       	dec	r27
    1d2c:	c9 f7       	brne	.-14     	; 0x1d20 <__ultoa_invert+0xa2>
    1d2e:	62 0f       	add	r22, r18
    1d30:	73 1f       	adc	r23, r19
    1d32:	84 1f       	adc	r24, r20
    1d34:	95 1f       	adc	r25, r21
    1d36:	a0 1d       	adc	r26, r0
    1d38:	08 95       	ret

00001d3a <__divmodhi4>:
    1d3a:	97 fb       	bst	r25, 7
    1d3c:	09 2e       	mov	r0, r25
    1d3e:	07 26       	eor	r0, r23
    1d40:	0a d0       	rcall	.+20     	; 0x1d56 <__divmodhi4_neg1>
    1d42:	77 fd       	sbrc	r23, 7
    1d44:	04 d0       	rcall	.+8      	; 0x1d4e <__divmodhi4_neg2>
    1d46:	0c d0       	rcall	.+24     	; 0x1d60 <__udivmodhi4>
    1d48:	06 d0       	rcall	.+12     	; 0x1d56 <__divmodhi4_neg1>
    1d4a:	00 20       	and	r0, r0
    1d4c:	1a f4       	brpl	.+6      	; 0x1d54 <__divmodhi4_exit>

00001d4e <__divmodhi4_neg2>:
    1d4e:	70 95       	com	r23
    1d50:	61 95       	neg	r22
    1d52:	7f 4f       	sbci	r23, 0xFF	; 255

00001d54 <__divmodhi4_exit>:
    1d54:	08 95       	ret

00001d56 <__divmodhi4_neg1>:
    1d56:	f6 f7       	brtc	.-4      	; 0x1d54 <__divmodhi4_exit>
    1d58:	90 95       	com	r25
    1d5a:	81 95       	neg	r24
    1d5c:	9f 4f       	sbci	r25, 0xFF	; 255
    1d5e:	08 95       	ret

00001d60 <__udivmodhi4>:
    1d60:	aa 1b       	sub	r26, r26
    1d62:	bb 1b       	sub	r27, r27
    1d64:	51 e1       	ldi	r21, 0x11	; 17
    1d66:	07 c0       	rjmp	.+14     	; 0x1d76 <__udivmodhi4_ep>

00001d68 <__udivmodhi4_loop>:
    1d68:	aa 1f       	adc	r26, r26
    1d6a:	bb 1f       	adc	r27, r27
    1d6c:	a6 17       	cp	r26, r22
    1d6e:	b7 07       	cpc	r27, r23
    1d70:	10 f0       	brcs	.+4      	; 0x1d76 <__udivmodhi4_ep>
    1d72:	a6 1b       	sub	r26, r22
    1d74:	b7 0b       	sbc	r27, r23

00001d76 <__udivmodhi4_ep>:
    1d76:	88 1f       	adc	r24, r24
    1d78:	99 1f       	adc	r25, r25
    1d7a:	5a 95       	dec	r21
    1d7c:	a9 f7       	brne	.-22     	; 0x1d68 <__udivmodhi4_loop>
    1d7e:	80 95       	com	r24
    1d80:	90 95       	com	r25
    1d82:	bc 01       	movw	r22, r24
    1d84:	cd 01       	movw	r24, r26
    1d86:	08 95       	ret

00001d88 <isspace>:
    1d88:	91 11       	cpse	r25, r1
    1d8a:	06 c0       	rjmp	.+12     	; 0x1d98 <__ctype_isfalse>
    1d8c:	80 32       	cpi	r24, 0x20	; 32
    1d8e:	19 f0       	breq	.+6      	; 0x1d96 <isspace+0xe>
    1d90:	89 50       	subi	r24, 0x09	; 9
    1d92:	85 50       	subi	r24, 0x05	; 5
    1d94:	d0 f7       	brcc	.-12     	; 0x1d8a <isspace+0x2>
    1d96:	08 95       	ret

00001d98 <__ctype_isfalse>:
    1d98:	99 27       	eor	r25, r25
    1d9a:	88 27       	eor	r24, r24

00001d9c <__ctype_istrue>:
    1d9c:	08 95       	ret

00001d9e <__prologue_saves__>:
    1d9e:	2f 92       	push	r2
    1da0:	3f 92       	push	r3
    1da2:	4f 92       	push	r4
    1da4:	5f 92       	push	r5
    1da6:	6f 92       	push	r6
    1da8:	7f 92       	push	r7
    1daa:	8f 92       	push	r8
    1dac:	9f 92       	push	r9
    1dae:	af 92       	push	r10
    1db0:	bf 92       	push	r11
    1db2:	cf 92       	push	r12
    1db4:	df 92       	push	r13
    1db6:	ef 92       	push	r14
    1db8:	ff 92       	push	r15
    1dba:	0f 93       	push	r16
    1dbc:	1f 93       	push	r17
    1dbe:	cf 93       	push	r28
    1dc0:	df 93       	push	r29
    1dc2:	cd b7       	in	r28, 0x3d	; 61
    1dc4:	de b7       	in	r29, 0x3e	; 62
    1dc6:	ca 1b       	sub	r28, r26
    1dc8:	db 0b       	sbc	r29, r27
    1dca:	0f b6       	in	r0, 0x3f	; 63
    1dcc:	f8 94       	cli
    1dce:	de bf       	out	0x3e, r29	; 62
    1dd0:	0f be       	out	0x3f, r0	; 63
    1dd2:	cd bf       	out	0x3d, r28	; 61
    1dd4:	09 94       	ijmp

00001dd6 <__epilogue_restores__>:
    1dd6:	2a 88       	ldd	r2, Y+18	; 0x12
    1dd8:	39 88       	ldd	r3, Y+17	; 0x11
    1dda:	48 88       	ldd	r4, Y+16	; 0x10
    1ddc:	5f 84       	ldd	r5, Y+15	; 0x0f
    1dde:	6e 84       	ldd	r6, Y+14	; 0x0e
    1de0:	7d 84       	ldd	r7, Y+13	; 0x0d
    1de2:	8c 84       	ldd	r8, Y+12	; 0x0c
    1de4:	9b 84       	ldd	r9, Y+11	; 0x0b
    1de6:	aa 84       	ldd	r10, Y+10	; 0x0a
    1de8:	b9 84       	ldd	r11, Y+9	; 0x09
    1dea:	c8 84       	ldd	r12, Y+8	; 0x08
    1dec:	df 80       	ldd	r13, Y+7	; 0x07
    1dee:	ee 80       	ldd	r14, Y+6	; 0x06
    1df0:	fd 80       	ldd	r15, Y+5	; 0x05
    1df2:	0c 81       	ldd	r16, Y+4	; 0x04
    1df4:	1b 81       	ldd	r17, Y+3	; 0x03
    1df6:	aa 81       	ldd	r26, Y+2	; 0x02
    1df8:	b9 81       	ldd	r27, Y+1	; 0x01
    1dfa:	ce 0f       	add	r28, r30
    1dfc:	d1 1d       	adc	r29, r1
    1dfe:	0f b6       	in	r0, 0x3f	; 63
    1e00:	f8 94       	cli
    1e02:	de bf       	out	0x3e, r29	; 62
    1e04:	0f be       	out	0x3f, r0	; 63
    1e06:	cd bf       	out	0x3d, r28	; 61
    1e08:	ed 01       	movw	r28, r26
    1e0a:	08 95       	ret

00001e0c <_exit>:
    1e0c:	f8 94       	cli

00001e0e <__stop_program>:
    1e0e:	ff cf       	rjmp	.-2      	; 0x1e0e <__stop_program>
