# FSM Reduction and mapping (C) Univ. of Colorado VLSI
.i 5
.o 7
.p 63
.s 9
.r S5
-0000 S0 S5 1000000
-0000 S1 S5 1000000
-0000 S5 S5 1000000
-1000 S0 S0 1000100
-1000 S1 S1 1000100
-1000 S2 S2 0001010
-1000 S3 S2 0001010
-1000 S4 S2 0001010
-1000 S5 S5 0000000
-1011 S0 S0 0100000
-1011 S1 S8 0000001
-1011 S2 S8 0000001
-1011 S3 S8 0000001
-1011 S4 S8 0000001
-1011 S5 S7 0000011
01100 S0 S0 1000000
01100 S1 S1 1010000
01100 S2 S6 1101000
01100 S3 S3 1011010
01100 S4 S4 1001010
01100 S5 S4 1001010
11100 S0 S0 1000000
11100 S1 S1 1010000
11100 S2 S6 1101000
11100 S3 S3 1011010
11100 S4 S4 1001010
11100 S5 S0 1000000
01111 S0 S5 1100011
01111 S1 S1 1100001
01111 S2 S1 1100001
01111 S3 S1 1100001
01111 S4 S1 1100001
01111 S5 S5 1100011
11111 S0 S1 1100001
11111 S1 S1 1100001
11111 S2 S1 1100001
11111 S3 S1 1100001
11111 S4 S1 1100001
11111 S5 S5 1100011
-1011 S6 S0 0100000
-1100 S6 S6 1101000
-1101 S6 S6 1101000
-1110 S6 S6 1101000
-1111 S6 S6 1101000
-1000 S6 S6 1101000
-1001 S6 S6 1101000
-1010 S6 S6 1101000
-1100 S7 S3 1011010
-1011 S7 S7 0000011
-1010 S7 S7 0000011
-1001 S7 S7 0000011
-1000 S7 S7 0000011
-1111 S7 S7 0000011
-1110 S7 S7 0000011
-1101 S7 S7 0000011
-1100 S8 S1 1010000
-1011 S8 S8 0000001
-1010 S8 S8 0000001
-1001 S8 S8 0000001
-1000 S8 S8 0000001
-1111 S8 S8 0000001
-1110 S8 S8 0000001
-1101 S8 S8 0000001
.e
