Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Dec  9 09:58:17 2019
| Host         : MrHerbert running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clock_1s/divided_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.604        0.000                      0                   64        0.255        0.000                      0                   64        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.604        0.000                      0                   64        0.255        0.000                      0                   64        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 clock_1s/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.890ns (23.379%)  route 2.917ns (76.621%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns = ( 13.634 - 8.000 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.048     6.146    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y117       FDRE                                         r  clock_1s/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     6.664 r  clock_1s/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.856     7.520    clock_1s/counter_value[7]
    SLICE_X113Y117       LUT4 (Prop_lut4_I0_O)        0.124     7.644 f  clock_1s/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.433     8.077    clock_1s/counter_value[0]_i_8_n_0
    SLICE_X113Y117       LUT5 (Prop_lut5_I4_O)        0.124     8.201 f  clock_1s/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.816     9.017    clock_1s/counter_value[0]_i_3_n_0
    SLICE_X113Y118       LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  clock_1s/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.812     9.953    clock_1s/divided_clk
    SLICE_X112Y122       FDRE                                         r  clock_1s/counter_value_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.846    13.634    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y122       FDRE                                         r  clock_1s/counter_value_reg[25]/C
                         clock pessimism              0.481    14.116    
                         clock uncertainty           -0.035    14.080    
    SLICE_X112Y122       FDRE (Setup_fdre_C_R)       -0.524    13.556    clock_1s/counter_value_reg[25]
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 clock_1s/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.890ns (23.379%)  route 2.917ns (76.621%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns = ( 13.634 - 8.000 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.048     6.146    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y117       FDRE                                         r  clock_1s/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     6.664 r  clock_1s/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.856     7.520    clock_1s/counter_value[7]
    SLICE_X113Y117       LUT4 (Prop_lut4_I0_O)        0.124     7.644 f  clock_1s/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.433     8.077    clock_1s/counter_value[0]_i_8_n_0
    SLICE_X113Y117       LUT5 (Prop_lut5_I4_O)        0.124     8.201 f  clock_1s/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.816     9.017    clock_1s/counter_value[0]_i_3_n_0
    SLICE_X113Y118       LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  clock_1s/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.812     9.953    clock_1s/divided_clk
    SLICE_X112Y122       FDRE                                         r  clock_1s/counter_value_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.846    13.634    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y122       FDRE                                         r  clock_1s/counter_value_reg[26]/C
                         clock pessimism              0.481    14.116    
                         clock uncertainty           -0.035    14.080    
    SLICE_X112Y122       FDRE (Setup_fdre_C_R)       -0.524    13.556    clock_1s/counter_value_reg[26]
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 clock_1s/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.890ns (23.379%)  route 2.917ns (76.621%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns = ( 13.634 - 8.000 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.048     6.146    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y117       FDRE                                         r  clock_1s/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     6.664 r  clock_1s/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.856     7.520    clock_1s/counter_value[7]
    SLICE_X113Y117       LUT4 (Prop_lut4_I0_O)        0.124     7.644 f  clock_1s/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.433     8.077    clock_1s/counter_value[0]_i_8_n_0
    SLICE_X113Y117       LUT5 (Prop_lut5_I4_O)        0.124     8.201 f  clock_1s/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.816     9.017    clock_1s/counter_value[0]_i_3_n_0
    SLICE_X113Y118       LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  clock_1s/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.812     9.953    clock_1s/divided_clk
    SLICE_X112Y122       FDRE                                         r  clock_1s/counter_value_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.846    13.634    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y122       FDRE                                         r  clock_1s/counter_value_reg[27]/C
                         clock pessimism              0.481    14.116    
                         clock uncertainty           -0.035    14.080    
    SLICE_X112Y122       FDRE (Setup_fdre_C_R)       -0.524    13.556    clock_1s/counter_value_reg[27]
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 clock_1s/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.890ns (23.379%)  route 2.917ns (76.621%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns = ( 13.634 - 8.000 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.048     6.146    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y117       FDRE                                         r  clock_1s/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     6.664 r  clock_1s/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.856     7.520    clock_1s/counter_value[7]
    SLICE_X113Y117       LUT4 (Prop_lut4_I0_O)        0.124     7.644 f  clock_1s/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.433     8.077    clock_1s/counter_value[0]_i_8_n_0
    SLICE_X113Y117       LUT5 (Prop_lut5_I4_O)        0.124     8.201 f  clock_1s/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.816     9.017    clock_1s/counter_value[0]_i_3_n_0
    SLICE_X113Y118       LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  clock_1s/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.812     9.953    clock_1s/divided_clk
    SLICE_X112Y122       FDRE                                         r  clock_1s/counter_value_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.846    13.634    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y122       FDRE                                         r  clock_1s/counter_value_reg[28]/C
                         clock pessimism              0.481    14.116    
                         clock uncertainty           -0.035    14.080    
    SLICE_X112Y122       FDRE (Setup_fdre_C_R)       -0.524    13.556    clock_1s/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 clock_1s/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.890ns (24.261%)  route 2.778ns (75.739%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.636 - 8.000 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.048     6.146    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y117       FDRE                                         r  clock_1s/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     6.664 r  clock_1s/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.856     7.520    clock_1s/counter_value[7]
    SLICE_X113Y117       LUT4 (Prop_lut4_I0_O)        0.124     7.644 f  clock_1s/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.433     8.077    clock_1s/counter_value[0]_i_8_n_0
    SLICE_X113Y117       LUT5 (Prop_lut5_I4_O)        0.124     8.201 f  clock_1s/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.816     9.017    clock_1s/counter_value[0]_i_3_n_0
    SLICE_X113Y118       LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  clock_1s/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.673     9.814    clock_1s/divided_clk
    SLICE_X112Y121       FDRE                                         r  clock_1s/counter_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.848    13.636    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y121       FDRE                                         r  clock_1s/counter_value_reg[21]/C
                         clock pessimism              0.481    14.118    
                         clock uncertainty           -0.035    14.082    
    SLICE_X112Y121       FDRE (Setup_fdre_C_R)       -0.524    13.558    clock_1s/counter_value_reg[21]
  -------------------------------------------------------------------
                         required time                         13.558    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 clock_1s/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.890ns (24.261%)  route 2.778ns (75.739%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.636 - 8.000 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.048     6.146    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y117       FDRE                                         r  clock_1s/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     6.664 r  clock_1s/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.856     7.520    clock_1s/counter_value[7]
    SLICE_X113Y117       LUT4 (Prop_lut4_I0_O)        0.124     7.644 f  clock_1s/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.433     8.077    clock_1s/counter_value[0]_i_8_n_0
    SLICE_X113Y117       LUT5 (Prop_lut5_I4_O)        0.124     8.201 f  clock_1s/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.816     9.017    clock_1s/counter_value[0]_i_3_n_0
    SLICE_X113Y118       LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  clock_1s/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.673     9.814    clock_1s/divided_clk
    SLICE_X112Y121       FDRE                                         r  clock_1s/counter_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.848    13.636    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y121       FDRE                                         r  clock_1s/counter_value_reg[22]/C
                         clock pessimism              0.481    14.118    
                         clock uncertainty           -0.035    14.082    
    SLICE_X112Y121       FDRE (Setup_fdre_C_R)       -0.524    13.558    clock_1s/counter_value_reg[22]
  -------------------------------------------------------------------
                         required time                         13.558    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 clock_1s/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.890ns (24.261%)  route 2.778ns (75.739%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.636 - 8.000 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.048     6.146    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y117       FDRE                                         r  clock_1s/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     6.664 r  clock_1s/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.856     7.520    clock_1s/counter_value[7]
    SLICE_X113Y117       LUT4 (Prop_lut4_I0_O)        0.124     7.644 f  clock_1s/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.433     8.077    clock_1s/counter_value[0]_i_8_n_0
    SLICE_X113Y117       LUT5 (Prop_lut5_I4_O)        0.124     8.201 f  clock_1s/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.816     9.017    clock_1s/counter_value[0]_i_3_n_0
    SLICE_X113Y118       LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  clock_1s/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.673     9.814    clock_1s/divided_clk
    SLICE_X112Y121       FDRE                                         r  clock_1s/counter_value_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.848    13.636    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y121       FDRE                                         r  clock_1s/counter_value_reg[23]/C
                         clock pessimism              0.481    14.118    
                         clock uncertainty           -0.035    14.082    
    SLICE_X112Y121       FDRE (Setup_fdre_C_R)       -0.524    13.558    clock_1s/counter_value_reg[23]
  -------------------------------------------------------------------
                         required time                         13.558    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 clock_1s/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.890ns (24.261%)  route 2.778ns (75.739%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.636 - 8.000 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.048     6.146    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y117       FDRE                                         r  clock_1s/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     6.664 r  clock_1s/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.856     7.520    clock_1s/counter_value[7]
    SLICE_X113Y117       LUT4 (Prop_lut4_I0_O)        0.124     7.644 f  clock_1s/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.433     8.077    clock_1s/counter_value[0]_i_8_n_0
    SLICE_X113Y117       LUT5 (Prop_lut5_I4_O)        0.124     8.201 f  clock_1s/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.816     9.017    clock_1s/counter_value[0]_i_3_n_0
    SLICE_X113Y118       LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  clock_1s/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.673     9.814    clock_1s/divided_clk
    SLICE_X112Y121       FDRE                                         r  clock_1s/counter_value_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.848    13.636    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y121       FDRE                                         r  clock_1s/counter_value_reg[24]/C
                         clock pessimism              0.481    14.118    
                         clock uncertainty           -0.035    14.082    
    SLICE_X112Y121       FDRE (Setup_fdre_C_R)       -0.524    13.558    clock_1s/counter_value_reg[24]
  -------------------------------------------------------------------
                         required time                         13.558    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 clock_1s/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.890ns (24.315%)  route 2.770ns (75.685%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.638ns = ( 13.638 - 8.000 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.048     6.146    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y117       FDRE                                         r  clock_1s/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     6.664 r  clock_1s/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.856     7.520    clock_1s/counter_value[7]
    SLICE_X113Y117       LUT4 (Prop_lut4_I0_O)        0.124     7.644 f  clock_1s/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.433     8.077    clock_1s/counter_value[0]_i_8_n_0
    SLICE_X113Y117       LUT5 (Prop_lut5_I4_O)        0.124     8.201 f  clock_1s/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.816     9.017    clock_1s/counter_value[0]_i_3_n_0
    SLICE_X113Y118       LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  clock_1s/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.665     9.806    clock_1s/divided_clk
    SLICE_X112Y118       FDRE                                         r  clock_1s/counter_value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.850    13.638    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y118       FDRE                                         r  clock_1s/counter_value_reg[10]/C
                         clock pessimism              0.481    14.120    
                         clock uncertainty           -0.035    14.084    
    SLICE_X112Y118       FDRE (Setup_fdre_C_R)       -0.524    13.560    clock_1s/counter_value_reg[10]
  -------------------------------------------------------------------
                         required time                         13.560    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 clock_1s/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.890ns (24.315%)  route 2.770ns (75.685%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.638ns = ( 13.638 - 8.000 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.048     6.146    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y117       FDRE                                         r  clock_1s/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     6.664 r  clock_1s/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.856     7.520    clock_1s/counter_value[7]
    SLICE_X113Y117       LUT4 (Prop_lut4_I0_O)        0.124     7.644 f  clock_1s/counter_value[0]_i_8/O
                         net (fo=1, routed)           0.433     8.077    clock_1s/counter_value[0]_i_8_n_0
    SLICE_X113Y117       LUT5 (Prop_lut5_I4_O)        0.124     8.201 f  clock_1s/counter_value[0]_i_3/O
                         net (fo=3, routed)           0.816     9.017    clock_1s/counter_value[0]_i_3_n_0
    SLICE_X113Y118       LUT4 (Prop_lut4_I2_O)        0.124     9.141 r  clock_1s/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.665     9.806    clock_1s/divided_clk
    SLICE_X112Y118       FDRE                                         r  clock_1s/counter_value_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.850    13.638    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y118       FDRE                                         r  clock_1s/counter_value_reg[11]/C
                         clock pessimism              0.481    14.120    
                         clock uncertainty           -0.035    14.084    
    SLICE_X112Y118       FDRE (Setup_fdre_C_R)       -0.524    13.560    clock_1s/counter_value_reg[11]
  -------------------------------------------------------------------
                         required time                         13.560    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  3.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clock_1s/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/divided_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.525%)  route 0.179ns (49.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.711     1.821    clock_1s/clk_IBUF_BUFG
    SLICE_X113Y118       FDRE                                         r  clock_1s/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.141     1.962 r  clock_1s/counter_value_reg[0]/Q
                         net (fo=4, routed)           0.179     2.142    clock_1s/counter_value[0]
    SLICE_X113Y118       LUT5 (Prop_lut5_I0_O)        0.042     2.184 r  clock_1s/divided_clk_i_1/O
                         net (fo=1, routed)           0.000     2.184    clock_1s/divided_clk_i_1_n_0
    SLICE_X113Y118       FDRE                                         r  clock_1s/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.985     2.352    clock_1s/clk_IBUF_BUFG
    SLICE_X113Y118       FDRE                                         r  clock_1s/divided_clk_reg/C
                         clock pessimism             -0.530     1.821    
    SLICE_X113Y118       FDRE (Hold_fdre_C_D)         0.107     1.928    clock_1s/divided_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_1s/counter_value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.711     1.821    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y118       FDRE                                         r  clock_1s/counter_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDRE (Prop_fdre_C_Q)         0.164     1.985 r  clock_1s/counter_value_reg[11]/Q
                         net (fo=2, routed)           0.125     2.111    clock_1s/counter_value[11]
    SLICE_X112Y118       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.221 r  clock_1s/counter_value0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.221    clock_1s/data0[11]
    SLICE_X112Y118       FDRE                                         r  clock_1s/counter_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.985     2.352    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y118       FDRE                                         r  clock_1s/counter_value_reg[11]/C
                         clock pessimism             -0.530     1.821    
    SLICE_X112Y118       FDRE (Hold_fdre_C_D)         0.134     1.955    clock_1s/counter_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_1s/counter_value_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.708     1.818    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y122       FDRE                                         r  clock_1s/counter_value_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164     1.982 r  clock_1s/counter_value_reg[27]/Q
                         net (fo=2, routed)           0.125     2.108    clock_1s/counter_value[27]
    SLICE_X112Y122       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.218 r  clock_1s/counter_value0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.218    clock_1s/data0[27]
    SLICE_X112Y122       FDRE                                         r  clock_1s/counter_value_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.981     2.348    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y122       FDRE                                         r  clock_1s/counter_value_reg[27]/C
                         clock pessimism             -0.529     1.818    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.134     1.952    clock_1s/counter_value_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clock_1s/counter_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.710     1.820    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y119       FDRE                                         r  clock_1s/counter_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164     1.984 r  clock_1s/counter_value_reg[15]/Q
                         net (fo=2, routed)           0.126     2.110    clock_1s/counter_value[15]
    SLICE_X112Y119       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.220 r  clock_1s/counter_value0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.220    clock_1s/data0[15]
    SLICE_X112Y119       FDRE                                         r  clock_1s/counter_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.984     2.351    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y119       FDRE                                         r  clock_1s/counter_value_reg[15]/C
                         clock pessimism             -0.530     1.820    
    SLICE_X112Y119       FDRE (Hold_fdre_C_D)         0.134     1.954    clock_1s/counter_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clock_1s/counter_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.708     1.818    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y121       FDRE                                         r  clock_1s/counter_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.164     1.982 r  clock_1s/counter_value_reg[23]/Q
                         net (fo=2, routed)           0.126     2.108    clock_1s/counter_value[23]
    SLICE_X112Y121       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.218 r  clock_1s/counter_value0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.218    clock_1s/data0[23]
    SLICE_X112Y121       FDRE                                         r  clock_1s/counter_value_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.982     2.349    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y121       FDRE                                         r  clock_1s/counter_value_reg[23]/C
                         clock pessimism             -0.530     1.818    
    SLICE_X112Y121       FDRE (Hold_fdre_C_D)         0.134     1.952    clock_1s/counter_value_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clock_1s/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.712     1.822    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y117       FDRE                                         r  clock_1s/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.164     1.986 r  clock_1s/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.126     2.112    clock_1s/counter_value[7]
    SLICE_X112Y117       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.222 r  clock_1s/counter_value0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.222    clock_1s/data0[7]
    SLICE_X112Y117       FDRE                                         r  clock_1s/counter_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.986     2.353    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y117       FDRE                                         r  clock_1s/counter_value_reg[7]/C
                         clock pessimism             -0.530     1.822    
    SLICE_X112Y117       FDRE (Hold_fdre_C_D)         0.134     1.956    clock_1s/counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clock_1s/counter_value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.709     1.819    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y120       FDRE                                         r  clock_1s/counter_value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDRE (Prop_fdre_C_Q)         0.164     1.983 r  clock_1s/counter_value_reg[19]/Q
                         net (fo=2, routed)           0.126     2.109    clock_1s/counter_value[19]
    SLICE_X112Y120       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.219 r  clock_1s/counter_value0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.219    clock_1s/data0[19]
    SLICE_X112Y120       FDRE                                         r  clock_1s/counter_value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.983     2.350    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y120       FDRE                                         r  clock_1s/counter_value_reg[19]/C
                         clock pessimism             -0.530     1.819    
    SLICE_X112Y120       FDRE (Hold_fdre_C_D)         0.134     1.953    clock_1s/counter_value_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_1s/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.713     1.823    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y116       FDRE                                         r  clock_1s/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.164     1.987 r  clock_1s/counter_value_reg[3]/Q
                         net (fo=2, routed)           0.127     2.114    clock_1s/counter_value[3]
    SLICE_X112Y116       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.224 r  clock_1s/counter_value0_carry/O[2]
                         net (fo=1, routed)           0.000     2.224    clock_1s/data0[3]
    SLICE_X112Y116       FDRE                                         r  clock_1s/counter_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.987     2.354    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y116       FDRE                                         r  clock_1s/counter_value_reg[3]/C
                         clock pessimism             -0.530     1.823    
    SLICE_X112Y116       FDRE (Hold_fdre_C_D)         0.134     1.957    clock_1s/counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_1s/counter_value_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.706     1.816    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y123       FDRE                                         r  clock_1s/counter_value_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.980 r  clock_1s/counter_value_reg[31]/Q
                         net (fo=2, routed)           0.127     2.107    clock_1s/counter_value[31]
    SLICE_X112Y123       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.217 r  clock_1s/counter_value0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.217    clock_1s/data0[31]
    SLICE_X112Y123       FDRE                                         r  clock_1s/counter_value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.979     2.346    clock_1s/clk_IBUF_BUFG
    SLICE_X112Y123       FDRE                                         r  clock_1s/counter_value_reg[31]/C
                         clock pessimism             -0.529     1.816    
    SLICE_X112Y123       FDRE (Hold_fdre_C_D)         0.134     1.950    clock_1s/counter_value_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clock_1s/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_1s/counter_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.711     1.821    clock_1s/clk_IBUF_BUFG
    SLICE_X113Y118       FDRE                                         r  clock_1s/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.141     1.962 f  clock_1s/counter_value_reg[0]/Q
                         net (fo=4, routed)           0.179     2.142    clock_1s/counter_value[0]
    SLICE_X113Y118       LUT4 (Prop_lut4_I3_O)        0.045     2.187 r  clock_1s/counter_value[0]_i_1/O
                         net (fo=1, routed)           0.000     2.187    clock_1s/counter_value_0[0]
    SLICE_X113Y118       FDRE                                         r  clock_1s/counter_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.985     2.352    clock_1s/clk_IBUF_BUFG
    SLICE_X113Y118       FDRE                                         r  clock_1s/counter_value_reg[0]/C
                         clock pessimism             -0.530     1.821    
    SLICE_X113Y118       FDRE (Hold_fdre_C_D)         0.091     1.912    clock_1s/counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y118  clock_1s/counter_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y118  clock_1s/counter_value_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y118  clock_1s/counter_value_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y118  clock_1s/counter_value_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y119  clock_1s/counter_value_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y119  clock_1s/counter_value_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y119  clock_1s/counter_value_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y119  clock_1s/counter_value_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y120  clock_1s/counter_value_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y121  clock_1s/counter_value_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y121  clock_1s/counter_value_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y121  clock_1s/counter_value_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y121  clock_1s/counter_value_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y118  clock_1s/counter_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y118  clock_1s/counter_value_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y118  clock_1s/counter_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y118  clock_1s/counter_value_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y119  clock_1s/counter_value_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y119  clock_1s/counter_value_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y118  clock_1s/counter_value_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y118  clock_1s/counter_value_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y118  clock_1s/counter_value_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y118  clock_1s/counter_value_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y119  clock_1s/counter_value_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y119  clock_1s/counter_value_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y119  clock_1s/counter_value_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y119  clock_1s/counter_value_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y120  clock_1s/counter_value_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y120  clock_1s/counter_value_reg[18]/C



