TimeQuest Timing Analyzer report for Niu32_multicycle
Fri Jul 24 14:06:36 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'Clock50'
 13. Slow Model Hold: 'Clock50'
 14. Slow Model Recovery: 'Clock50'
 15. Slow Model Removal: 'Clock50'
 16. Slow Model Minimum Pulse Width: 'Clock50'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Slow Model Datasheet Report
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'Clock50'
 25. Fast Model Hold: 'Clock50'
 26. Fast Model Recovery: 'Clock50'
 27. Fast Model Removal: 'Clock50'
 28. Fast Model Minimum Pulse Width: 'Clock50'
 29. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Fast Model Datasheet Report
 31. Multicorner Timing Analysis Summary
 32. Setup Transfers
 33. Hold Transfers
 34. Recovery Transfers
 35. Removal Transfers
 36. Report TCCS
 37. Report RSKM
 38. Unconstrained Paths
 39. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Niu32_multicycle                                                  ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; Timing.sdc    ; OK     ; Fri Jul 24 14:06:30 2015 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; Clock50             ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+------------------------------------------------+
; Slow Model Fmax Summary                        ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 8.19 MHz ; 8.19 MHz        ; Clock50    ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+---------+----------+---------------+
; Clock   ; Slack    ; End Point TNS ;
+---------+----------+---------------+
; Clock50 ; -102.089 ; -4150.296     ;
+---------+----------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; Clock50 ; 0.445 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; Clock50 ; 17.972 ; 0.000         ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; Clock50 ; 1.179 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clock50             ; 7.436  ; 0.000         ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock50'                                                                                                                           ;
+----------+-----------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node             ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -102.089 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 122.124    ;
; -102.006 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399 ; Clock50      ; Clock50     ; 20.000       ; -0.008     ; 122.036    ;
; -101.876 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 121.911    ;
; -101.849 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 121.884    ;
; -101.808 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM265_OTERM403 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.848    ;
; -101.805 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM255_OTERM383 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.845    ;
; -101.805 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM251_OTERM375 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.845    ;
; -101.795 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM249_OTERM371 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.839    ;
; -101.795 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM233_OTERM335 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.839    ;
; -101.794 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM231_OTERM331 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.838    ;
; -101.793 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM235_OTERM339 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.837    ;
; -101.745 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM267_OTERM407 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.789    ;
; -101.742 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM257_OTERM387 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.786    ;
; -101.725 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM265_OTERM403 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 121.760    ;
; -101.722 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM255_OTERM383 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 121.757    ;
; -101.722 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM251_OTERM375 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 121.757    ;
; -101.715 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM239_OTERM343 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 121.753    ;
; -101.712 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM249_OTERM371 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 121.751    ;
; -101.712 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM233_OTERM335 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 121.751    ;
; -101.711 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM231_OTERM331 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 121.750    ;
; -101.710 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM235_OTERM339 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 121.749    ;
; -101.705 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM247_OTERM367 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.745    ;
; -101.705 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM245_OTERM363 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.745    ;
; -101.662 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM267_OTERM407 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 121.701    ;
; -101.659 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM257_OTERM387 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 121.698    ;
; -101.653 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM241_OTERM355 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.693    ;
; -101.632 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM239_OTERM343 ; Clock50      ; Clock50     ; 20.000       ; -0.005     ; 121.665    ;
; -101.622 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM247_OTERM367 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 121.657    ;
; -101.622 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM245_OTERM363 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 121.657    ;
; -101.602 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399 ; Clock50      ; Clock50     ; 20.000       ; -0.005     ; 121.635    ;
; -101.595 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM265_OTERM403 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.635    ;
; -101.592 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM255_OTERM383 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.632    ;
; -101.592 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM251_OTERM375 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.632    ;
; -101.582 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM249_OTERM371 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.626    ;
; -101.582 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM233_OTERM335 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.626    ;
; -101.581 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM231_OTERM331 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.625    ;
; -101.580 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM235_OTERM339 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.624    ;
; -101.570 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM241_OTERM355 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 121.605    ;
; -101.568 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM265_OTERM403 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.608    ;
; -101.565 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM255_OTERM383 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.605    ;
; -101.565 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM251_OTERM375 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.605    ;
; -101.555 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM249_OTERM371 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.599    ;
; -101.555 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM233_OTERM335 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.599    ;
; -101.554 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM231_OTERM331 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.598    ;
; -101.553 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM235_OTERM339 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.597    ;
; -101.532 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM267_OTERM407 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.576    ;
; -101.529 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM257_OTERM387 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.573    ;
; -101.525 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM275_OTERM423 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.569    ;
; -101.523 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM281_OTERM439 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.567    ;
; -101.523 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM279_OTERM431 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.567    ;
; -101.520 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM277_OTERM427 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.564    ;
; -101.505 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM267_OTERM407 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.549    ;
; -101.502 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM257_OTERM387 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.546    ;
; -101.502 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM239_OTERM343 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 121.540    ;
; -101.492 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM247_OTERM367 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.532    ;
; -101.492 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM245_OTERM363 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.532    ;
; -101.475 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM239_OTERM343 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 121.513    ;
; -101.465 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM247_OTERM367 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.505    ;
; -101.465 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM245_OTERM363 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.505    ;
; -101.457 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM271_OTERM411 ; Clock50      ; Clock50     ; 20.000       ; 0.008      ; 121.503    ;
; -101.456 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM269_OTERM415 ; Clock50      ; Clock50     ; 20.000       ; 0.008      ; 121.502    ;
; -101.450 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM259_OTERM391 ; Clock50      ; Clock50     ; 20.000       ; 0.003      ; 121.491    ;
; -101.442 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM275_OTERM423 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 121.481    ;
; -101.440 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM241_OTERM355 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.480    ;
; -101.440 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM281_OTERM439 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 121.479    ;
; -101.440 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM279_OTERM431 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 121.479    ;
; -101.437 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM277_OTERM427 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 121.476    ;
; -101.431 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM261_OTERM395 ; Clock50      ; Clock50     ; 20.000       ; 0.003      ; 121.472    ;
; -101.430 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM237_OTERM347 ; Clock50      ; Clock50     ; 20.000       ; 0.003      ; 121.471    ;
; -101.414 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM227_OTERM323 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 121.456    ;
; -101.413 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM283_OTERM435 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 121.455    ;
; -101.413 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM273_OTERM419 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 121.455    ;
; -101.413 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM243_OTERM359 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 121.455    ;
; -101.413 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM241_OTERM355 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 121.453    ;
; -101.393 ; B[15]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 121.428    ;
; -101.374 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM271_OTERM411 ; Clock50      ; Clock50     ; 20.000       ; 0.003      ; 121.415    ;
; -101.373 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM269_OTERM415 ; Clock50      ; Clock50     ; 20.000       ; 0.003      ; 121.414    ;
; -101.367 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM259_OTERM391 ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 121.403    ;
; -101.348 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM261_OTERM395 ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 121.384    ;
; -101.347 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM237_OTERM347 ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 121.383    ;
; -101.331 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM227_OTERM323 ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 121.368    ;
; -101.330 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM283_OTERM435 ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 121.367    ;
; -101.330 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM273_OTERM419 ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 121.367    ;
; -101.330 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM243_OTERM359 ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 121.367    ;
; -101.321 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM265_OTERM403 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 121.359    ;
; -101.318 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM255_OTERM383 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 121.356    ;
; -101.318 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM251_OTERM375 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 121.356    ;
; -101.312 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM275_OTERM423 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.356    ;
; -101.310 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM281_OTERM439 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.354    ;
; -101.310 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM279_OTERM431 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.354    ;
; -101.308 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM249_OTERM371 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 121.350    ;
; -101.308 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM233_OTERM335 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 121.350    ;
; -101.307 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM231_OTERM331 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 121.349    ;
; -101.307 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM277_OTERM427 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.351    ;
; -101.306 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM235_OTERM339 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 121.348    ;
; -101.285 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM275_OTERM423 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.329    ;
; -101.283 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM281_OTERM439 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.327    ;
; -101.283 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM279_OTERM431 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.327    ;
; -101.280 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM277_OTERM427 ; Clock50      ; Clock50     ; 20.000       ; 0.006      ; 121.324    ;
; -101.258 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM267_OTERM407 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 121.300    ;
+----------+-----------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; A[5]                                                                                                                                                                                                                                                                                                                                        ; A[5]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[6]                                                                                                                                                                                                                                                                                                                                        ; A[6]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[0]                                                                                                                                                                                                                                                                                                                                        ; A[0]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[2]                                                                                                                                                                                                                                                                                                                                        ; A[2]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[3]                                                                                                                                                                                                                                                                                                                                        ; A[3]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[4]                                                                                                                                                                                                                                                                                                                                        ; A[4]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[13]                                                                                                                                                                                                                                                                                                                                       ; A[13]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[11]                                                                                                                                                                                                                                                                                                                                       ; A[11]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[7]                                                                                                                                                                                                                                                                                                                                        ; A[7]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[8]                                                                                                                                                                                                                                                                                                                                        ; A[8]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[23]                                                                                                                                                                                                                                                                                                                                       ; A[23]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[16]                                                                                                                                                                                                                                                                                                                                       ; A[16]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[19]                                                                                                                                                                                                                                                                                                                                       ; A[19]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[21]                                                                                                                                                                                                                                                                                                                                       ; A[21]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[24]                                                                                                                                                                                                                                                                                                                                       ; A[24]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[14]                                                                                                                                                                                                                                                                                                                                       ; A[14]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[15]                                                                                                                                                                                                                                                                                                                                       ; A[15]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[18]                                                                                                                                                                                                                                                                                                                                       ; A[18]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[20]                                                                                                                                                                                                                                                                                                                                       ; A[20]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[17]                                                                                                                                                                                                                                                                                                                                       ; A[17]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[9]                                                                                                                                                                                                                                                                                                                                        ; A[9]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[12]                                                                                                                                                                                                                                                                                                                                       ; A[12]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[10]                                                                                                                                                                                                                                                                                                                                       ; A[10]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; A[1]                                                                                                                                                                                                                                                                                                                                        ; A[1]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                             ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                                                                                                                      ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0]                                                                                                                                      ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                                                                                                                    ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                       ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.898      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Clock50'                                                                     ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 17.972 ; resetReg  ; PC[1]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 2.070      ;
; 17.990 ; resetReg  ; PC[4]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 2.052      ;
; 17.990 ; resetReg  ; PC[7]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 2.052      ;
; 17.990 ; resetReg  ; PC[15]  ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 2.052      ;
; 17.990 ; resetReg  ; PC[16]  ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 2.052      ;
; 17.990 ; resetReg  ; PC[9]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 2.052      ;
; 17.990 ; resetReg  ; PC[14]  ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 2.052      ;
; 17.990 ; resetReg  ; PC[8]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 2.052      ;
; 17.990 ; resetReg  ; PC[12]  ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 2.052      ;
; 17.990 ; resetReg  ; PC[6]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 2.052      ;
; 17.990 ; resetReg  ; PC[13]  ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 2.052      ;
; 17.990 ; resetReg  ; PC[2]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 2.052      ;
; 17.990 ; resetReg  ; PC[5]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 2.052      ;
; 17.990 ; resetReg  ; PC[3]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 2.052      ;
; 17.990 ; resetReg  ; PC[11]  ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 2.052      ;
; 17.990 ; resetReg  ; PC[10]  ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 2.052      ;
; 18.315 ; resetReg  ; PC[0]   ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 1.723      ;
; 18.573 ; resetReg  ; PC[25]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 1.465      ;
; 18.573 ; resetReg  ; PC[26]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 1.465      ;
; 18.573 ; resetReg  ; PC[17]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 1.465      ;
; 18.573 ; resetReg  ; PC[20]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 1.465      ;
; 18.573 ; resetReg  ; PC[28]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 1.465      ;
; 18.573 ; resetReg  ; PC[22]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 1.465      ;
; 18.573 ; resetReg  ; PC[21]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 1.465      ;
; 18.573 ; resetReg  ; PC[19]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 1.465      ;
; 18.573 ; resetReg  ; PC[30]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 1.465      ;
; 18.573 ; resetReg  ; PC[31]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 1.465      ;
; 18.573 ; resetReg  ; PC[23]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 1.465      ;
; 18.573 ; resetReg  ; PC[27]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 1.465      ;
; 18.573 ; resetReg  ; PC[29]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 1.465      ;
; 18.573 ; resetReg  ; PC[18]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 1.465      ;
; 18.573 ; resetReg  ; PC[24]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 1.465      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Clock50'                                                                     ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 1.179 ; resetReg  ; PC[25]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 1.465      ;
; 1.179 ; resetReg  ; PC[26]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 1.465      ;
; 1.179 ; resetReg  ; PC[17]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 1.465      ;
; 1.179 ; resetReg  ; PC[20]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 1.465      ;
; 1.179 ; resetReg  ; PC[28]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 1.465      ;
; 1.179 ; resetReg  ; PC[22]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 1.465      ;
; 1.179 ; resetReg  ; PC[21]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 1.465      ;
; 1.179 ; resetReg  ; PC[19]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 1.465      ;
; 1.179 ; resetReg  ; PC[30]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 1.465      ;
; 1.179 ; resetReg  ; PC[31]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 1.465      ;
; 1.179 ; resetReg  ; PC[23]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 1.465      ;
; 1.179 ; resetReg  ; PC[27]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 1.465      ;
; 1.179 ; resetReg  ; PC[29]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 1.465      ;
; 1.179 ; resetReg  ; PC[18]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 1.465      ;
; 1.179 ; resetReg  ; PC[24]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 1.465      ;
; 1.437 ; resetReg  ; PC[0]   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 1.723      ;
; 1.762 ; resetReg  ; PC[4]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 2.052      ;
; 1.762 ; resetReg  ; PC[7]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 2.052      ;
; 1.762 ; resetReg  ; PC[15]  ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 2.052      ;
; 1.762 ; resetReg  ; PC[16]  ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 2.052      ;
; 1.762 ; resetReg  ; PC[9]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 2.052      ;
; 1.762 ; resetReg  ; PC[14]  ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 2.052      ;
; 1.762 ; resetReg  ; PC[8]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 2.052      ;
; 1.762 ; resetReg  ; PC[12]  ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 2.052      ;
; 1.762 ; resetReg  ; PC[6]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 2.052      ;
; 1.762 ; resetReg  ; PC[13]  ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 2.052      ;
; 1.762 ; resetReg  ; PC[2]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 2.052      ;
; 1.762 ; resetReg  ; PC[5]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 2.052      ;
; 1.762 ; resetReg  ; PC[3]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 2.052      ;
; 1.762 ; resetReg  ; PC[11]  ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 2.052      ;
; 1.762 ; resetReg  ; PC[10]  ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 2.052      ;
; 1.780 ; resetReg  ; PC[1]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 2.070      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock50'                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg31 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg31 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg32 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg32 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg33 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg33 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg34 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg34 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg35 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg35 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a14~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


-------------------------------
; Slow Model Datasheet Report ;
-------------------------------
Nothing to report.


+-----------------------------------+
; Fast Model Setup Summary          ;
+---------+---------+---------------+
; Clock   ; Slack   ; End Point TNS ;
+---------+---------+---------------+
; Clock50 ; -27.338 ; -1004.562     ;
+---------+---------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; Clock50 ; 0.215 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Fast Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; Clock50 ; 19.068 ; 0.000         ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; Clock50 ; 0.585 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clock50             ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock50'                                                                                                                          ;
+---------+-----------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -27.338 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399 ; Clock50      ; Clock50     ; 20.000       ; -0.007     ; 47.363     ;
; -27.323 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 47.352     ;
; -27.271 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 47.300     ;
; -27.255 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 47.284     ;
; -27.243 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM265_OTERM403 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 47.272     ;
; -27.242 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM251_OTERM375 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 47.271     ;
; -27.240 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM255_OTERM383 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 47.269     ;
; -27.232 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM249_OTERM371 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 47.264     ;
; -27.232 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM233_OTERM335 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 47.264     ;
; -27.230 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM231_OTERM331 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 47.262     ;
; -27.229 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM235_OTERM339 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 47.261     ;
; -27.228 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM265_OTERM403 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.261     ;
; -27.227 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM251_OTERM375 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.260     ;
; -27.225 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM255_OTERM383 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.258     ;
; -27.217 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM249_OTERM371 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.253     ;
; -27.217 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM233_OTERM335 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.253     ;
; -27.215 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM231_OTERM331 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.251     ;
; -27.214 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM235_OTERM339 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.250     ;
; -27.190 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM267_OTERM407 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 47.222     ;
; -27.187 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM257_OTERM387 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 47.219     ;
; -27.186 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399 ; Clock50      ; Clock50     ; 20.000       ; -0.005     ; 47.213     ;
; -27.180 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM239_OTERM343 ; Clock50      ; Clock50     ; 20.000       ; -0.006     ; 47.206     ;
; -27.176 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM265_OTERM403 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.209     ;
; -27.175 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM251_OTERM375 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.208     ;
; -27.175 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM267_OTERM407 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.211     ;
; -27.173 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM255_OTERM383 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.206     ;
; -27.172 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM245_OTERM363 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 47.201     ;
; -27.172 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM257_OTERM387 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.208     ;
; -27.171 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM247_OTERM367 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 47.200     ;
; -27.165 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM249_OTERM371 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.201     ;
; -27.165 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM233_OTERM335 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.201     ;
; -27.165 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM239_OTERM343 ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 47.195     ;
; -27.163 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM231_OTERM331 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.199     ;
; -27.162 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM235_OTERM339 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.198     ;
; -27.160 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM265_OTERM403 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.193     ;
; -27.159 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM251_OTERM375 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.192     ;
; -27.157 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM255_OTERM383 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.190     ;
; -27.157 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM245_OTERM363 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.190     ;
; -27.156 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM247_OTERM367 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.189     ;
; -27.152 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM241_OTERM355 ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 47.180     ;
; -27.149 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM249_OTERM371 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.185     ;
; -27.149 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM233_OTERM335 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.185     ;
; -27.147 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM231_OTERM331 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.183     ;
; -27.146 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM235_OTERM339 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.182     ;
; -27.137 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM241_OTERM355 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 47.169     ;
; -27.136 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM275_OTERM423 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 47.168     ;
; -27.135 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM281_OTERM439 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 47.167     ;
; -27.134 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM279_OTERM431 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 47.166     ;
; -27.132 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM277_OTERM427 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 47.164     ;
; -27.123 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM267_OTERM407 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.159     ;
; -27.121 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM275_OTERM423 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.157     ;
; -27.120 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM257_OTERM387 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.156     ;
; -27.120 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM281_OTERM439 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.156     ;
; -27.119 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM279_OTERM431 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.155     ;
; -27.118 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM259_OTERM391 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 47.147     ;
; -27.117 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM277_OTERM427 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.153     ;
; -27.113 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM239_OTERM343 ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 47.143     ;
; -27.107 ; B[15]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 47.136     ;
; -27.107 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM267_OTERM407 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.143     ;
; -27.105 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM245_OTERM363 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.138     ;
; -27.104 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM257_OTERM387 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.140     ;
; -27.104 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM247_OTERM367 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.137     ;
; -27.103 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM259_OTERM391 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.136     ;
; -27.097 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM239_OTERM343 ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 47.127     ;
; -27.091 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM265_OTERM403 ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 47.122     ;
; -27.090 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM251_OTERM375 ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 47.121     ;
; -27.089 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM245_OTERM363 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.122     ;
; -27.088 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM255_OTERM383 ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 47.119     ;
; -27.088 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM247_OTERM367 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.121     ;
; -27.085 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM241_OTERM355 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 47.117     ;
; -27.083 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM269_OTERM415 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.116     ;
; -27.082 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM271_OTERM411 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.115     ;
; -27.080 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM249_OTERM371 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 47.114     ;
; -27.080 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM233_OTERM335 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 47.114     ;
; -27.078 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM231_OTERM331 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 47.112     ;
; -27.077 ; B[12]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM235_OTERM339 ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 47.111     ;
; -27.072 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM261_OTERM395 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 47.101     ;
; -27.072 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM237_OTERM347 ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 47.101     ;
; -27.070 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM227_OTERM323 ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 47.101     ;
; -27.069 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM243_OTERM359 ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 47.100     ;
; -27.069 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM241_OTERM355 ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 47.101     ;
; -27.069 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM275_OTERM423 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.105     ;
; -27.068 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM283_OTERM435 ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 47.099     ;
; -27.068 ; B[10]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM273_OTERM419 ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 47.099     ;
; -27.068 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM281_OTERM439 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.104     ;
; -27.068 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM269_OTERM415 ; Clock50      ; Clock50     ; 20.000       ; 0.005      ; 47.105     ;
; -27.067 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM279_OTERM431 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.103     ;
; -27.067 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM271_OTERM411 ; Clock50      ; Clock50     ; 20.000       ; 0.005      ; 47.104     ;
; -27.065 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM277_OTERM427 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.101     ;
; -27.057 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM261_OTERM395 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.090     ;
; -27.057 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM237_OTERM347 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.090     ;
; -27.055 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM227_OTERM323 ; Clock50      ; Clock50     ; 20.000       ; 0.003      ; 47.090     ;
; -27.054 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM243_OTERM359 ; Clock50      ; Clock50     ; 20.000       ; 0.003      ; 47.089     ;
; -27.053 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM275_OTERM423 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.089     ;
; -27.053 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM283_OTERM435 ; Clock50      ; Clock50     ; 20.000       ; 0.003      ; 47.088     ;
; -27.053 ; B[13]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM273_OTERM419 ; Clock50      ; Clock50     ; 20.000       ; 0.003      ; 47.088     ;
; -27.052 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM281_OTERM439 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.088     ;
; -27.051 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM279_OTERM431 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.087     ;
; -27.051 ; B[14]~_Duplicate_2    ; ALUout[0]_OTERM11_OTERM115_OTERM259_OTERM391 ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 47.084     ;
; -27.049 ; ShiftLeft0~3_OTERM465 ; ALUout[0]_OTERM11_OTERM115_OTERM277_OTERM427 ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 47.085     ;
+---------+-----------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; A[5]                                                                                                                                                                                                                                                                                                                                        ; A[5]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[6]                                                                                                                                                                                                                                                                                                                                        ; A[6]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[0]                                                                                                                                                                                                                                                                                                                                        ; A[0]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[2]                                                                                                                                                                                                                                                                                                                                        ; A[2]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[3]                                                                                                                                                                                                                                                                                                                                        ; A[3]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[4]                                                                                                                                                                                                                                                                                                                                        ; A[4]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[13]                                                                                                                                                                                                                                                                                                                                       ; A[13]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[11]                                                                                                                                                                                                                                                                                                                                       ; A[11]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[7]                                                                                                                                                                                                                                                                                                                                        ; A[7]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[8]                                                                                                                                                                                                                                                                                                                                        ; A[8]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[23]                                                                                                                                                                                                                                                                                                                                       ; A[23]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[16]                                                                                                                                                                                                                                                                                                                                       ; A[16]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[19]                                                                                                                                                                                                                                                                                                                                       ; A[19]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[21]                                                                                                                                                                                                                                                                                                                                       ; A[21]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[24]                                                                                                                                                                                                                                                                                                                                       ; A[24]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[14]                                                                                                                                                                                                                                                                                                                                       ; A[14]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[15]                                                                                                                                                                                                                                                                                                                                       ; A[15]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[18]                                                                                                                                                                                                                                                                                                                                       ; A[18]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[20]                                                                                                                                                                                                                                                                                                                                       ; A[20]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[17]                                                                                                                                                                                                                                                                                                                                       ; A[17]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[9]                                                                                                                                                                                                                                                                                                                                        ; A[9]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[12]                                                                                                                                                                                                                                                                                                                                       ; A[12]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[10]                                                                                                                                                                                                                                                                                                                                       ; A[10]                                                                                                                                                                                                                                                                                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; A[1]                                                                                                                                                                                                                                                                                                                                        ; A[1]                                                                                                                                                                                                                                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td|previous                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td|previous                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                                                                                                              ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                             ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                                                                                                                      ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0]                                                                                                                                      ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                                                                                                                    ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                       ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.388      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Clock50'                                                                     ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 19.068 ; resetReg  ; PC[1]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 0.968      ;
; 19.078 ; resetReg  ; PC[4]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 0.958      ;
; 19.078 ; resetReg  ; PC[7]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 0.958      ;
; 19.078 ; resetReg  ; PC[15]  ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 0.958      ;
; 19.078 ; resetReg  ; PC[16]  ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 0.958      ;
; 19.078 ; resetReg  ; PC[9]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 0.958      ;
; 19.078 ; resetReg  ; PC[14]  ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 0.958      ;
; 19.078 ; resetReg  ; PC[8]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 0.958      ;
; 19.078 ; resetReg  ; PC[12]  ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 0.958      ;
; 19.078 ; resetReg  ; PC[6]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 0.958      ;
; 19.078 ; resetReg  ; PC[13]  ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 0.958      ;
; 19.078 ; resetReg  ; PC[2]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 0.958      ;
; 19.078 ; resetReg  ; PC[5]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 0.958      ;
; 19.078 ; resetReg  ; PC[3]   ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 0.958      ;
; 19.078 ; resetReg  ; PC[11]  ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 0.958      ;
; 19.078 ; resetReg  ; PC[10]  ; Clock50      ; Clock50     ; 20.000       ; 0.004      ; 0.958      ;
; 19.195 ; resetReg  ; PC[0]   ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 0.837      ;
; 19.295 ; resetReg  ; PC[25]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 0.737      ;
; 19.295 ; resetReg  ; PC[26]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 0.737      ;
; 19.295 ; resetReg  ; PC[17]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 0.737      ;
; 19.295 ; resetReg  ; PC[20]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 0.737      ;
; 19.295 ; resetReg  ; PC[28]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 0.737      ;
; 19.295 ; resetReg  ; PC[22]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 0.737      ;
; 19.295 ; resetReg  ; PC[21]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 0.737      ;
; 19.295 ; resetReg  ; PC[19]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 0.737      ;
; 19.295 ; resetReg  ; PC[30]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 0.737      ;
; 19.295 ; resetReg  ; PC[31]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 0.737      ;
; 19.295 ; resetReg  ; PC[23]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 0.737      ;
; 19.295 ; resetReg  ; PC[27]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 0.737      ;
; 19.295 ; resetReg  ; PC[29]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 0.737      ;
; 19.295 ; resetReg  ; PC[18]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 0.737      ;
; 19.295 ; resetReg  ; PC[24]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 0.737      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Clock50'                                                                     ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.585 ; resetReg  ; PC[25]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; resetReg  ; PC[26]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; resetReg  ; PC[17]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; resetReg  ; PC[20]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; resetReg  ; PC[28]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; resetReg  ; PC[22]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; resetReg  ; PC[21]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; resetReg  ; PC[19]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; resetReg  ; PC[30]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; resetReg  ; PC[31]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; resetReg  ; PC[23]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; resetReg  ; PC[27]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; resetReg  ; PC[29]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; resetReg  ; PC[18]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; resetReg  ; PC[24]  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.737      ;
; 0.685 ; resetReg  ; PC[0]   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.837      ;
; 0.802 ; resetReg  ; PC[4]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 0.958      ;
; 0.802 ; resetReg  ; PC[7]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 0.958      ;
; 0.802 ; resetReg  ; PC[15]  ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 0.958      ;
; 0.802 ; resetReg  ; PC[16]  ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 0.958      ;
; 0.802 ; resetReg  ; PC[9]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 0.958      ;
; 0.802 ; resetReg  ; PC[14]  ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 0.958      ;
; 0.802 ; resetReg  ; PC[8]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 0.958      ;
; 0.802 ; resetReg  ; PC[12]  ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 0.958      ;
; 0.802 ; resetReg  ; PC[6]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 0.958      ;
; 0.802 ; resetReg  ; PC[13]  ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 0.958      ;
; 0.802 ; resetReg  ; PC[2]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 0.958      ;
; 0.802 ; resetReg  ; PC[5]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 0.958      ;
; 0.802 ; resetReg  ; PC[3]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 0.958      ;
; 0.802 ; resetReg  ; PC[11]  ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 0.958      ;
; 0.802 ; resetReg  ; PC[10]  ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 0.958      ;
; 0.812 ; resetReg  ; PC[1]   ; Clock50      ; Clock50     ; 0.000        ; 0.004      ; 0.968      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock50'                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg31 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg31 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg32 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg32 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg33 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg33 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg34 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg34 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg35 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg35 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a14~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


-------------------------------
; Fast Model Datasheet Report ;
-------------------------------
Nothing to report.


+-------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                 ;
+----------------------+-----------+-------+----------+---------+---------------------+
; Clock                ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -102.089  ; 0.215 ; 17.972   ; 0.585   ; 7.436               ;
;  Clock50             ; -102.089  ; 0.215 ; 17.972   ; 0.585   ; 7.436               ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A      ; N/A     ; 97.531              ;
; Design-wide TNS      ; -4150.296 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clock50             ; -4150.296 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; Clock50    ; Clock50  ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; Clock50    ; Clock50  ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock50    ; Clock50  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock50    ; Clock50  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jul 24 14:06:27 2015
Info: Command: quartus_sta Niu32_multicycle -c Niu32_multicycle
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Timing.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -102.089
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -102.089     -4150.296 Clock50 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 Clock50 
Info (332146): Worst-case recovery slack is 17.972
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.972         0.000 Clock50 
Info (332146): Worst-case removal slack is 1.179
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.179         0.000 Clock50 
Info (332146): Worst-case minimum pulse width slack is 7.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.436         0.000 Clock50 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -102.089
    Info (332115): -to_clock [get_clocks {Clock50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -102.089 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : B[13]~_Duplicate_2
    Info (332115): To Node      : ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399
    Info (332115): Launch Clock : Clock50
    Info (332115): Latch Clock  : Clock50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.857      2.857  R        clock network delay
    Info (332115):      3.134      0.277     uTco  B[13]~_Duplicate_2
    Info (332115):      3.134      0.000 RR  CELL  B[13]~_Duplicate_2|regout
    Info (332115):      4.011      0.877 RR    IC  ShiftLeft0~4|datad
    Info (332115):      4.188      0.177 RF  CELL  ShiftLeft0~4|combout
    Info (332115):      4.489      0.301 FF    IC  ShiftLeft0~5|datad
    Info (332115):      4.667      0.178 FF  CELL  ShiftLeft0~5|combout
    Info (332115):      4.975      0.308 FF    IC  ShiftLeft0~7|datad
    Info (332115):      5.153      0.178 FF  CELL  ShiftLeft0~7|combout
    Info (332115):      5.662      0.509 FF    IC  Div0|auto_generated|divider|divider|selnose[0]|datad
    Info (332115):      5.840      0.178 FR  CELL  Div0|auto_generated|divider|divider|selnose[0]|combout
    Info (332115):      6.157      0.317 RR    IC  Div0|auto_generated|divider|divider|selnose[33]~13|datad
    Info (332115):      6.335      0.178 RR  CELL  Div0|auto_generated|divider|divider|selnose[33]~13|combout
    Info (332115):      6.859      0.524 RR    IC  Div0|auto_generated|divider|divider|StageOut[32]~2|datad
    Info (332115):      7.037      0.178 RR  CELL  Div0|auto_generated|divider|divider|StageOut[32]~2|combout
    Info (332115):      7.602      0.565 RR    IC  Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2|dataa
    Info (332115):      8.119      0.517 RF  CELL  Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2|cout
    Info (332115):      8.119      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4|cin
    Info (332115):      8.577      0.458 FF  CELL  Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4|combout
    Info (332115):      8.885      0.308 FF    IC  Div0|auto_generated|divider|divider|StageOut[66]~3|datab
    Info (332115):      9.406      0.521 FF  CELL  Div0|auto_generated|divider|divider|StageOut[66]~3|combout
    Info (332115):      9.730      0.324 FF    IC  Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6|dataa
    Info (332115):     10.247      0.517 FR  CELL  Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6|cout
    Info (332115):     10.247      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8|cin
    Info (332115):     10.705      0.458 RR  CELL  Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8|combout
    Info (332115):     11.257      0.552 RR    IC  Div0|auto_generated|divider|divider|StageOut[96]~9|datad
    Info (332115):     11.435      0.178 RR  CELL  Div0|auto_generated|divider|divider|StageOut[96]~9|combout
    Info (332115):     11.761      0.326 RR    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2|dataa
    Info (332115):     12.278      0.517 RF  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2|cout
    Info (332115):     12.278      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4|cin
    Info (332115):     12.358      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4|cout
    Info (332115):     12.358      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6|cin
    Info (332115):     12.438      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6|cout
    Info (332115):     12.438      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8|cin
    Info (332115):     12.518      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8|cout
    Info (332115):     12.518      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10|cin
    Info (332115):     12.976      0.458 RF  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10|combout
    Info (332115):     13.548      0.572 FF    IC  Div0|auto_generated|divider|divider|StageOut[128]~14|datad
    Info (332115):     13.726      0.178 FF  CELL  Div0|auto_generated|divider|divider|StageOut[128]~14|combout
    Info (332115):     14.029      0.303 FF    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2|datab
    Info (332115):     14.625      0.596 FR  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2|cout
    Info (332115):     14.625      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4|cin
    Info (332115):     14.705      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4|cout
    Info (332115):     14.705      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6|cin
    Info (332115):     14.785      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6|cout
    Info (332115):     14.785      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8|cin
    Info (332115):     14.865      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8|cout
    Info (332115):     14.865      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10|cin
    Info (332115):     14.945      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10|cout
    Info (332115):     14.945      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12|cin
    Info (332115):     15.403      0.458 RR  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12|combout
    Info (332115):     15.973      0.570 RR    IC  Div0|auto_generated|divider|divider|StageOut[160]~20|datad
    Info (332115):     16.151      0.178 RR  CELL  Div0|auto_generated|divider|divider|StageOut[160]~20|combout
    Info (332115):     16.473      0.322 RR    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2|dataa
    Info (332115):     16.990      0.517 RF  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2|cout
    Info (332115):     16.990      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4|cin
    Info (332115):     17.070      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4|cout
    Info (332115):     17.070      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6|cin
    Info (332115):     17.244      0.174 RF  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6|cout
    Info (332115):     17.244      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8|cin
    Info (332115):     17.324      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8|cout
    Info (332115):     17.324      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10|cin
    Info (332115):     17.404      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10|cout
    Info (332115):     17.404      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12|cin
    Info (332115):     17.484      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12|cout
    Info (332115):     17.484      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14|cin
    Info (332115):     17.942      0.458 RF  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14|combout
    Info (332115):     18.511      0.569 FF    IC  Div0|auto_generated|divider|divider|StageOut[192]~27|datad
    Info (332115):     18.689      0.178 FF  CELL  Div0|auto_generated|divider|divider|StageOut[192]~27|combout
    Info (332115):     19.005      0.316 FF    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2|dataa
    Info (332115):     19.625      0.620 FR  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2|cout
    Info (332115):     19.625      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4|cin
    Info (332115):     19.705      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4|cout
    Info (332115):     19.705      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6|cin
    Info (332115):     19.785      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6|cout
    Info (332115):     19.785      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8|cin
    Info (332115):     19.865      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8|cout
    Info (332115):     19.865      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10|cin
    Info (332115):     19.945      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10|cout
    Info (332115):     19.945      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12|cin
    Info (332115):     20.025      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12|cout
    Info (332115):     20.025      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14|cin
    Info (332115):     20.105      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14|cout
    Info (332115):     20.105      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16|cin
    Info (332115):     20.563      0.458 RR  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16|combout
    Info (332115):     21.512      0.949 RR    IC  Div0|auto_generated|divider|divider|StageOut[226]~33|datac
    Info (332115):     21.834      0.322 RR  CELL  Div0|auto_generated|divider|divider|StageOut[226]~33|combout
    Info (332115):     22.710      0.876 RR    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6|datab
    Info (332115):     23.205      0.495 RF  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6|cout
    Info (332115):     23.205      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8|cin
    Info (332115):     23.285      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8|cout
    Info (332115):     23.285      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10|cin
    Info (332115):     23.459      0.174 RF  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10|cout
    Info (332115):     23.459      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12|cin
    Info (332115):     23.539      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12|cout
    Info (332115):     23.539      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14|cin
    Info (332115):     23.619      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14|cout
    Info (332115):     23.619      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16|cin
    Info (332115):     23.699      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16|cout
    Info (332115):     23.699      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18|cin
    Info (332115):     24.157      0.458 RF  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18|combout
    Info (332115):     25.072      0.915 FF    IC  Div0|auto_generated|divider|divider|StageOut[256]~44|datac
    Info (332115):     25.394      0.322 FF  CELL  Div0|auto_generated|divider|divider|StageOut[256]~44|combout
    Info (332115):     25.952      0.558 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2|dataa
    Info (332115):     26.469      0.517 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2|cout
    Info (332115):     26.469      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4|cin
    Info (332115):     26.549      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4|cout
    Info (332115):     26.549      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6|cin
    Info (332115):     26.629      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6|cout
    Info (332115):     26.629      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8|cin
    Info (332115):     26.709      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8|cout
    Info (332115):     26.709      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10|cin
    Info (332115):     26.789      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10|cout
    Info (332115):     26.789      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12|cin
    Info (332115):     26.869      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12|cout
    Info (332115):     26.869      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14|cin
    Info (332115):     27.043      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14|cout
    Info (332115):     27.043      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16|cin
    Info (332115):     27.123      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16|cout
    Info (332115):     27.123      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18|cin
    Info (332115):     27.203      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18|cout
    Info (332115):     27.203      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20|cin
    Info (332115):     27.661      0.458 RR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20|combout
    Info (332115):     28.499      0.838 RR    IC  Div0|auto_generated|divider|divider|StageOut[290]~52|datad
    Info (332115):     28.677      0.178 RR  CELL  Div0|auto_generated|divider|divider|StageOut[290]~52|combout
    Info (332115):     29.492      0.815 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6|datab
    Info (332115):     29.987      0.495 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6|cout
    Info (332115):     29.987      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8|cin
    Info (332115):     30.067      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8|cout
    Info (332115):     30.067      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10|cin
    Info (332115):     30.147      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10|cout
    Info (332115):     30.147      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12|cin
    Info (332115):     30.321      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12|cout
    Info (332115):     30.321      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14|cin
    Info (332115):     30.401      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14|cout
    Info (332115):     30.401      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16|cin
    Info (332115):     30.481      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16|cout
    Info (332115):     30.481      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18|cin
    Info (332115):     30.561      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18|cout
    Info (332115):     30.561      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20|cin
    Info (332115):     30.641      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20|cout
    Info (332115):     30.641      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22|cin
    Info (332115):     31.099      0.458 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22|combout
    Info (332115):     32.008      0.909 FF    IC  Div0|auto_generated|divider|divider|StageOut[321]~64|datad
    Info (332115):     32.186      0.178 FF  CELL  Div0|auto_generated|divider|divider|StageOut[321]~64|combout
    Info (332115):     33.075      0.889 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4|datab
    Info (332115):     33.570      0.495 FF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4|cout
    Info (332115):     33.570      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6|cin
    Info (332115):     33.650      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6|cout
    Info (332115):     33.650      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8|cin
    Info (332115):     33.824      0.174 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8|cout
    Info (332115):     33.824      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10|cin
    Info (332115):     33.904      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10|cout
    Info (332115):     33.904      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12|cin
    Info (332115):     33.984      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12|cout
    Info (332115):     33.984      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14|cin
    Info (332115):     34.064      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14|cout
    Info (332115):     34.064      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16|cin
    Info (332115):     34.144      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16|cout
    Info (332115):     34.144      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18|cin
    Info (332115):     34.224      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18|cout
    Info (332115):     34.224      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20|cin
    Info (332115):     34.304      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20|cout
    Info (332115):     34.304      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22|cin
    Info (332115):     34.384      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22|cout
    Info (332115):     34.384      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24|cin
    Info (332115):     34.842      0.458 RR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24|combout
    Info (332115):     35.779      0.937 RR    IC  Div0|auto_generated|divider|divider|StageOut[352]~77|datac
    Info (332115):     36.101      0.322 RR  CELL  Div0|auto_generated|divider|divider|StageOut[352]~77|combout
    Info (332115):     36.937      0.836 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2|dataa
    Info (332115):     37.454      0.517 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2|cout
    Info (332115):     37.454      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4|cin
    Info (332115):     37.534      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4|cout
    Info (332115):     37.534      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6|cin
    Info (332115):     37.614      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6|cout
    Info (332115):     37.614      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8|cin
    Info (332115):     37.694      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8|cout
    Info (332115):     37.694      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10|cin
    Info (332115):     37.774      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10|cout
    Info (332115):     37.774      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12|cin
    Info (332115):     37.854      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12|cout
    Info (332115):     37.854      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14|cin
    Info (332115):     38.028      0.174 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14|cout
    Info (332115):     38.028      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16|cin
    Info (332115):     38.108      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16|cout
    Info (332115):     38.108      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18|cin
    Info (332115):     38.188      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18|cout
    Info (332115):     38.188      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20|cin
    Info (332115):     38.268      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20|cout
    Info (332115):     38.268      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22|cin
    Info (332115):     38.348      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22|cout
    Info (332115):     38.348      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24|cin
    Info (332115):     38.428      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24|cout
    Info (332115):     38.428      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26|cin
    Info (332115):     38.886      0.458 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26|combout
    Info (332115):     40.041      1.155 FF    IC  Div0|auto_generated|divider|divider|StageOut[386]~88|datad
    Info (332115):     40.219      0.178 FF  CELL  Div0|auto_generated|divider|divider|StageOut[386]~88|combout
    Info (332115):     41.093      0.874 FF    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6|datab
    Info (332115):     41.588      0.495 FR  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6|cout
    Info (332115):     41.588      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8|cin
    Info (332115):     41.668      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8|cout
    Info (332115):     41.668      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10|cin
    Info (332115):     41.748      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10|cout
    Info (332115):     41.748      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12|cin
    Info (332115):     41.828      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12|cout
    Info (332115):     41.828      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14|cin
    Info (332115):     42.002      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14|cout
    Info (332115):     42.002      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16|cin
    Info (332115):     42.082      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16|cout
    Info (332115):     42.082      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18|cin
    Info (332115):     42.162      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18|cout
    Info (332115):     42.162      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20|cin
    Info (332115):     42.242      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20|cout
    Info (332115):     42.242      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22|cin
    Info (332115):     42.322      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22|cout
    Info (332115):     42.322      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24|cin
    Info (332115):     42.402      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24|cout
    Info (332115):     42.402      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26|cin
    Info (332115):     42.482      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26|cout
    Info (332115):     42.482      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28|cin
    Info (332115):     42.940      0.458 RR  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28|combout
    Info (332115):     43.845      0.905 RR    IC  Div0|auto_generated|divider|divider|StageOut[417]~103|datad
    Info (332115):     44.023      0.178 RR  CELL  Div0|auto_generated|divider|divider|StageOut[417]~103|combout
    Info (332115):     44.886      0.863 RR    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4|datab
    Info (332115):     45.381      0.495 RR  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4|cout
    Info (332115):     45.381      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6|cin
    Info (332115):     45.461      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6|cout
    Info (332115):     45.461      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8|cin
    Info (332115):     45.541      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8|cout
    Info (332115):     45.541      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10|cin
    Info (332115):     45.621      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10|cout
    Info (332115):     45.621      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12|cin
    Info (332115):     45.701      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12|cout
    Info (332115):     45.701      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14|cin
    Info (332115):     45.875      0.174 RF  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14|cout
    Info (332115):     45.875      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16|cin
    Info (332115):     45.955      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16|cout
    Info (332115):     45.955      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18|cin
    Info (332115):     46.035      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18|cout
    Info (332115):     46.035      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20|cin
    Info (332115):     46.115      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20|cout
    Info (332115):     46.115      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22|cin
    Info (332115):     46.195      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22|cout
    Info (332115):     46.195      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24|cin
    Info (332115):     46.275      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24|cout
    Info (332115):     46.275      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26|cin
    Info (332115):     46.355      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26|cout
    Info (332115):     46.355      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28|cin
    Info (332115):     46.435      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28|cout
    Info (332115):     46.435      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30|cin
    Info (332115):     46.893      0.458 RF  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30|combout
    Info (332115):     48.094      1.201 FF    IC  Div0|auto_generated|divider|divider|StageOut[457]~110|datad
    Info (332115):     48.272      0.178 FF  CELL  Div0|auto_generated|divider|divider|StageOut[457]~110|combout
    Info (332115):     49.380      1.108 FF    IC  Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20|datab
    Info (332115):     49.875      0.495 FF  CELL  Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20|cout
    Info (332115):     49.875      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22|cin
    Info (332115):     49.955      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22|cout
    Info (332115):     49.955      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24|cin
    Info (332115):     50.035      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24|cout
    Info (332115):     50.035      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26|cin
    Info (332115):     50.115      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26|cout
    Info (332115):     50.115      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28|cin
    Info (332115):     50.195      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28|cout
    Info (332115):     50.195      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30|cin
    Info (332115):     50.369      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30|cout
    Info (332115):     50.369      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32|cin
    Info (332115):     50.827      0.458 RR  CELL  Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32|combout
    Info (332115):     51.752      0.925 RR    IC  Div0|auto_generated|divider|divider|StageOut[481]~134|datac
    Info (332115):     52.074      0.322 RR  CELL  Div0|auto_generated|divider|divider|StageOut[481]~134|combout
    Info (332115):     52.873      0.799 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4|datab
    Info (332115):     53.368      0.495 RR  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4|cout
    Info (332115):     53.368      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6|cin
    Info (332115):     53.448      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6|cout
    Info (332115):     53.448      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8|cin
    Info (332115):     53.528      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8|cout
    Info (332115):     53.528      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10|cin
    Info (332115):     53.608      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10|cout
    Info (332115):     53.608      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12|cin
    Info (332115):     53.688      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12|cout
    Info (332115):     53.688      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14|cin
    Info (332115):     53.768      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14|cout
    Info (332115):     53.768      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16|cin
    Info (332115):     53.929      0.161 FR  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16|cout
    Info (332115):     53.929      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18|cin
    Info (332115):     54.009      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18|cout
    Info (332115):     54.009      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20|cin
    Info (332115):     54.089      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20|cout
    Info (332115):     54.089      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22|cin
    Info (332115):     54.169      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22|cout
    Info (332115):     54.169      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24|cin
    Info (332115):     54.249      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24|cout
    Info (332115):     54.249      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26|cin
    Info (332115):     54.329      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26|cout
    Info (332115):     54.329      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28|cin
    Info (332115):     54.409      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28|cout
    Info (332115):     54.409      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30|cin
    Info (332115):     54.489      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30|cout
    Info (332115):     54.489      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32|cin
    Info (332115):     54.663      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32|cout
    Info (332115):     54.663      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34|cin
    Info (332115):     55.121      0.458 RF  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34|combout
    Info (332115):     56.309      1.188 FF    IC  Div0|auto_generated|divider|divider|StageOut[514]~150|datad
    Info (332115):     56.487      0.178 FF  CELL  Div0|auto_generated|divider|divider|StageOut[514]~150|combout
    Info (332115):     57.302      0.815 FF    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6|datab
    Info (332115):     57.797      0.495 FR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6|cout
    Info (332115):     57.797      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8|cin
    Info (332115):     57.877      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8|cout
    Info (332115):     57.877      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10|cin
    Info (332115):     57.957      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10|cout
    Info (332115):     57.957      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12|cin
    Info (332115):     58.037      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12|cout
    Info (332115):     58.037      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14|cin
    Info (332115):     58.117      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14|cout
    Info (332115):     58.117      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16|cin
    Info (332115):     58.278      0.161 RF  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16|cout
    Info (332115):     58.278      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18|cin
    Info (332115):     58.358      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18|cout
    Info (332115):     58.358      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20|cin
    Info (332115):     58.438      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20|cout
    Info (332115):     58.438      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22|cin
    Info (332115):     58.518      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22|cout
    Info (332115):     58.518      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24|cin
    Info (332115):     58.598      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24|cout
    Info (332115):     58.598      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26|cin
    Info (332115):     58.678      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26|cout
    Info (332115):     58.678      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28|cin
    Info (332115):     58.758      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28|cout
    Info (332115):     58.758      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30|cin
    Info (332115):     58.838      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30|cout
    Info (332115):     58.838      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32|cin
    Info (332115):     59.012      0.174 RF  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32|cout
    Info (332115):     59.012      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34|cin
    Info (332115):     59.092      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34|cout
    Info (332115):     59.092      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36|cin
    Info (332115):     59.550      0.458 RR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36|combout
    Info (332115):     60.750      1.200 RR    IC  Div0|auto_generated|divider|divider|StageOut[544]~170|datad
    Info (332115):     60.928      0.178 RR  CELL  Div0|auto_generated|divider|divider|StageOut[544]~170|combout
    Info (332115):     61.745      0.817 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2|datab
    Info (332115):     62.341      0.596 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2|cout
    Info (332115):     62.341      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4|cin
    Info (332115):     62.421      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4|cout
    Info (332115):     62.421      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6|cin
    Info (332115):     62.501      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6|cout
    Info (332115):     62.501      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8|cin
    Info (332115):     62.581      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8|cout
    Info (332115):     62.581      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10|cin
    Info (332115):     62.661      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10|cout
    Info (332115):     62.661      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12|cin
    Info (332115):     62.741      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12|cout
    Info (332115):     62.741      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14|cin
    Info (332115):     62.821      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14|cout
    Info (332115):     62.821      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16|cin
    Info (332115):     62.901      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16|cout
    Info (332115):     62.901      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18|cin
    Info (332115):     63.062      0.161 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18|cout
    Info (332115):     63.062      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20|cin
    Info (332115):     63.142      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20|cout
    Info (332115):     63.142      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22|cin
    Info (332115):     63.222      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22|cout
    Info (332115):     63.222      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24|cin
    Info (332115):     63.302      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24|cout
    Info (332115):     63.302      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26|cin
    Info (332115):     63.382      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26|cout
    Info (332115):     63.382      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28|cin
    Info (332115):     63.462      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28|cout
    Info (332115):     63.462      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30|cin
    Info (332115):     63.542      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30|cout
    Info (332115):     63.542      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32|cin
    Info (332115):     63.622      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32|cout
    Info (332115):     63.622      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34|cin
    Info (332115):     63.796      0.174 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34|cout
    Info (332115):     63.796      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36|cin
    Info (332115):     63.876      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36|cout
    Info (332115):     63.876      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38|cin
    Info (332115):     64.334      0.458 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38|combout
    Info (332115):     65.313      0.979 FF    IC  Div0|auto_generated|divider|divider|StageOut[578]~187|datac
    Info (332115):     65.635      0.322 FF  CELL  Div0|auto_generated|divider|divider|StageOut[578]~187|combout
    Info (332115):     66.656      1.021 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6|datab
    Info (332115):     67.151      0.495 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6|cout
    Info (332115):     67.151      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8|cin
    Info (332115):     67.231      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8|cout
    Info (332115):     67.231      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10|cin
    Info (332115):     67.311      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10|cout
    Info (332115):     67.311      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12|cin
    Info (332115):     67.391      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12|cout
    Info (332115):     67.391      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14|cin
    Info (332115):     67.471      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14|cout
    Info (332115):     67.471      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16|cin
    Info (332115):     67.551      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16|cout
    Info (332115):     67.551      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18|cin
    Info (332115):     67.712      0.161 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18|cout
    Info (332115):     67.712      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20|cin
    Info (332115):     67.792      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20|cout
    Info (332115):     67.792      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22|cin
    Info (332115):     67.872      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22|cout
    Info (332115):     67.872      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24|cin
    Info (332115):     67.952      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24|cout
    Info (332115):     67.952      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26|cin
    Info (332115):     68.032      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26|cout
    Info (332115):     68.032      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28|cin
    Info (332115):     68.112      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28|cout
    Info (332115):     68.112      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30|cin
    Info (332115):     68.192      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30|cout
    Info (332115):     68.192      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32|cin
    Info (332115):     68.272      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32|cout
    Info (332115):     68.272      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34|cin
    Info (332115):     68.446      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34|cout
    Info (332115):     68.446      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36|cin
    Info (332115):     68.526      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36|cout
    Info (332115):     68.526      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38|cin
    Info (332115):     68.606      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38|cout
    Info (332115):     68.606      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40|cin
    Info (332115):     69.064      0.458 RR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40|combout
    Info (332115):     70.326      1.262 RR    IC  Div0|auto_generated|divider|divider|StageOut[611]~206|datad
    Info (332115):     70.504      0.178 RR  CELL  Div0|auto_generated|divider|divider|StageOut[611]~206|combout
    Info (332115):     71.527      1.023 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8|datab
    Info (332115):     72.022      0.495 RR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8|cout
    Info (332115):     72.022      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10|cin
    Info (332115):     72.102      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10|cout
    Info (332115):     72.102      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12|cin
    Info (332115):     72.182      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12|cout
    Info (332115):     72.182      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14|cin
    Info (332115):     72.262      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14|cout
    Info (332115):     72.262      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16|cin
    Info (332115):     72.342      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16|cout
    Info (332115):     72.342      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18|cin
    Info (332115):     72.422      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18|cout
    Info (332115):     72.422      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20|cin
    Info (332115):     72.583      0.161 FR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20|cout
    Info (332115):     72.583      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22|cin
    Info (332115):     72.663      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22|cout
    Info (332115):     72.663      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24|cin
    Info (332115):     72.743      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24|cout
    Info (332115):     72.743      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26|cin
    Info (332115):     72.823      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26|cout
    Info (332115):     72.823      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28|cin
    Info (332115):     72.903      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28|cout
    Info (332115):     72.903      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30|cin
    Info (332115):     72.983      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30|cout
    Info (332115):     72.983      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32|cin
    Info (332115):     73.063      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32|cout
    Info (332115):     73.063      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34|cin
    Info (332115):     73.143      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34|cout
    Info (332115):     73.143      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36|cin
    Info (332115):     73.317      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36|cout
    Info (332115):     73.317      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38|cin
    Info (332115):     73.397      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38|cout
    Info (332115):     73.397      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40|cin
    Info (332115):     73.477      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40|cout
    Info (332115):     73.477      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42|cin
    Info (332115):     73.935      0.458 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42|combout
    Info (332115):     74.893      0.958 FF    IC  Div0|auto_generated|divider|divider|StageOut[641]~229|datac
    Info (332115):     75.215      0.322 FF  CELL  Div0|auto_generated|divider|divider|StageOut[641]~229|combout
    Info (332115):     76.111      0.896 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4|datab
    Info (332115):     76.707      0.596 FF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4|cout
    Info (332115):     76.707      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6|cin
    Info (332115):     76.787      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6|cout
    Info (332115):     76.787      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8|cin
    Info (332115):     76.867      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8|cout
    Info (332115):     76.867      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10|cin
    Info (332115):     76.947      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10|cout
    Info (332115):     76.947      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12|cin
    Info (332115):     77.027      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12|cout
    Info (332115):     77.027      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14|cin
    Info (332115):     77.107      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14|cout
    Info (332115):     77.107      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16|cin
    Info (332115):     77.187      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16|cout
    Info (332115):     77.187      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18|cin
    Info (332115):     77.267      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18|cout
    Info (332115):     77.267      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20|cin
    Info (332115):     77.428      0.161 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20|cout
    Info (332115):     77.428      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22|cin
    Info (332115):     77.508      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22|cout
    Info (332115):     77.508      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24|cin
    Info (332115):     77.588      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24|cout
    Info (332115):     77.588      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26|cin
    Info (332115):     77.668      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26|cout
    Info (332115):     77.668      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28|cin
    Info (332115):     77.748      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28|cout
    Info (332115):     77.748      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30|cin
    Info (332115):     77.828      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30|cout
    Info (332115):     77.828      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32|cin
    Info (332115):     77.908      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32|cout
    Info (332115):     77.908      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34|cin
    Info (332115):     77.988      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34|cout
    Info (332115):     77.988      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36|cin
    Info (332115):     78.162      0.174 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36|cout
    Info (332115):     78.162      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38|cin
    Info (332115):     78.242      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38|cout
    Info (332115):     78.242      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40|cin
    Info (332115):     78.322      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40|cout
    Info (332115):     78.322      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42|cin
    Info (332115):     78.402      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42|cout
    Info (332115):     78.402      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44|cin
    Info (332115):     78.860      0.458 RR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44|combout
    Info (332115):     80.107      1.247 RR    IC  Div0|auto_generated|divider|divider|StageOut[674]~250|datad
    Info (332115):     80.285      0.178 RR  CELL  Div0|auto_generated|divider|divider|StageOut[674]~250|combout
    Info (332115):     81.448      1.163 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6|datab
    Info (332115):     82.044      0.596 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6|cout
    Info (332115):     82.044      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8|cin
    Info (332115):     82.124      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8|cout
    Info (332115):     82.124      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10|cin
    Info (332115):     82.204      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10|cout
    Info (332115):     82.204      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12|cin
    Info (332115):     82.284      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12|cout
    Info (332115):     82.284      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14|cin
    Info (332115):     82.364      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14|cout
    Info (332115):     82.364      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16|cin
    Info (332115):     82.444      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16|cout
    Info (332115):     82.444      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18|cin
    Info (332115):     82.524      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18|cout
    Info (332115):     82.524      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20|cin
    Info (332115):     82.604      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20|cout
    Info (332115):     82.604      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22|cin
    Info (332115):     82.765      0.161 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22|cout
    Info (332115):     82.765      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24|cin
    Info (332115):     82.845      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24|cout
    Info (332115):     82.845      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26|cin
    Info (332115):     82.925      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26|cout
    Info (332115):     82.925      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28|cin
    Info (332115):     83.005      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28|cout
    Info (332115):     83.005      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30|cin
    Info (332115):     83.085      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30|cout
    Info (332115):     83.085      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32|cin
    Info (332115):     83.165      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32|cout
    Info (332115):     83.165      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34|cin
    Info (332115):     83.245      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34|cout
    Info (332115):     83.245      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36|cin
    Info (332115):     83.325      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36|cout
    Info (332115):     83.325      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38|cin
    Info (332115):     83.499      0.174 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38|cout
    Info (332115):     83.499      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40|cin
    Info (332115):     83.579      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40|cout
    Info (332115):     83.579      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42|cin
    Info (332115):     83.659      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42|cout
    Info (332115):     83.659      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44|cin
    Info (332115):     83.739      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44|cout
    Info (332115):     83.739      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46|cin
    Info (332115):     84.197      0.458 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46|combout
    Info (332115):     85.314      1.117 FF    IC  Div0|auto_generated|divider|divider|StageOut[704]~275|datad
    Info (332115):     85.492      0.178 FF  CELL  Div0|auto_generated|divider|divider|StageOut[704]~275|combout
    Info (332115):     86.657      1.165 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2|datab
    Info (332115):     87.152      0.495 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2|cout
    Info (332115):     87.152      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4|cin
    Info (332115):     87.232      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4|cout
    Info (332115):     87.232      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6|cin
    Info (332115):     87.406      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6|cout
    Info (332115):     87.406      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8|cin
    Info (332115):     87.486      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8|cout
    Info (332115):     87.486      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10|cin
    Info (332115):     87.566      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10|cout
    Info (332115):     87.566      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12|cin
    Info (332115):     87.646      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12|cout
    Info (332115):     87.646      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14|cin
    Info (332115):     87.726      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14|cout
    Info (332115):     87.726      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16|cin
    Info (332115):     87.806      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16|cout
    Info (332115):     87.806      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18|cin
    Info (332115):     87.886      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18|cout
    Info (332115):     87.886      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20|cin
    Info (332115):     87.966      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20|cout
    Info (332115):     87.966      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22|cin
    Info (332115):     88.127      0.161 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22|cout
    Info (332115):     88.127      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24|cin
    Info (332115):     88.207      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24|cout
    Info (332115):     88.207      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26|cin
    Info (332115):     88.287      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26|cout
    Info (332115):     88.287      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28|cin
    Info (332115):     88.367      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28|cout
    Info (332115):     88.367      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30|cin
    Info (332115):     88.447      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30|cout
    Info (332115):     88.447      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32|cin
    Info (332115):     88.527      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32|cout
    Info (332115):     88.527      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34|cin
    Info (332115):     88.607      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34|cout
    Info (332115):     88.607      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36|cin
    Info (332115):     88.687      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36|cout
    Info (332115):     88.687      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38|cin
    Info (332115):     88.861      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38|cout
    Info (332115):     88.861      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40|cin
    Info (332115):     88.941      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40|cout
    Info (332115):     88.941      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42|cin
    Info (332115):     89.021      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42|cout
    Info (332115):     89.021      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44|cin
    Info (332115):     89.101      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44|cout
    Info (332115):     89.101      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46|cin
    Info (332115):     89.181      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46|cout
    Info (332115):     89.181      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48|cin
    Info (332115):     89.639      0.458 RR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48|combout
    Info (332115):     91.094      1.455 RR    IC  Div0|auto_generated|divider|divider|StageOut[737]~298|datad
    Info (332115):     91.272      0.178 RR  CELL  Div0|auto_generated|divider|divider|StageOut[737]~298|combout
    Info (332115):     92.448      1.176 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4|datab
    Info (332115):     92.943      0.495 RR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4|cout
    Info (332115):     92.943      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6|cin
    Info (332115):     93.023      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6|cout
    Info (332115):     93.023      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8|cin
    Info (332115):     93.197      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8|cout
    Info (332115):     93.197      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10|cin
    Info (332115):     93.277      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10|cout
    Info (332115):     93.277      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12|cin
    Info (332115):     93.357      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12|cout
    Info (332115):     93.357      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14|cin
    Info (332115):     93.437      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14|cout
    Info (332115):     93.437      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16|cin
    Info (332115):     93.517      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16|cout
    Info (332115):     93.517      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18|cin
    Info (332115):     93.597      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18|cout
    Info (332115):     93.597      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20|cin
    Info (332115):     93.677      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20|cout
    Info (332115):     93.677      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22|cin
    Info (332115):     93.757      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22|cout
    Info (332115):     93.757      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24|cin
    Info (332115):     93.918      0.161 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24|cout
    Info (332115):     93.918      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26|cin
    Info (332115):     93.998      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26|cout
    Info (332115):     93.998      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28|cin
    Info (332115):     94.078      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28|cout
    Info (332115):     94.078      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30|cin
    Info (332115):     94.158      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30|cout
    Info (332115):     94.158      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32|cin
    Info (332115):     94.238      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32|cout
    Info (332115):     94.238      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34|cin
    Info (332115):     94.318      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34|cout
    Info (332115):     94.318      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36|cin
    Info (332115):     94.398      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36|cout
    Info (332115):     94.398      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38|cin
    Info (332115):     94.478      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38|cout
    Info (332115):     94.478      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40|cin
    Info (332115):     94.652      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40|cout
    Info (332115):     94.652      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42|cin
    Info (332115):     94.732      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42|cout
    Info (332115):     94.732      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44|cin
    Info (332115):     94.812      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44|cout
    Info (332115):     94.812      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46|cin
    Info (332115):     94.892      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46|cout
    Info (332115):     94.892      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48|cin
    Info (332115):     94.972      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48|cout
    Info (332115):     94.972      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50|cin
    Info (332115):     95.430      0.458 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50|combout
    Info (332115):     96.446      1.016 FF    IC  Div0|auto_generated|divider|divider|StageOut[768]~324|datac
    Info (332115):     96.768      0.322 FF  CELL  Div0|auto_generated|divider|divider|StageOut[768]~324|combout
    Info (332115):     97.675      0.907 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2|datab
    Info (332115):     98.170      0.495 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2|cout
    Info (332115):     98.170      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4|cin
    Info (332115):     98.250      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4|cout
    Info (332115):     98.250      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6|cin
    Info (332115):     98.330      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6|cout
    Info (332115):     98.330      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8|cin
    Info (332115):     98.504      0.174 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8|cout
    Info (332115):     98.504      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10|cin
    Info (332115):     98.584      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10|cout
    Info (332115):     98.584      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12|cin
    Info (332115):     98.664      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12|cout
    Info (332115):     98.664      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14|cin
    Info (332115):     98.744      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14|cout
    Info (332115):     98.744      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16|cin
    Info (332115):     98.824      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16|cout
    Info (332115):     98.824      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18|cin
    Info (332115):     98.904      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18|cout
    Info (332115):     98.904      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20|cin
    Info (332115):     98.984      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20|cout
    Info (332115):     98.984      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22|cin
    Info (332115):     99.064      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22|cout
    Info (332115):     99.064      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24|cin
    Info (332115):     99.225      0.161 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24|cout
    Info (332115):     99.225      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26|cin
    Info (332115):     99.305      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26|cout
    Info (332115):     99.305      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28|cin
    Info (332115):     99.385      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28|cout
    Info (332115):     99.385      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30|cin
    Info (332115):     99.465      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30|cout
    Info (332115):     99.465      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32|cin
    Info (332115):     99.545      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32|cout
    Info (332115):     99.545      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34|cin
    Info (332115):     99.625      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34|cout
    Info (332115):     99.625      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36|cin
    Info (332115):     99.705      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36|cout
    Info (332115):     99.705      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38|cin
    Info (332115):     99.785      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38|cout
    Info (332115):     99.785      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40|cin
    Info (332115):     99.959      0.174 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40|cout
    Info (332115):     99.959      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42|cin
    Info (332115):    100.039      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42|cout
    Info (332115):    100.039      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44|cin
    Info (332115):    100.119      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44|cout
    Info (332115):    100.119      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46|cin
    Info (332115):    100.199      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46|cout
    Info (332115):    100.199      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48|cin
    Info (332115):    100.279      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48|cout
    Info (332115):    100.279      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50|cin
    Info (332115):    100.359      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50|cout
    Info (332115):    100.359      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52|cin
    Info (332115):    100.817      0.458 RR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52|combout
    Info (332115):    102.081      1.264 RR    IC  Div0|auto_generated|divider|divider|StageOut[800]~350|datad
    Info (332115):    102.259      0.178 RR  CELL  Div0|auto_generated|divider|divider|StageOut[800]~350|combout
    Info (332115):    103.430      1.171 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2|datab
    Info (332115):    103.925      0.495 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2|cout
    Info (332115):    103.925      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4|cin
    Info (332115):    104.005      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4|cout
    Info (332115):    104.005      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6|cin
    Info (332115):    104.085      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6|cout
    Info (332115):    104.085      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8|cin
    Info (332115):    104.165      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8|cout
    Info (332115):    104.165      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10|cin
    Info (332115):    104.339      0.174 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10|cout
    Info (332115):    104.339      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12|cin
    Info (332115):    104.419      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12|cout
    Info (332115):    104.419      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14|cin
    Info (332115):    104.499      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14|cout
    Info (332115):    104.499      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16|cin
    Info (332115):    104.579      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16|cout
    Info (332115):    104.579      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18|cin
    Info (332115):    104.659      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18|cout
    Info (332115):    104.659      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20|cin
    Info (332115):    104.739      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20|cout
    Info (332115):    104.739      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22|cin
    Info (332115):    104.819      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22|cout
    Info (332115):    104.819      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24|cin
    Info (332115):    104.899      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24|cout
    Info (332115):    104.899      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26|cin
    Info (332115):    105.060      0.161 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26|cout
    Info (332115):    105.060      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28|cin
    Info (332115):    105.140      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28|cout
    Info (332115):    105.140      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30|cin
    Info (332115):    105.220      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30|cout
    Info (332115):    105.220      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32|cin
    Info (332115):    105.300      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32|cout
    Info (332115):    105.300      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34|cin
    Info (332115):    105.380      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34|cout
    Info (332115):    105.380      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36|cin
    Info (332115):    105.460      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36|cout
    Info (332115):    105.460      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38|cin
    Info (332115):    105.540      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38|cout
    Info (332115):    105.540      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40|cin
    Info (332115):    105.620      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40|cout
    Info (332115):    105.620      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42|cin
    Info (332115):    105.794      0.174 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42|cout
    Info (332115):    105.794      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44|cin
    Info (332115):    105.874      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44|cout
    Info (332115):    105.874      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46|cin
    Info (332115):    105.954      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46|cout
    Info (332115):    105.954      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48|cin
    Info (332115):    106.034      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48|cout
    Info (332115):    106.034      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50|cin
    Info (332115):    106.114      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50|cout
    Info (332115):    106.114      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52|cin
    Info (332115):    106.194      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52|cout
    Info (332115):    106.194      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54|cin
    Info (332115):    106.652      0.458 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54|combout
    Info (332115):    107.835      1.183 FF    IC  Div0|auto_generated|divider|divider|StageOut[836]~373|datad
    Info (332115):    108.013      0.178 FF  CELL  Div0|auto_generated|divider|divider|StageOut[836]~373|combout
    Info (332115):    109.187      1.174 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10|datab
    Info (332115):    109.783      0.596 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10|cout
    Info (332115):    109.783      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12|cin
    Info (332115):    109.863      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12|cout
    Info (332115):    109.863      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14|cin
    Info (332115):    109.943      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14|cout
    Info (332115):    109.943      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16|cin
    Info (332115):    110.023      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16|cout
    Info (332115):    110.023      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18|cin
    Info (332115):    110.103      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18|cout
    Info (332115):    110.103      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20|cin
    Info (332115):    110.183      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20|cout
    Info (332115):    110.183      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22|cin
    Info (332115):    110.263      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22|cout
    Info (332115):    110.263      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24|cin
    Info (332115):    110.343      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24|cout
    Info (332115):    110.343      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26|cin
    Info (332115):    110.504      0.161 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26|cout
    Info (332115):    110.504      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28|cin
    Info (332115):    110.584      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28|cout
    Info (332115):    110.584      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30|cin
    Info (332115):    110.664      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30|cout
    Info (332115):    110.664      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32|cin
    Info (332115):    110.744      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32|cout
    Info (332115):    110.744      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34|cin
    Info (332115):    110.824      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34|cout
    Info (332115):    110.824      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36|cin
    Info (332115):    110.904      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36|cout
    Info (332115):    110.904      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38|cin
    Info (332115):    110.984      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38|cout
    Info (332115):    110.984      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40|cin
    Info (332115):    111.064      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40|cout
    Info (332115):    111.064      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42|cin
    Info (332115):    111.238      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42|cout
    Info (332115):    111.238      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44|cin
    Info (332115):    111.318      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44|cout
    Info (332115):    111.318      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46|cin
    Info (332115):    111.398      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46|cout
    Info (332115):    111.398      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48|cin
    Info (332115):    111.478      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48|cout
    Info (332115):    111.478      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50|cin
    Info (332115):    111.558      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50|cout
    Info (332115):    111.558      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52|cin
    Info (332115):    111.638      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52|cout
    Info (332115):    111.638      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54|cin
    Info (332115):    111.718      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54|cout
    Info (332115):    111.718      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56|cin
    Info (332115):    112.176      0.458 RR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56|combout
    Info (332115):    113.419      1.243 RR    IC  Div0|auto_generated|divider|divider|StageOut[869]~400|datad
    Info (332115):    113.597      0.178 RR  CELL  Div0|auto_generated|divider|divider|StageOut[869]~400|combout
    Info (332115):    114.489      0.892 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12|datab
    Info (332115):    115.085      0.596 RR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12|cout
    Info (332115):    115.085      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14|cin
    Info (332115):    115.165      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14|cout
    Info (332115):    115.165      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16|cin
    Info (332115):    115.245      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16|cout
    Info (332115):    115.245      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18|cin
    Info (332115):    115.325      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18|cout
    Info (332115):    115.325      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20|cin
    Info (332115):    115.405      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20|cout
    Info (332115):    115.405      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22|cin
    Info (332115):    115.485      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22|cout
    Info (332115):    115.485      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24|cin
    Info (332115):    115.565      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24|cout
    Info (332115):    115.565      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26|cin
    Info (332115):    115.645      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26|cout
    Info (332115):    115.645      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28|cin
    Info (332115):    115.806      0.161 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28|cout
    Info (332115):    115.806      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30|cin
    Info (332115):    115.886      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30|cout
    Info (332115):    115.886      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32|cin
    Info (332115):    115.966      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32|cout
    Info (332115):    115.966      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34|cin
    Info (332115):    116.046      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34|cout
    Info (332115):    116.046      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36|cin
    Info (332115):    116.126      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36|cout
    Info (332115):    116.126      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38|cin
    Info (332115):    116.206      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38|cout
    Info (332115):    116.206      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40|cin
    Info (332115):    116.286      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40|cout
    Info (332115):    116.286      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42|cin
    Info (332115):    116.366      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42|cout
    Info (332115):    116.366      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44|cin
    Info (332115):    116.540      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44|cout
    Info (332115):    116.540      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46|cin
    Info (332115):    116.620      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46|cout
    Info (332115):    116.620      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48|cin
    Info (332115):    116.700      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48|cout
    Info (332115):    116.700      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50|cin
    Info (332115):    116.780      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50|cout
    Info (332115):    116.780      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52|cin
    Info (332115):    116.860      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52|cout
    Info (332115):    116.860      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54|cin
    Info (332115):    116.940      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54|cout
    Info (332115):    116.940      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56|cin
    Info (332115):    117.020      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56|cout
    Info (332115):    117.020      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58|cin
    Info (332115):    117.478      0.458 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58|combout
    Info (332115):    118.692      1.214 FF    IC  Div0|auto_generated|divider|divider|StageOut[897]~433|datad
    Info (332115):    118.870      0.178 FF  CELL  Div0|auto_generated|divider|divider|StageOut[897]~433|combout
    Info (332115):    119.765      0.895 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4|datab
    Info (332115):    120.260      0.495 FF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4|cout
    Info (332115):    120.260      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6|cin
    Info (332115):    120.340      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6|cout
    Info (332115):    120.340      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8|cin
    Info (332115):    120.420      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8|cout
    Info (332115):    120.420      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10|cin
    Info (332115):    120.500      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10|cout
    Info (332115):    120.500      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12|cin
    Info (332115):    120.674      0.174 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12|cout
    Info (332115):    120.674      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14|cin
    Info (332115):    120.754      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14|cout
    Info (332115):    120.754      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16|cin
    Info (332115):    120.834      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16|cout
    Info (332115):    120.834      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18|cin
    Info (332115):    120.914      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18|cout
    Info (332115):    120.914      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20|cin
    Info (332115):    120.994      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20|cout
    Info (332115):    120.994      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22|cin
    Info (332115):    121.074      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22|cout
    Info (332115):    121.074      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24|cin
    Info (332115):    121.154      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24|cout
    Info (332115):    121.154      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26|cin
    Info (332115):    121.234      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26|cout
    Info (332115):    121.234      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28|cin
    Info (332115):    121.395      0.161 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28|cout
    Info (332115):    121.395      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30|cin
    Info (332115):    121.475      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30|cout
    Info (332115):    121.475      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32|cin
    Info (332115):    121.555      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32|cout
    Info (332115):    121.555      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34|cin
    Info (332115):    121.635      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34|cout
    Info (332115):    121.635      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36|cin
    Info (332115):    121.715      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36|cout
    Info (332115):    121.715      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38|cin
    Info (332115):    121.795      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38|cout
    Info (332115):    121.795      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40|cin
    Info (332115):    121.875      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40|cout
    Info (332115):    121.875      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42|cin
    Info (332115):    121.955      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42|cout
    Info (332115):    121.955      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44|cin
    Info (332115):    122.129      0.174 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44|cout
    Info (332115):    122.129      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46|cin
    Info (332115):    122.209      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46|cout
    Info (332115):    122.209      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48|cin
    Info (332115):    122.289      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48|cout
    Info (332115):    122.289      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50|cin
    Info (332115):    122.369      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50|cout
    Info (332115):    122.369      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52|cin
    Info (332115):    122.449      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52|cout
    Info (332115):    122.449      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54|cin
    Info (332115):    122.529      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54|cout
    Info (332115):    122.529      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56|cin
    Info (332115):    122.609      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56|cout
    Info (332115):    122.609      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58|cin
    Info (332115):    122.689      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58|cout
    Info (332115):    122.689      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60|cin
    Info (332115):    123.147      0.458 RR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60|combout
    Info (332115):    124.707      1.560 RR    IC  Div0|auto_generated|divider|divider|StageOut[939]~453|datad
    Info (332115):    124.885      0.178 RR  CELL  Div0|auto_generated|divider|divider|StageOut[939]~453|combout
    Info (332115):    124.885      0.000 RR    IC  ALUout[0]_OTERM11_OTERM115_OTERM263_NEW_REG398|datain
    Info (332115):    124.981      0.096 RR  CELL  ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.854      2.854  R        clock network delay
    Info (332115):     22.892      0.038     uTsu  ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399
    Info (332115): 
    Info (332115): Data Arrival Time  :   124.981
    Info (332115): Data Required Time :    22.892
    Info (332115): Slack              :  -102.089 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.445
    Info (332115): -to_clock [get_clocks {Clock50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.445 
    Info (332115): ===================================================================
    Info (332115): From Node    : A[5]
    Info (332115): To Node      : A[5]
    Info (332115): Launch Clock : Clock50
    Info (332115): Latch Clock  : Clock50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.855      2.855  R        clock network delay
    Info (332115):      3.132      0.277     uTco  A[5]
    Info (332115):      3.132      0.000 RR  CELL  A[5]|regout
    Info (332115):      3.132      0.000 RR    IC  A[5]_NEW108|datac
    Info (332115):      3.490      0.358 RR  CELL  A[5]_NEW108|combout
    Info (332115):      3.490      0.000 RR    IC  A[5]|datain
    Info (332115):      3.586      0.096 RR  CELL  A[5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.855      2.855  R        clock network delay
    Info (332115):      3.141      0.286      uTh  A[5]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.586
    Info (332115): Data Required Time :     3.141
    Info (332115): Slack              :     0.445 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.972
    Info (332115): -to_clock [get_clocks {Clock50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.972 
    Info (332115): ===================================================================
    Info (332115): From Node    : resetReg
    Info (332115): To Node      : PC[1]
    Info (332115): Launch Clock : Clock50
    Info (332115): Latch Clock  : Clock50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.850      2.850  R        clock network delay
    Info (332115):      3.127      0.277     uTco  resetReg
    Info (332115):      3.127      0.000 RR  CELL  resetReg|regout
    Info (332115):      4.072      0.945 RR    IC  PC[1]|aclr
    Info (332115):      4.920      0.848 RR  CELL  PC[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.854      2.854  R        clock network delay
    Info (332115):     22.892      0.038     uTsu  PC[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.920
    Info (332115): Data Required Time :    22.892
    Info (332115): Slack              :    17.972 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.179
    Info (332115): -to_clock [get_clocks {Clock50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.179 
    Info (332115): ===================================================================
    Info (332115): From Node    : resetReg
    Info (332115): To Node      : PC[25]
    Info (332115): Launch Clock : Clock50
    Info (332115): Latch Clock  : Clock50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.850      2.850  R        clock network delay
    Info (332115):      3.127      0.277     uTco  resetReg
    Info (332115):      3.127      0.000 RR  CELL  resetReg|regout
    Info (332115):      3.467      0.340 RR    IC  PC[25]|aclr
    Info (332115):      4.315      0.848 RR  CELL  PC[25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.850      2.850  R        clock network delay
    Info (332115):      3.136      0.286      uTh  PC[25]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.315
    Info (332115): Data Required Time :     3.136
    Info (332115): Slack              :     1.179 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 7.436
    Info (332113): Targets: [get_clocks {Clock50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 7.436 
    Info (332113): ===================================================================
    Info (332113): Node             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : Clock50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      1.026      1.026 RR  CELL  CLOCK_50|combout
    Info (332113):      1.264      0.238 RR    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):      1.264      0.000 RR  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):      2.192      0.928 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0|clk0
    Info (332113):      2.939      0.747 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     11.026      1.026 FF  CELL  CLOCK_50|combout
    Info (332113):     11.264      0.238 FF    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):     11.264      0.000 FF  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):     12.192      0.928 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0|clk0
    Info (332113):     12.939      0.747 FF  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.564
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     7.436
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.531
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 97.531 
    Info (332113): ===================================================================
    Info (332113): Node             : altera_reserved_tck
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.469
    Info (332113): Actual Width     :   100.000
    Info (332113): Slack            :    97.531
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -27.338
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -27.338     -1004.562 Clock50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 Clock50 
Info (332146): Worst-case recovery slack is 19.068
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    19.068         0.000 Clock50 
Info (332146): Worst-case removal slack is 0.585
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.585         0.000 Clock50 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 Clock50 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -27.338
    Info (332115): -to_clock [get_clocks {Clock50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -27.338 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : B[10]~_Duplicate_2
    Info (332115): To Node      : ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399
    Info (332115): Launch Clock : Clock50
    Info (332115): Latch Clock  : Clock50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.798      1.798  R        clock network delay
    Info (332115):      1.939      0.141     uTco  B[10]~_Duplicate_2
    Info (332115):      1.939      0.000 RR  CELL  B[10]~_Duplicate_2|regout
    Info (332115):      2.337      0.398 RR    IC  ShiftLeft0~5|dataa
    Info (332115):      2.517      0.180 RF  CELL  ShiftLeft0~5|combout
    Info (332115):      2.629      0.112 FF    IC  ShiftLeft0~7|datad
    Info (332115):      2.688      0.059 FF  CELL  ShiftLeft0~7|combout
    Info (332115):      2.883      0.195 FF    IC  Div0|auto_generated|divider|divider|selnose[0]|datad
    Info (332115):      2.962      0.079 FR  CELL  Div0|auto_generated|divider|divider|selnose[0]|combout
    Info (332115):      3.079      0.117 RR    IC  Div0|auto_generated|divider|divider|selnose[33]~13|datad
    Info (332115):      3.138      0.059 RR  CELL  Div0|auto_generated|divider|divider|selnose[33]~13|combout
    Info (332115):      3.327      0.189 RR    IC  Div0|auto_generated|divider|divider|StageOut[32]~2|datad
    Info (332115):      3.386      0.059 RR  CELL  Div0|auto_generated|divider|divider|StageOut[32]~2|combout
    Info (332115):      3.593      0.207 RR    IC  Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2|dataa
    Info (332115):      3.743      0.150 RF  CELL  Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2|cout
    Info (332115):      3.743      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4|cin
    Info (332115):      3.913      0.170 FF  CELL  Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4|combout
    Info (332115):      4.027      0.114 FF    IC  Div0|auto_generated|divider|divider|StageOut[66]~3|datab
    Info (332115):      4.205      0.178 FF  CELL  Div0|auto_generated|divider|divider|StageOut[66]~3|combout
    Info (332115):      4.326      0.121 FF    IC  Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6|dataa
    Info (332115):      4.476      0.150 FR  CELL  Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6|cout
    Info (332115):      4.476      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8|cin
    Info (332115):      4.646      0.170 RR  CELL  Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8|combout
    Info (332115):      4.845      0.199 RR    IC  Div0|auto_generated|divider|divider|StageOut[96]~9|datad
    Info (332115):      4.904      0.059 RR  CELL  Div0|auto_generated|divider|divider|StageOut[96]~9|combout
    Info (332115):      5.022      0.118 RR    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2|dataa
    Info (332115):      5.172      0.150 RF  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2|cout
    Info (332115):      5.172      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4|cin
    Info (332115):      5.207      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4|cout
    Info (332115):      5.207      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6|cin
    Info (332115):      5.242      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6|cout
    Info (332115):      5.242      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8|cin
    Info (332115):      5.277      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8|cout
    Info (332115):      5.277      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10|cin
    Info (332115):      5.447      0.170 RF  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10|combout
    Info (332115):      5.657      0.210 FF    IC  Div0|auto_generated|divider|divider|StageOut[128]~14|datad
    Info (332115):      5.716      0.059 FF  CELL  Div0|auto_generated|divider|divider|StageOut[128]~14|combout
    Info (332115):      5.825      0.109 FF    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2|datab
    Info (332115):      6.023      0.198 FR  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2|cout
    Info (332115):      6.023      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4|cin
    Info (332115):      6.058      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4|cout
    Info (332115):      6.058      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6|cin
    Info (332115):      6.093      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6|cout
    Info (332115):      6.093      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8|cin
    Info (332115):      6.128      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8|cout
    Info (332115):      6.128      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10|cin
    Info (332115):      6.163      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10|cout
    Info (332115):      6.163      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12|cin
    Info (332115):      6.333      0.170 RR  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12|combout
    Info (332115):      6.541      0.208 RR    IC  Div0|auto_generated|divider|divider|StageOut[160]~20|datad
    Info (332115):      6.600      0.059 RR  CELL  Div0|auto_generated|divider|divider|StageOut[160]~20|combout
    Info (332115):      6.719      0.119 RR    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2|dataa
    Info (332115):      6.869      0.150 RF  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2|cout
    Info (332115):      6.869      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4|cin
    Info (332115):      6.904      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4|cout
    Info (332115):      6.904      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6|cin
    Info (332115):      6.998      0.094 RF  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6|cout
    Info (332115):      6.998      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8|cin
    Info (332115):      7.033      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8|cout
    Info (332115):      7.033      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10|cin
    Info (332115):      7.068      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10|cout
    Info (332115):      7.068      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12|cin
    Info (332115):      7.103      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12|cout
    Info (332115):      7.103      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14|cin
    Info (332115):      7.273      0.170 RF  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14|combout
    Info (332115):      7.484      0.211 FF    IC  Div0|auto_generated|divider|divider|StageOut[192]~27|datad
    Info (332115):      7.543      0.059 FF  CELL  Div0|auto_generated|divider|divider|StageOut[192]~27|combout
    Info (332115):      7.657      0.114 FF    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2|dataa
    Info (332115):      7.861      0.204 FR  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2|cout
    Info (332115):      7.861      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4|cin
    Info (332115):      7.896      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4|cout
    Info (332115):      7.896      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6|cin
    Info (332115):      7.931      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6|cout
    Info (332115):      7.931      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8|cin
    Info (332115):      7.966      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8|cout
    Info (332115):      7.966      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10|cin
    Info (332115):      8.001      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10|cout
    Info (332115):      8.001      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12|cin
    Info (332115):      8.036      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12|cout
    Info (332115):      8.036      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14|cin
    Info (332115):      8.071      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14|cout
    Info (332115):      8.071      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16|cin
    Info (332115):      8.241      0.170 RR  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16|combout
    Info (332115):      8.611      0.370 RR    IC  Div0|auto_generated|divider|divider|StageOut[226]~33|datac
    Info (332115):      8.718      0.107 RR  CELL  Div0|auto_generated|divider|divider|StageOut[226]~33|combout
    Info (332115):      9.043      0.325 RR    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6|datab
    Info (332115):      9.186      0.143 RF  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6|cout
    Info (332115):      9.186      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8|cin
    Info (332115):      9.221      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8|cout
    Info (332115):      9.221      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10|cin
    Info (332115):      9.315      0.094 RF  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10|cout
    Info (332115):      9.315      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12|cin
    Info (332115):      9.350      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12|cout
    Info (332115):      9.350      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14|cin
    Info (332115):      9.385      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14|cout
    Info (332115):      9.385      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16|cin
    Info (332115):      9.420      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16|cout
    Info (332115):      9.420      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18|cin
    Info (332115):      9.590      0.170 RF  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18|combout
    Info (332115):      9.931      0.341 FF    IC  Div0|auto_generated|divider|divider|StageOut[256]~44|datac
    Info (332115):     10.038      0.107 FF  CELL  Div0|auto_generated|divider|divider|StageOut[256]~44|combout
    Info (332115):     10.240      0.202 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2|dataa
    Info (332115):     10.390      0.150 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2|cout
    Info (332115):     10.390      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4|cin
    Info (332115):     10.425      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4|cout
    Info (332115):     10.425      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6|cin
    Info (332115):     10.460      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6|cout
    Info (332115):     10.460      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8|cin
    Info (332115):     10.495      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8|cout
    Info (332115):     10.495      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10|cin
    Info (332115):     10.530      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10|cout
    Info (332115):     10.530      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12|cin
    Info (332115):     10.565      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12|cout
    Info (332115):     10.565      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14|cin
    Info (332115):     10.659      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14|cout
    Info (332115):     10.659      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16|cin
    Info (332115):     10.694      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16|cout
    Info (332115):     10.694      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18|cin
    Info (332115):     10.729      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18|cout
    Info (332115):     10.729      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20|cin
    Info (332115):     10.899      0.170 RR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20|combout
    Info (332115):     11.204      0.305 RR    IC  Div0|auto_generated|divider|divider|StageOut[290]~52|datad
    Info (332115):     11.263      0.059 RR  CELL  Div0|auto_generated|divider|divider|StageOut[290]~52|combout
    Info (332115):     11.559      0.296 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6|datab
    Info (332115):     11.702      0.143 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6|cout
    Info (332115):     11.702      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8|cin
    Info (332115):     11.737      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8|cout
    Info (332115):     11.737      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10|cin
    Info (332115):     11.772      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10|cout
    Info (332115):     11.772      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12|cin
    Info (332115):     11.866      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12|cout
    Info (332115):     11.866      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14|cin
    Info (332115):     11.901      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14|cout
    Info (332115):     11.901      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16|cin
    Info (332115):     11.936      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16|cout
    Info (332115):     11.936      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18|cin
    Info (332115):     11.971      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18|cout
    Info (332115):     11.971      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20|cin
    Info (332115):     12.006      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20|cout
    Info (332115):     12.006      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22|cin
    Info (332115):     12.176      0.170 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22|combout
    Info (332115):     12.514      0.338 FF    IC  Div0|auto_generated|divider|divider|StageOut[321]~64|datad
    Info (332115):     12.573      0.059 FF  CELL  Div0|auto_generated|divider|divider|StageOut[321]~64|combout
    Info (332115):     12.902      0.329 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4|datab
    Info (332115):     13.045      0.143 FF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4|cout
    Info (332115):     13.045      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6|cin
    Info (332115):     13.080      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6|cout
    Info (332115):     13.080      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8|cin
    Info (332115):     13.174      0.094 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8|cout
    Info (332115):     13.174      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10|cin
    Info (332115):     13.209      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10|cout
    Info (332115):     13.209      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12|cin
    Info (332115):     13.244      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12|cout
    Info (332115):     13.244      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14|cin
    Info (332115):     13.279      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14|cout
    Info (332115):     13.279      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16|cin
    Info (332115):     13.314      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16|cout
    Info (332115):     13.314      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18|cin
    Info (332115):     13.349      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18|cout
    Info (332115):     13.349      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20|cin
    Info (332115):     13.384      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20|cout
    Info (332115):     13.384      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22|cin
    Info (332115):     13.419      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22|cout
    Info (332115):     13.419      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24|cin
    Info (332115):     13.589      0.170 RR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24|combout
    Info (332115):     13.947      0.358 RR    IC  Div0|auto_generated|divider|divider|StageOut[352]~77|datac
    Info (332115):     14.054      0.107 RR  CELL  Div0|auto_generated|divider|divider|StageOut[352]~77|combout
    Info (332115):     14.357      0.303 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2|dataa
    Info (332115):     14.507      0.150 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2|cout
    Info (332115):     14.507      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4|cin
    Info (332115):     14.542      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4|cout
    Info (332115):     14.542      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6|cin
    Info (332115):     14.577      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6|cout
    Info (332115):     14.577      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8|cin
    Info (332115):     14.612      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8|cout
    Info (332115):     14.612      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10|cin
    Info (332115):     14.647      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10|cout
    Info (332115):     14.647      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12|cin
    Info (332115):     14.682      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12|cout
    Info (332115):     14.682      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14|cin
    Info (332115):     14.776      0.094 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14|cout
    Info (332115):     14.776      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16|cin
    Info (332115):     14.811      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16|cout
    Info (332115):     14.811      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18|cin
    Info (332115):     14.846      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18|cout
    Info (332115):     14.846      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20|cin
    Info (332115):     14.881      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20|cout
    Info (332115):     14.881      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22|cin
    Info (332115):     14.916      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22|cout
    Info (332115):     14.916      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24|cin
    Info (332115):     14.951      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24|cout
    Info (332115):     14.951      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26|cin
    Info (332115):     15.121      0.170 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26|combout
    Info (332115):     15.567      0.446 FF    IC  Div0|auto_generated|divider|divider|StageOut[386]~88|datad
    Info (332115):     15.626      0.059 FF  CELL  Div0|auto_generated|divider|divider|StageOut[386]~88|combout
    Info (332115):     15.951      0.325 FF    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6|datab
    Info (332115):     16.094      0.143 FR  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6|cout
    Info (332115):     16.094      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8|cin
    Info (332115):     16.129      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8|cout
    Info (332115):     16.129      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10|cin
    Info (332115):     16.164      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10|cout
    Info (332115):     16.164      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12|cin
    Info (332115):     16.199      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12|cout
    Info (332115):     16.199      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14|cin
    Info (332115):     16.293      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14|cout
    Info (332115):     16.293      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16|cin
    Info (332115):     16.328      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16|cout
    Info (332115):     16.328      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18|cin
    Info (332115):     16.363      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18|cout
    Info (332115):     16.363      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20|cin
    Info (332115):     16.398      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20|cout
    Info (332115):     16.398      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22|cin
    Info (332115):     16.433      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22|cout
    Info (332115):     16.433      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24|cin
    Info (332115):     16.468      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24|cout
    Info (332115):     16.468      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26|cin
    Info (332115):     16.503      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26|cout
    Info (332115):     16.503      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28|cin
    Info (332115):     16.673      0.170 RR  CELL  Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28|combout
    Info (332115):     17.031      0.358 RR    IC  Div0|auto_generated|divider|divider|StageOut[417]~103|datad
    Info (332115):     17.090      0.059 RR  CELL  Div0|auto_generated|divider|divider|StageOut[417]~103|combout
    Info (332115):     17.405      0.315 RR    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4|datab
    Info (332115):     17.548      0.143 RR  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4|cout
    Info (332115):     17.548      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6|cin
    Info (332115):     17.583      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6|cout
    Info (332115):     17.583      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8|cin
    Info (332115):     17.618      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8|cout
    Info (332115):     17.618      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10|cin
    Info (332115):     17.653      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10|cout
    Info (332115):     17.653      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12|cin
    Info (332115):     17.688      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12|cout
    Info (332115):     17.688      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14|cin
    Info (332115):     17.782      0.094 RF  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14|cout
    Info (332115):     17.782      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16|cin
    Info (332115):     17.817      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16|cout
    Info (332115):     17.817      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18|cin
    Info (332115):     17.852      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18|cout
    Info (332115):     17.852      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20|cin
    Info (332115):     17.887      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20|cout
    Info (332115):     17.887      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22|cin
    Info (332115):     17.922      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22|cout
    Info (332115):     17.922      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24|cin
    Info (332115):     17.957      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24|cout
    Info (332115):     17.957      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26|cin
    Info (332115):     17.992      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26|cout
    Info (332115):     17.992      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28|cin
    Info (332115):     18.027      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28|cout
    Info (332115):     18.027      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30|cin
    Info (332115):     18.197      0.170 RF  CELL  Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30|combout
    Info (332115):     18.648      0.451 FF    IC  Div0|auto_generated|divider|divider|StageOut[457]~110|datad
    Info (332115):     18.707      0.059 FF  CELL  Div0|auto_generated|divider|divider|StageOut[457]~110|combout
    Info (332115):     19.130      0.423 FF    IC  Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20|datab
    Info (332115):     19.273      0.143 FF  CELL  Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20|cout
    Info (332115):     19.273      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22|cin
    Info (332115):     19.308      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22|cout
    Info (332115):     19.308      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24|cin
    Info (332115):     19.343      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24|cout
    Info (332115):     19.343      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26|cin
    Info (332115):     19.378      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26|cout
    Info (332115):     19.378      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28|cin
    Info (332115):     19.413      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28|cout
    Info (332115):     19.413      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30|cin
    Info (332115):     19.507      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30|cout
    Info (332115):     19.507      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32|cin
    Info (332115):     19.677      0.170 RR  CELL  Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32|combout
    Info (332115):     20.023      0.346 RR    IC  Div0|auto_generated|divider|divider|StageOut[481]~134|datac
    Info (332115):     20.130      0.107 RR  CELL  Div0|auto_generated|divider|divider|StageOut[481]~134|combout
    Info (332115):     20.415      0.285 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4|datab
    Info (332115):     20.558      0.143 RR  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4|cout
    Info (332115):     20.558      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6|cin
    Info (332115):     20.593      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6|cout
    Info (332115):     20.593      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8|cin
    Info (332115):     20.628      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8|cout
    Info (332115):     20.628      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10|cin
    Info (332115):     20.663      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10|cout
    Info (332115):     20.663      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12|cin
    Info (332115):     20.698      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12|cout
    Info (332115):     20.698      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14|cin
    Info (332115):     20.733      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14|cout
    Info (332115):     20.733      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16|cin
    Info (332115):     20.820      0.087 FR  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16|cout
    Info (332115):     20.820      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18|cin
    Info (332115):     20.855      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18|cout
    Info (332115):     20.855      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20|cin
    Info (332115):     20.890      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20|cout
    Info (332115):     20.890      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22|cin
    Info (332115):     20.925      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22|cout
    Info (332115):     20.925      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24|cin
    Info (332115):     20.960      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24|cout
    Info (332115):     20.960      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26|cin
    Info (332115):     20.995      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26|cout
    Info (332115):     20.995      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28|cin
    Info (332115):     21.030      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28|cout
    Info (332115):     21.030      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30|cin
    Info (332115):     21.065      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30|cout
    Info (332115):     21.065      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32|cin
    Info (332115):     21.159      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32|cout
    Info (332115):     21.159      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34|cin
    Info (332115):     21.329      0.170 RF  CELL  Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34|combout
    Info (332115):     21.772      0.443 FF    IC  Div0|auto_generated|divider|divider|StageOut[514]~150|datad
    Info (332115):     21.831      0.059 FF  CELL  Div0|auto_generated|divider|divider|StageOut[514]~150|combout
    Info (332115):     22.126      0.295 FF    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6|datab
    Info (332115):     22.269      0.143 FR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6|cout
    Info (332115):     22.269      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8|cin
    Info (332115):     22.304      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8|cout
    Info (332115):     22.304      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10|cin
    Info (332115):     22.339      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10|cout
    Info (332115):     22.339      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12|cin
    Info (332115):     22.374      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12|cout
    Info (332115):     22.374      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14|cin
    Info (332115):     22.409      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14|cout
    Info (332115):     22.409      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16|cin
    Info (332115):     22.496      0.087 RF  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16|cout
    Info (332115):     22.496      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18|cin
    Info (332115):     22.531      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18|cout
    Info (332115):     22.531      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20|cin
    Info (332115):     22.566      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20|cout
    Info (332115):     22.566      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22|cin
    Info (332115):     22.601      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22|cout
    Info (332115):     22.601      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24|cin
    Info (332115):     22.636      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24|cout
    Info (332115):     22.636      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26|cin
    Info (332115):     22.671      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26|cout
    Info (332115):     22.671      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28|cin
    Info (332115):     22.706      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28|cout
    Info (332115):     22.706      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30|cin
    Info (332115):     22.741      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30|cout
    Info (332115):     22.741      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32|cin
    Info (332115):     22.835      0.094 RF  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32|cout
    Info (332115):     22.835      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34|cin
    Info (332115):     22.870      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34|cout
    Info (332115):     22.870      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36|cin
    Info (332115):     23.040      0.170 RR  CELL  Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36|combout
    Info (332115):     23.488      0.448 RR    IC  Div0|auto_generated|divider|divider|StageOut[544]~170|datad
    Info (332115):     23.547      0.059 RR  CELL  Div0|auto_generated|divider|divider|StageOut[544]~170|combout
    Info (332115):     23.844      0.297 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2|datab
    Info (332115):     24.042      0.198 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2|cout
    Info (332115):     24.042      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4|cin
    Info (332115):     24.077      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4|cout
    Info (332115):     24.077      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6|cin
    Info (332115):     24.112      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6|cout
    Info (332115):     24.112      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8|cin
    Info (332115):     24.147      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8|cout
    Info (332115):     24.147      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10|cin
    Info (332115):     24.182      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10|cout
    Info (332115):     24.182      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12|cin
    Info (332115):     24.217      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12|cout
    Info (332115):     24.217      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14|cin
    Info (332115):     24.252      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14|cout
    Info (332115):     24.252      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16|cin
    Info (332115):     24.287      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16|cout
    Info (332115):     24.287      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18|cin
    Info (332115):     24.374      0.087 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18|cout
    Info (332115):     24.374      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20|cin
    Info (332115):     24.409      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20|cout
    Info (332115):     24.409      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22|cin
    Info (332115):     24.444      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22|cout
    Info (332115):     24.444      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24|cin
    Info (332115):     24.479      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24|cout
    Info (332115):     24.479      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26|cin
    Info (332115):     24.514      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26|cout
    Info (332115):     24.514      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28|cin
    Info (332115):     24.549      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28|cout
    Info (332115):     24.549      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30|cin
    Info (332115):     24.584      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30|cout
    Info (332115):     24.584      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32|cin
    Info (332115):     24.619      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32|cout
    Info (332115):     24.619      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34|cin
    Info (332115):     24.713      0.094 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34|cout
    Info (332115):     24.713      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36|cin
    Info (332115):     24.748      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36|cout
    Info (332115):     24.748      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38|cin
    Info (332115):     24.918      0.170 RF  CELL  Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38|combout
    Info (332115):     25.301      0.383 FF    IC  Div0|auto_generated|divider|divider|StageOut[578]~187|datac
    Info (332115):     25.408      0.107 FF  CELL  Div0|auto_generated|divider|divider|StageOut[578]~187|combout
    Info (332115):     25.821      0.413 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6|datab
    Info (332115):     25.964      0.143 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6|cout
    Info (332115):     25.964      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8|cin
    Info (332115):     25.999      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8|cout
    Info (332115):     25.999      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10|cin
    Info (332115):     26.034      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10|cout
    Info (332115):     26.034      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12|cin
    Info (332115):     26.069      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12|cout
    Info (332115):     26.069      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14|cin
    Info (332115):     26.104      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14|cout
    Info (332115):     26.104      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16|cin
    Info (332115):     26.139      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16|cout
    Info (332115):     26.139      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18|cin
    Info (332115):     26.226      0.087 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18|cout
    Info (332115):     26.226      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20|cin
    Info (332115):     26.261      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20|cout
    Info (332115):     26.261      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22|cin
    Info (332115):     26.296      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22|cout
    Info (332115):     26.296      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24|cin
    Info (332115):     26.331      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24|cout
    Info (332115):     26.331      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26|cin
    Info (332115):     26.366      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26|cout
    Info (332115):     26.366      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28|cin
    Info (332115):     26.401      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28|cout
    Info (332115):     26.401      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30|cin
    Info (332115):     26.436      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30|cout
    Info (332115):     26.436      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32|cin
    Info (332115):     26.471      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32|cout
    Info (332115):     26.471      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34|cin
    Info (332115):     26.565      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34|cout
    Info (332115):     26.565      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36|cin
    Info (332115):     26.600      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36|cout
    Info (332115):     26.600      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38|cin
    Info (332115):     26.635      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38|cout
    Info (332115):     26.635      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40|cin
    Info (332115):     26.805      0.170 RR  CELL  Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40|combout
    Info (332115):     27.291      0.486 RR    IC  Div0|auto_generated|divider|divider|StageOut[611]~206|datad
    Info (332115):     27.350      0.059 RR  CELL  Div0|auto_generated|divider|divider|StageOut[611]~206|combout
    Info (332115):     27.766      0.416 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8|datab
    Info (332115):     27.909      0.143 RR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8|cout
    Info (332115):     27.909      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10|cin
    Info (332115):     27.944      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10|cout
    Info (332115):     27.944      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12|cin
    Info (332115):     27.979      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12|cout
    Info (332115):     27.979      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14|cin
    Info (332115):     28.014      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14|cout
    Info (332115):     28.014      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16|cin
    Info (332115):     28.049      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16|cout
    Info (332115):     28.049      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18|cin
    Info (332115):     28.084      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18|cout
    Info (332115):     28.084      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20|cin
    Info (332115):     28.171      0.087 FR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20|cout
    Info (332115):     28.171      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22|cin
    Info (332115):     28.206      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22|cout
    Info (332115):     28.206      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24|cin
    Info (332115):     28.241      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24|cout
    Info (332115):     28.241      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26|cin
    Info (332115):     28.276      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26|cout
    Info (332115):     28.276      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28|cin
    Info (332115):     28.311      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28|cout
    Info (332115):     28.311      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30|cin
    Info (332115):     28.346      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30|cout
    Info (332115):     28.346      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32|cin
    Info (332115):     28.381      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32|cout
    Info (332115):     28.381      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34|cin
    Info (332115):     28.416      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34|cout
    Info (332115):     28.416      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36|cin
    Info (332115):     28.510      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36|cout
    Info (332115):     28.510      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38|cin
    Info (332115):     28.545      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38|cout
    Info (332115):     28.545      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40|cin
    Info (332115):     28.580      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40|cout
    Info (332115):     28.580      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42|cin
    Info (332115):     28.750      0.170 RF  CELL  Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42|combout
    Info (332115):     29.142      0.392 FF    IC  Div0|auto_generated|divider|divider|StageOut[641]~229|datac
    Info (332115):     29.249      0.107 FF  CELL  Div0|auto_generated|divider|divider|StageOut[641]~229|combout
    Info (332115):     29.588      0.339 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4|datab
    Info (332115):     29.786      0.198 FF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4|cout
    Info (332115):     29.786      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6|cin
    Info (332115):     29.821      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6|cout
    Info (332115):     29.821      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8|cin
    Info (332115):     29.856      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8|cout
    Info (332115):     29.856      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10|cin
    Info (332115):     29.891      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10|cout
    Info (332115):     29.891      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12|cin
    Info (332115):     29.926      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12|cout
    Info (332115):     29.926      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14|cin
    Info (332115):     29.961      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14|cout
    Info (332115):     29.961      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16|cin
    Info (332115):     29.996      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16|cout
    Info (332115):     29.996      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18|cin
    Info (332115):     30.031      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18|cout
    Info (332115):     30.031      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20|cin
    Info (332115):     30.118      0.087 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20|cout
    Info (332115):     30.118      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22|cin
    Info (332115):     30.153      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22|cout
    Info (332115):     30.153      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24|cin
    Info (332115):     30.188      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24|cout
    Info (332115):     30.188      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26|cin
    Info (332115):     30.223      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26|cout
    Info (332115):     30.223      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28|cin
    Info (332115):     30.258      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28|cout
    Info (332115):     30.258      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30|cin
    Info (332115):     30.293      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30|cout
    Info (332115):     30.293      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32|cin
    Info (332115):     30.328      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32|cout
    Info (332115):     30.328      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34|cin
    Info (332115):     30.363      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34|cout
    Info (332115):     30.363      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36|cin
    Info (332115):     30.457      0.094 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36|cout
    Info (332115):     30.457      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38|cin
    Info (332115):     30.492      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38|cout
    Info (332115):     30.492      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40|cin
    Info (332115):     30.527      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40|cout
    Info (332115):     30.527      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42|cin
    Info (332115):     30.562      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42|cout
    Info (332115):     30.562      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44|cin
    Info (332115):     30.732      0.170 RR  CELL  Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44|combout
    Info (332115):     31.214      0.482 RR    IC  Div0|auto_generated|divider|divider|StageOut[674]~250|datad
    Info (332115):     31.273      0.059 RR  CELL  Div0|auto_generated|divider|divider|StageOut[674]~250|combout
    Info (332115):     31.706      0.433 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6|datab
    Info (332115):     31.904      0.198 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6|cout
    Info (332115):     31.904      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8|cin
    Info (332115):     31.939      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8|cout
    Info (332115):     31.939      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10|cin
    Info (332115):     31.974      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10|cout
    Info (332115):     31.974      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12|cin
    Info (332115):     32.009      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12|cout
    Info (332115):     32.009      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14|cin
    Info (332115):     32.044      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14|cout
    Info (332115):     32.044      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16|cin
    Info (332115):     32.079      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16|cout
    Info (332115):     32.079      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18|cin
    Info (332115):     32.114      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18|cout
    Info (332115):     32.114      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20|cin
    Info (332115):     32.149      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20|cout
    Info (332115):     32.149      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22|cin
    Info (332115):     32.236      0.087 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22|cout
    Info (332115):     32.236      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24|cin
    Info (332115):     32.271      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24|cout
    Info (332115):     32.271      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26|cin
    Info (332115):     32.306      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26|cout
    Info (332115):     32.306      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28|cin
    Info (332115):     32.341      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28|cout
    Info (332115):     32.341      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30|cin
    Info (332115):     32.376      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30|cout
    Info (332115):     32.376      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32|cin
    Info (332115):     32.411      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32|cout
    Info (332115):     32.411      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34|cin
    Info (332115):     32.446      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34|cout
    Info (332115):     32.446      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36|cin
    Info (332115):     32.481      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36|cout
    Info (332115):     32.481      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38|cin
    Info (332115):     32.575      0.094 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38|cout
    Info (332115):     32.575      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40|cin
    Info (332115):     32.610      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40|cout
    Info (332115):     32.610      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42|cin
    Info (332115):     32.645      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42|cout
    Info (332115):     32.645      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44|cin
    Info (332115):     32.680      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44|cout
    Info (332115):     32.680      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46|cin
    Info (332115):     32.850      0.170 RF  CELL  Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46|combout
    Info (332115):     33.260      0.410 FF    IC  Div0|auto_generated|divider|divider|StageOut[704]~275|datad
    Info (332115):     33.319      0.059 FF  CELL  Div0|auto_generated|divider|divider|StageOut[704]~275|combout
    Info (332115):     33.760      0.441 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2|datab
    Info (332115):     33.903      0.143 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2|cout
    Info (332115):     33.903      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4|cin
    Info (332115):     33.938      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4|cout
    Info (332115):     33.938      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6|cin
    Info (332115):     34.032      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6|cout
    Info (332115):     34.032      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8|cin
    Info (332115):     34.067      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8|cout
    Info (332115):     34.067      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10|cin
    Info (332115):     34.102      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10|cout
    Info (332115):     34.102      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12|cin
    Info (332115):     34.137      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12|cout
    Info (332115):     34.137      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14|cin
    Info (332115):     34.172      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14|cout
    Info (332115):     34.172      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16|cin
    Info (332115):     34.207      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16|cout
    Info (332115):     34.207      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18|cin
    Info (332115):     34.242      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18|cout
    Info (332115):     34.242      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20|cin
    Info (332115):     34.277      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20|cout
    Info (332115):     34.277      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22|cin
    Info (332115):     34.364      0.087 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22|cout
    Info (332115):     34.364      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24|cin
    Info (332115):     34.399      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24|cout
    Info (332115):     34.399      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26|cin
    Info (332115):     34.434      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26|cout
    Info (332115):     34.434      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28|cin
    Info (332115):     34.469      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28|cout
    Info (332115):     34.469      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30|cin
    Info (332115):     34.504      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30|cout
    Info (332115):     34.504      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32|cin
    Info (332115):     34.539      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32|cout
    Info (332115):     34.539      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34|cin
    Info (332115):     34.574      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34|cout
    Info (332115):     34.574      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36|cin
    Info (332115):     34.609      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36|cout
    Info (332115):     34.609      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38|cin
    Info (332115):     34.703      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38|cout
    Info (332115):     34.703      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40|cin
    Info (332115):     34.738      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40|cout
    Info (332115):     34.738      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42|cin
    Info (332115):     34.773      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42|cout
    Info (332115):     34.773      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44|cin
    Info (332115):     34.808      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44|cout
    Info (332115):     34.808      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46|cin
    Info (332115):     34.843      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46|cout
    Info (332115):     34.843      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48|cin
    Info (332115):     35.013      0.170 RR  CELL  Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48|combout
    Info (332115):     35.556      0.543 RR    IC  Div0|auto_generated|divider|divider|StageOut[737]~298|datad
    Info (332115):     35.615      0.059 RR  CELL  Div0|auto_generated|divider|divider|StageOut[737]~298|combout
    Info (332115):     36.061      0.446 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4|datab
    Info (332115):     36.204      0.143 RR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4|cout
    Info (332115):     36.204      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6|cin
    Info (332115):     36.239      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6|cout
    Info (332115):     36.239      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8|cin
    Info (332115):     36.333      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8|cout
    Info (332115):     36.333      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10|cin
    Info (332115):     36.368      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10|cout
    Info (332115):     36.368      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12|cin
    Info (332115):     36.403      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12|cout
    Info (332115):     36.403      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14|cin
    Info (332115):     36.438      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14|cout
    Info (332115):     36.438      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16|cin
    Info (332115):     36.473      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16|cout
    Info (332115):     36.473      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18|cin
    Info (332115):     36.508      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18|cout
    Info (332115):     36.508      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20|cin
    Info (332115):     36.543      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20|cout
    Info (332115):     36.543      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22|cin
    Info (332115):     36.578      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22|cout
    Info (332115):     36.578      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24|cin
    Info (332115):     36.665      0.087 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24|cout
    Info (332115):     36.665      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26|cin
    Info (332115):     36.700      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26|cout
    Info (332115):     36.700      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28|cin
    Info (332115):     36.735      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28|cout
    Info (332115):     36.735      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30|cin
    Info (332115):     36.770      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30|cout
    Info (332115):     36.770      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32|cin
    Info (332115):     36.805      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32|cout
    Info (332115):     36.805      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34|cin
    Info (332115):     36.840      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34|cout
    Info (332115):     36.840      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36|cin
    Info (332115):     36.875      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36|cout
    Info (332115):     36.875      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38|cin
    Info (332115):     36.910      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38|cout
    Info (332115):     36.910      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40|cin
    Info (332115):     37.004      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40|cout
    Info (332115):     37.004      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42|cin
    Info (332115):     37.039      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42|cout
    Info (332115):     37.039      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44|cin
    Info (332115):     37.074      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44|cout
    Info (332115):     37.074      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46|cin
    Info (332115):     37.109      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46|cout
    Info (332115):     37.109      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48|cin
    Info (332115):     37.144      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48|cout
    Info (332115):     37.144      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50|cin
    Info (332115):     37.314      0.170 RF  CELL  Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50|combout
    Info (332115):     37.727      0.413 FF    IC  Div0|auto_generated|divider|divider|StageOut[768]~324|datac
    Info (332115):     37.834      0.107 FF  CELL  Div0|auto_generated|divider|divider|StageOut[768]~324|combout
    Info (332115):     38.176      0.342 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2|datab
    Info (332115):     38.319      0.143 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2|cout
    Info (332115):     38.319      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4|cin
    Info (332115):     38.354      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4|cout
    Info (332115):     38.354      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6|cin
    Info (332115):     38.389      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6|cout
    Info (332115):     38.389      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8|cin
    Info (332115):     38.483      0.094 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8|cout
    Info (332115):     38.483      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10|cin
    Info (332115):     38.518      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10|cout
    Info (332115):     38.518      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12|cin
    Info (332115):     38.553      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12|cout
    Info (332115):     38.553      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14|cin
    Info (332115):     38.588      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14|cout
    Info (332115):     38.588      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16|cin
    Info (332115):     38.623      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16|cout
    Info (332115):     38.623      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18|cin
    Info (332115):     38.658      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18|cout
    Info (332115):     38.658      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20|cin
    Info (332115):     38.693      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20|cout
    Info (332115):     38.693      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22|cin
    Info (332115):     38.728      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22|cout
    Info (332115):     38.728      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24|cin
    Info (332115):     38.815      0.087 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24|cout
    Info (332115):     38.815      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26|cin
    Info (332115):     38.850      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26|cout
    Info (332115):     38.850      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28|cin
    Info (332115):     38.885      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28|cout
    Info (332115):     38.885      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30|cin
    Info (332115):     38.920      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30|cout
    Info (332115):     38.920      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32|cin
    Info (332115):     38.955      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32|cout
    Info (332115):     38.955      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34|cin
    Info (332115):     38.990      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34|cout
    Info (332115):     38.990      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36|cin
    Info (332115):     39.025      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36|cout
    Info (332115):     39.025      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38|cin
    Info (332115):     39.060      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38|cout
    Info (332115):     39.060      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40|cin
    Info (332115):     39.154      0.094 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40|cout
    Info (332115):     39.154      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42|cin
    Info (332115):     39.189      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42|cout
    Info (332115):     39.189      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44|cin
    Info (332115):     39.224      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44|cout
    Info (332115):     39.224      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46|cin
    Info (332115):     39.259      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46|cout
    Info (332115):     39.259      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48|cin
    Info (332115):     39.294      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48|cout
    Info (332115):     39.294      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50|cin
    Info (332115):     39.329      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50|cout
    Info (332115):     39.329      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52|cin
    Info (332115):     39.499      0.170 RR  CELL  Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52|combout
    Info (332115):     39.994      0.495 RR    IC  Div0|auto_generated|divider|divider|StageOut[800]~350|datad
    Info (332115):     40.053      0.059 RR  CELL  Div0|auto_generated|divider|divider|StageOut[800]~350|combout
    Info (332115):     40.494      0.441 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2|datab
    Info (332115):     40.637      0.143 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2|cout
    Info (332115):     40.637      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4|cin
    Info (332115):     40.672      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4|cout
    Info (332115):     40.672      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6|cin
    Info (332115):     40.707      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6|cout
    Info (332115):     40.707      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8|cin
    Info (332115):     40.742      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8|cout
    Info (332115):     40.742      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10|cin
    Info (332115):     40.836      0.094 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10|cout
    Info (332115):     40.836      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12|cin
    Info (332115):     40.871      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12|cout
    Info (332115):     40.871      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14|cin
    Info (332115):     40.906      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14|cout
    Info (332115):     40.906      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16|cin
    Info (332115):     40.941      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16|cout
    Info (332115):     40.941      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18|cin
    Info (332115):     40.976      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18|cout
    Info (332115):     40.976      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20|cin
    Info (332115):     41.011      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20|cout
    Info (332115):     41.011      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22|cin
    Info (332115):     41.046      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22|cout
    Info (332115):     41.046      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24|cin
    Info (332115):     41.081      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24|cout
    Info (332115):     41.081      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26|cin
    Info (332115):     41.168      0.087 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26|cout
    Info (332115):     41.168      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28|cin
    Info (332115):     41.203      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28|cout
    Info (332115):     41.203      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30|cin
    Info (332115):     41.238      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30|cout
    Info (332115):     41.238      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32|cin
    Info (332115):     41.273      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32|cout
    Info (332115):     41.273      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34|cin
    Info (332115):     41.308      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34|cout
    Info (332115):     41.308      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36|cin
    Info (332115):     41.343      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36|cout
    Info (332115):     41.343      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38|cin
    Info (332115):     41.378      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38|cout
    Info (332115):     41.378      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40|cin
    Info (332115):     41.413      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40|cout
    Info (332115):     41.413      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42|cin
    Info (332115):     41.507      0.094 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42|cout
    Info (332115):     41.507      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44|cin
    Info (332115):     41.542      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44|cout
    Info (332115):     41.542      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46|cin
    Info (332115):     41.577      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46|cout
    Info (332115):     41.577      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48|cin
    Info (332115):     41.612      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48|cout
    Info (332115):     41.612      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50|cin
    Info (332115):     41.647      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50|cout
    Info (332115):     41.647      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52|cin
    Info (332115):     41.682      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52|cout
    Info (332115):     41.682      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54|cin
    Info (332115):     41.852      0.170 RF  CELL  Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54|combout
    Info (332115):     42.288      0.436 FF    IC  Div0|auto_generated|divider|divider|StageOut[836]~373|datad
    Info (332115):     42.347      0.059 FF  CELL  Div0|auto_generated|divider|divider|StageOut[836]~373|combout
    Info (332115):     42.789      0.442 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10|datab
    Info (332115):     42.987      0.198 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10|cout
    Info (332115):     42.987      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12|cin
    Info (332115):     43.022      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12|cout
    Info (332115):     43.022      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14|cin
    Info (332115):     43.057      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14|cout
    Info (332115):     43.057      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16|cin
    Info (332115):     43.092      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16|cout
    Info (332115):     43.092      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18|cin
    Info (332115):     43.127      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18|cout
    Info (332115):     43.127      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20|cin
    Info (332115):     43.162      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20|cout
    Info (332115):     43.162      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22|cin
    Info (332115):     43.197      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22|cout
    Info (332115):     43.197      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24|cin
    Info (332115):     43.232      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24|cout
    Info (332115):     43.232      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26|cin
    Info (332115):     43.319      0.087 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26|cout
    Info (332115):     43.319      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28|cin
    Info (332115):     43.354      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28|cout
    Info (332115):     43.354      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30|cin
    Info (332115):     43.389      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30|cout
    Info (332115):     43.389      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32|cin
    Info (332115):     43.424      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32|cout
    Info (332115):     43.424      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34|cin
    Info (332115):     43.459      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34|cout
    Info (332115):     43.459      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36|cin
    Info (332115):     43.494      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36|cout
    Info (332115):     43.494      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38|cin
    Info (332115):     43.529      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38|cout
    Info (332115):     43.529      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40|cin
    Info (332115):     43.564      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40|cout
    Info (332115):     43.564      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42|cin
    Info (332115):     43.658      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42|cout
    Info (332115):     43.658      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44|cin
    Info (332115):     43.693      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44|cout
    Info (332115):     43.693      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46|cin
    Info (332115):     43.728      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46|cout
    Info (332115):     43.728      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48|cin
    Info (332115):     43.763      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48|cout
    Info (332115):     43.763      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50|cin
    Info (332115):     43.798      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50|cout
    Info (332115):     43.798      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52|cin
    Info (332115):     43.833      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52|cout
    Info (332115):     43.833      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54|cin
    Info (332115):     43.868      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54|cout
    Info (332115):     43.868      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56|cin
    Info (332115):     44.038      0.170 RR  CELL  Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56|combout
    Info (332115):     44.502      0.464 RR    IC  Div0|auto_generated|divider|divider|StageOut[864]~405|datad
    Info (332115):     44.561      0.059 RR  CELL  Div0|auto_generated|divider|divider|StageOut[864]~405|combout
    Info (332115):     44.748      0.187 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2|datab
    Info (332115):     44.891      0.143 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2|cout
    Info (332115):     44.891      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4|cin
    Info (332115):     44.926      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4|cout
    Info (332115):     44.926      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6|cin
    Info (332115):     44.961      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6|cout
    Info (332115):     44.961      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8|cin
    Info (332115):     44.996      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8|cout
    Info (332115):     44.996      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10|cin
    Info (332115):     45.031      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10|cout
    Info (332115):     45.031      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12|cin
    Info (332115):     45.125      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12|cout
    Info (332115):     45.125      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14|cin
    Info (332115):     45.160      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14|cout
    Info (332115):     45.160      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16|cin
    Info (332115):     45.195      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16|cout
    Info (332115):     45.195      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18|cin
    Info (332115):     45.230      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18|cout
    Info (332115):     45.230      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20|cin
    Info (332115):     45.265      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20|cout
    Info (332115):     45.265      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22|cin
    Info (332115):     45.300      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22|cout
    Info (332115):     45.300      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24|cin
    Info (332115):     45.335      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24|cout
    Info (332115):     45.335      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26|cin
    Info (332115):     45.370      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26|cout
    Info (332115):     45.370      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28|cin
    Info (332115):     45.457      0.087 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28|cout
    Info (332115):     45.457      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30|cin
    Info (332115):     45.492      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30|cout
    Info (332115):     45.492      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32|cin
    Info (332115):     45.527      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32|cout
    Info (332115):     45.527      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34|cin
    Info (332115):     45.562      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34|cout
    Info (332115):     45.562      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36|cin
    Info (332115):     45.597      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36|cout
    Info (332115):     45.597      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38|cin
    Info (332115):     45.632      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38|cout
    Info (332115):     45.632      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40|cin
    Info (332115):     45.667      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40|cout
    Info (332115):     45.667      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42|cin
    Info (332115):     45.702      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42|cout
    Info (332115):     45.702      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44|cin
    Info (332115):     45.796      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44|cout
    Info (332115):     45.796      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46|cin
    Info (332115):     45.831      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46|cout
    Info (332115):     45.831      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48|cin
    Info (332115):     45.866      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48|cout
    Info (332115):     45.866      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50|cin
    Info (332115):     45.901      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50|cout
    Info (332115):     45.901      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52|cin
    Info (332115):     45.936      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52|cout
    Info (332115):     45.936      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54|cin
    Info (332115):     45.971      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54|cout
    Info (332115):     45.971      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56|cin
    Info (332115):     46.006      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56|cout
    Info (332115):     46.006      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58|cin
    Info (332115):     46.176      0.170 RF  CELL  Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58|combout
    Info (332115):     46.631      0.455 FF    IC  Div0|auto_generated|divider|divider|StageOut[897]~433|datad
    Info (332115):     46.690      0.059 FF  CELL  Div0|auto_generated|divider|divider|StageOut[897]~433|combout
    Info (332115):     47.030      0.340 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4|datab
    Info (332115):     47.173      0.143 FF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4|cout
    Info (332115):     47.173      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6|cin
    Info (332115):     47.208      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6|cout
    Info (332115):     47.208      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8|cin
    Info (332115):     47.243      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8|cout
    Info (332115):     47.243      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10|cin
    Info (332115):     47.278      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10|cout
    Info (332115):     47.278      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12|cin
    Info (332115):     47.372      0.094 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12|cout
    Info (332115):     47.372      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14|cin
    Info (332115):     47.407      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14|cout
    Info (332115):     47.407      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16|cin
    Info (332115):     47.442      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16|cout
    Info (332115):     47.442      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18|cin
    Info (332115):     47.477      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18|cout
    Info (332115):     47.477      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20|cin
    Info (332115):     47.512      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20|cout
    Info (332115):     47.512      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22|cin
    Info (332115):     47.547      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22|cout
    Info (332115):     47.547      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24|cin
    Info (332115):     47.582      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24|cout
    Info (332115):     47.582      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26|cin
    Info (332115):     47.617      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26|cout
    Info (332115):     47.617      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28|cin
    Info (332115):     47.704      0.087 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28|cout
    Info (332115):     47.704      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30|cin
    Info (332115):     47.739      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30|cout
    Info (332115):     47.739      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32|cin
    Info (332115):     47.774      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32|cout
    Info (332115):     47.774      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34|cin
    Info (332115):     47.809      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34|cout
    Info (332115):     47.809      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36|cin
    Info (332115):     47.844      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36|cout
    Info (332115):     47.844      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38|cin
    Info (332115):     47.879      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38|cout
    Info (332115):     47.879      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40|cin
    Info (332115):     47.914      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40|cout
    Info (332115):     47.914      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42|cin
    Info (332115):     47.949      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42|cout
    Info (332115):     47.949      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44|cin
    Info (332115):     48.043      0.094 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44|cout
    Info (332115):     48.043      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46|cin
    Info (332115):     48.078      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46|cout
    Info (332115):     48.078      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48|cin
    Info (332115):     48.113      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48|cout
    Info (332115):     48.113      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50|cin
    Info (332115):     48.148      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50|cout
    Info (332115):     48.148      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52|cin
    Info (332115):     48.183      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52|cout
    Info (332115):     48.183      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54|cin
    Info (332115):     48.218      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54|cout
    Info (332115):     48.218      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56|cin
    Info (332115):     48.253      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56|cout
    Info (332115):     48.253      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58|cin
    Info (332115):     48.288      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58|cout
    Info (332115):     48.288      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60|cin
    Info (332115):     48.458      0.170 RR  CELL  Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60|combout
    Info (332115):     49.060      0.602 RR    IC  Div0|auto_generated|divider|divider|StageOut[939]~453|datad
    Info (332115):     49.119      0.059 RR  CELL  Div0|auto_generated|divider|divider|StageOut[939]~453|combout
    Info (332115):     49.119      0.000 RR    IC  ALUout[0]_OTERM11_OTERM115_OTERM263_NEW_REG398|datain
    Info (332115):     49.161      0.042 RR  CELL  ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.791      1.791  R        clock network delay
    Info (332115):     21.823      0.032     uTsu  ALUout[0]_OTERM11_OTERM115_OTERM263_OTERM399
    Info (332115): 
    Info (332115): Data Arrival Time  :    49.161
    Info (332115): Data Required Time :    21.823
    Info (332115): Slack              :   -27.338 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {Clock50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : A[5]
    Info (332115): To Node      : A[5]
    Info (332115): Launch Clock : Clock50
    Info (332115): Latch Clock  : Clock50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.791      1.791  R        clock network delay
    Info (332115):      1.932      0.141     uTco  A[5]
    Info (332115):      1.932      0.000 RR  CELL  A[5]|regout
    Info (332115):      1.932      0.000 RR    IC  A[5]_NEW108|datac
    Info (332115):      2.116      0.184 RR  CELL  A[5]_NEW108|combout
    Info (332115):      2.116      0.000 RR    IC  A[5]|datain
    Info (332115):      2.158      0.042 RR  CELL  A[5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.791      1.791  R        clock network delay
    Info (332115):      1.943      0.152      uTh  A[5]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.158
    Info (332115): Data Required Time :     1.943
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 19.068
    Info (332115): -to_clock [get_clocks {Clock50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 19.068 
    Info (332115): ===================================================================
    Info (332115): From Node    : resetReg
    Info (332115): To Node      : PC[1]
    Info (332115): Launch Clock : Clock50
    Info (332115): Latch Clock  : Clock50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.787      1.787  R        clock network delay
    Info (332115):      1.928      0.141     uTco  resetReg
    Info (332115):      1.928      0.000 RR  CELL  resetReg|regout
    Info (332115):      2.310      0.382 RR    IC  PC[1]|aclr
    Info (332115):      2.755      0.445 RR  CELL  PC[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.791      1.791  R        clock network delay
    Info (332115):     21.823      0.032     uTsu  PC[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.755
    Info (332115): Data Required Time :    21.823
    Info (332115): Slack              :    19.068 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.585
    Info (332115): -to_clock [get_clocks {Clock50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.585 
    Info (332115): ===================================================================
    Info (332115): From Node    : resetReg
    Info (332115): To Node      : PC[25]
    Info (332115): Launch Clock : Clock50
    Info (332115): Latch Clock  : Clock50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.787      1.787  R        clock network delay
    Info (332115):      1.928      0.141     uTco  resetReg
    Info (332115):      1.928      0.000 RR  CELL  resetReg|regout
    Info (332115):      2.079      0.151 RR    IC  PC[25]|aclr
    Info (332115):      2.524      0.445 RR  CELL  PC[25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.787      1.787  R        clock network delay
    Info (332115):      1.939      0.152      uTh  PC[25]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.524
    Info (332115): Data Required Time :     1.939
    Info (332115): Slack              :     0.585 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 7.620
    Info (332113): Targets: [get_clocks {Clock50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 7.620 
    Info (332113): ===================================================================
    Info (332113): Node             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : Clock50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.571      0.571 RR  CELL  CLOCK_50|combout
    Info (332113):      0.757      0.186 RR    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):      0.757      0.000 RR  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):      1.436      0.679 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0|clk0
    Info (332113):      1.863      0.427 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.571      0.571 FF  CELL  CLOCK_50|combout
    Info (332113):     10.757      0.186 FF    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):     10.757      0.000 FF  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):     11.436      0.679 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0|clk0
    Info (332113):     11.863      0.427 FF  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     7.620
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 97.778 
    Info (332113): ===================================================================
    Info (332113): Node             : altera_reserved_tck
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.222
    Info (332113): Actual Width     :   100.000
    Info (332113): Slack            :    97.778
    Info (332113): ===================================================================
    Info (332113): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 537 megabytes
    Info: Processing ended: Fri Jul 24 14:06:36 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


