INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/adder/adder_gear.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_gear
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/adder/adder_gear_2c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_gear_2c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/adder/adder_generic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_generic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/adder/adder_ideal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_ideal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/adder/adder_loa.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_loa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/adder/adder_trua.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_trua
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/adder/adder_truah.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_truah
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/cf_math_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/common_cells/src/cf_math_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-8896] design element 'cf_math_pkg' is previously defined; ignoring this definition [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/common_cells/src/cf_math_pkg.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/test/axi/cf_math_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of package 'cf_math_pkg' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/test/axi/cf_math_pkg.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/src/ar_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ar_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/src/aw_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aw_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/test/axi/axi_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of package 'axi_pkg' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/test/axi/axi_pkg.sv:21]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/test/axi/axi_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_cdc
INFO: [VRFC 10-311] analyzing module axi_cdc_intf
INFO: [VRFC 10-311] analyzing module axi_lite_cdc_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/test/axi/axi_cdc_dst.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_cdc_dst
INFO: [VRFC 10-311] analyzing module axi_cdc_dst_intf
INFO: [VRFC 10-311] analyzing module axi_lite_cdc_dst_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/test/axi/axi_cdc_src.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_cdc_src
INFO: [VRFC 10-311] analyzing module axi_cdc_src_intf
INFO: [VRFC 10-311] analyzing module axi_lite_cdc_src_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/test/axi/axi_demux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_demux
INFO: [VRFC 10-311] analyzing module axi_demux_id_counters
INFO: [VRFC 10-311] analyzing module axi_demux_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_demux_simple.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_demux_simple
INFO: [VRFC 10-311] analyzing module axi_demux_id_counters
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_demux_id_counters' [/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_demux_simple.sv:513]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi/axi_full_2ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_2ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_id_prepend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_id_prepend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/test/axi/axi_intf.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi/axi_lite_2ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_2ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_demux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_demux
INFO: [VRFC 10-311] analyzing module axi_lite_demux_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_dw_converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_dw_converter
INFO: [VRFC 10-311] analyzing module axi_lite_dw_converter_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi/axi_lite_err_slv_intf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_err_slv_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_mux
INFO: [VRFC 10-311] analyzing module axi_lite_mux_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_lite_to_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_to_axi
INFO: [VRFC 10-311] analyzing module axi_lite_to_axi_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/axi_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_mux
INFO: [VRFC 10-311] analyzing module axi_mux_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/src/b_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/multiplier/bam_cell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bam_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/test/axi/binary_to_gray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_gray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/test/axi/cdc_fifo_gray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_fifo_gray
INFO: [VRFC 10-311] analyzing module cdc_fifo_gray_src
INFO: [VRFC 10-311] analyzing module cdc_fifo_gray_dst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/common/cdc_sync_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_sync_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/common/cnt_dualctx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt_dualctx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/common/cnt_generic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt_generic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/src/conf_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conf_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_addr_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/config/config_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module config_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/control/context_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/control/context_switch_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_switch_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/test/axi/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/src/data_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/test/axi/delta_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delta_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/df_controller/df_controller_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/df_controller/df_controller_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module df_controller_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/dma_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/data_feeder/feed_data_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feed_data_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/data_feeder/feed_registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feed_registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/data_feeder/feed_xy_lane.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feed_xy_lane
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/control/feeders_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feeders_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/common/fifo_memory_ff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_memory_ff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/fifo_v3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_v3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/fpnew_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/pulp_fma/fma_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fma_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/fpnew_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpnew_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/pulp_fma/fpnew_fma.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpnew_fma
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/fpnew_rounding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpnew_rounding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/gray_to_binary.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_to_binary
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/data_feeder/ifmap_feeder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifmap_feeder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/data_feeder/ifmap_idxcnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifmap_idxcnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/df_controller/interfaces.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpacked_to_AXI_LITE
INFO: [VRFC 10-311] analyzing module AXI4Lite_to_unpacked
INFO: [VRFC 10-311] analyzing module AXI_LITE_assign
INFO: [VRFC 10-311] analyzing module AXI_LITE_to_AXI4Lite
INFO: [VRFC 10-311] analyzing module AXI4Lite_to_AXI_LITE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/multiplier/lopd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lopd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/lzc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/control/main_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/multiplier/mul_2x2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_2x2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/multiplier/multiplier_bam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_bam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/multiplier/multiplier_booth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_booth
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/multiplier/multiplier_generic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_generic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/multiplier/multiplier_ideal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_ideal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/multiplier/multiplier_log.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_log
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/multiplier/multiplier_wallace.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_wallace
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/psm/psm_idxcnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psm_idxcnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/psm/psm_rdata_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psm_rdata_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/psm/psm_shift_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psm_shift_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/psm/psm_shift_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psm_shift_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/psm/psm_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psm_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/psm/psm_wdata_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psm_wdata_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/src/r_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/sram/ram_inferred.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_inferred
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/sram/ram_intf_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_intf_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/src/realigner.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module realigner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/src/redma_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/src/redma_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module redma_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/rr_arb_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rr_arb_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/sa_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/sa_processing_element.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_processing_element
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/sauria_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sauria_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/df_controller/sauria_dma_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sauria_dma_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/df_controller/sauria_dma_pointer_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sauria_dma_pointer_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/df_controller/sauria_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sauria_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/sauria_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sauria_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/spill_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spill_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/spill_register_flushable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spill_register_flushable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/sram/sram_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/src/transaction_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/dma/redma/src/w_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/multiplier/wallace_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/multiplier/wallace_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/multiplier/wallace_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/data_feeder/wei_feeder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wei_feeder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/data_feeder/wei_idxcnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wei_idxcnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_core/systolic_array/zero_det_neg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zero_det_neg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/root1/Jobanpreet/SAuria/SAuria.srcs/sources_1/imports/src/sauria_subsystem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sauria_subsystem
