#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f994d0 .scope module, "tb_Branch" "tb_Branch" 2 4;
 .timescale 0 0;
v0000000000ff68c0_0 .var "clk", 0 0;
S_0000000000f84ff0 .scope module, "tb" "Branch" 2 8, 3 11 0, S_0000000000f994d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
v0000000000ff37e0_0 .net "ALUInput", 3 0, v0000000000ff3ec0_0;  1 drivers
v0000000000ff3600_0 .var "ALUSrc", 0 0;
v0000000000ff36a0_0 .var "ALUop", 1 0;
v0000000000ff3880_0 .var "Branch", 0 0;
v0000000000ff3740_0 .var "MemRead", 0 0;
v0000000000f92480_0 .var "MemToReg", 0 0;
v0000000000ff7680_0 .var "MemWrite", 0 0;
v0000000000ff7220_0 .var "PC", 31 0;
v0000000000ff6b40_0 .var "PCSrc", 0 0;
v0000000000ff6000_0 .var "RegRead", 0 0;
v0000000000ff6640_0 .var "RegWrite", 0 0;
v0000000000ff75e0_0 .net "aa", 0 0, v0000000000f923e0_0;  1 drivers
v0000000000ff72c0_0 .net "bd", 13 0, v0000000000f92160_0;  1 drivers
v0000000000ff7360_0 .net "bi", 4 0, v0000000000f92ca0_0;  1 drivers
v0000000000ff66e0_0 .net "bo", 4 0, v0000000000f91e40_0;  1 drivers
v0000000000ff5920_0 .net "clock", 0 0, v0000000000ff68c0_0;  1 drivers
v0000000000ff65a0_0 .net "ds", 63 0, v0000000000f92520_0;  1 drivers
v0000000000ff6c80_0 .net "flag", 0 0, v0000000000ff4780_0;  1 drivers
v0000000000ff6280_0 .net "instruction", 31 0, v0000000000f92b60_0;  1 drivers
v0000000000ff60a0_0 .net "li", 23 0, v0000000000f92700_0;  1 drivers
v0000000000ff6780_0 .net "lk", 0 0, v0000000000f927a0_0;  1 drivers
v0000000000ff6be0_0 .net "memory_read_data", 63 0, v0000000000ff4d20_0;  1 drivers
v0000000000ff6820_0 .net "oe", 0 0, v0000000000f92840_0;  1 drivers
v0000000000ff6fa0_0 .net "po", 5 0, L_0000000000ff74a0;  1 drivers
v0000000000ff7720_0 .net "rc", 0 0, v0000000000f92a20_0;  1 drivers
v0000000000ff6140_0 .net "rd", 4 0, v0000000000f92ac0_0;  1 drivers
v0000000000ff61e0_0 .net "rd_content", 63 0, v0000000000ff4500_0;  1 drivers
v0000000000ff6d20_0 .net "rs", 4 0, v0000000000ff3ce0_0;  1 drivers
v0000000000ff7040_0 .net "rs_content", 63 0, v0000000000ff43c0_0;  1 drivers
v0000000000ff6dc0_0 .net "rt", 4 0, v0000000000ff4b40_0;  1 drivers
v0000000000ff5ec0_0 .net "rt_content", 63 0, v0000000000ff4dc0_0;  1 drivers
v0000000000ff5ba0_0 .net "si", 15 0, v0000000000ff3100_0;  1 drivers
v0000000000ff5c40_0 .net "write_data", 63 0, v0000000000ff3d80_0;  1 drivers
v0000000000ff7400_0 .net "xods", 1 0, v0000000000ff46e0_0;  1 drivers
v0000000000ff5880_0 .net "xox", 9 0, v0000000000ff45a0_0;  1 drivers
v0000000000ff6320_0 .net "xoxo", 8 0, v0000000000ff4be0_0;  1 drivers
E_0000000000f99960 .event posedge, v0000000000ff4140_0;
S_0000000000f85180 .scope module, "p1" "read_instructions" 3 60, 4 4 0, S_0000000000f84ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instruction";
    .port_info 1 /INPUT 32 "program_counter";
v0000000000f92b60_0 .var "instruction", 31 0;
v0000000000f92340 .array "instructions", 3 0, 31 0;
v0000000000f91f80_0 .net "program_counter", 31 0, v0000000000ff7220_0;  1 drivers
E_0000000000f9a760 .event edge, v0000000000f91f80_0;
S_0000000000f6c150 .scope module, "p2" "parse_instruction" 3 61, 5 5 0, S_0000000000f84ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "po";
    .port_info 1 /OUTPUT 5 "rs";
    .port_info 2 /OUTPUT 5 "rt";
    .port_info 3 /OUTPUT 5 "rd";
    .port_info 4 /OUTPUT 5 "bo";
    .port_info 5 /OUTPUT 5 "bi";
    .port_info 6 /OUTPUT 1 "aa";
    .port_info 7 /OUTPUT 1 "lk";
    .port_info 8 /OUTPUT 1 "rc";
    .port_info 9 /OUTPUT 1 "oe";
    .port_info 10 /OUTPUT 10 "xox";
    .port_info 11 /OUTPUT 9 "xoxo";
    .port_info 12 /OUTPUT 16 "si";
    .port_info 13 /OUTPUT 14 "bd";
    .port_info 14 /OUTPUT 64 "ds";
    .port_info 15 /OUTPUT 2 "xods";
    .port_info 16 /OUTPUT 24 "li";
    .port_info 17 /INPUT 32 "instruction";
    .port_info 18 /INPUT 32 "p_count";
v0000000000f923e0_0 .var "aa", 0 0;
v0000000000f92160_0 .var "bd", 13 0;
v0000000000f92ca0_0 .var "bi", 4 0;
v0000000000f91e40_0 .var "bo", 4 0;
v0000000000f92520_0 .var "ds", 63 0;
v0000000000f92660_0 .net "instruction", 31 0, v0000000000f92b60_0;  alias, 1 drivers
v0000000000f92700_0 .var "li", 23 0;
v0000000000f927a0_0 .var "lk", 0 0;
v0000000000f92840_0 .var "oe", 0 0;
v0000000000f928e0_0 .net "p_count", 31 0, v0000000000ff7220_0;  alias, 1 drivers
v0000000000f92980_0 .net "po", 5 0, L_0000000000ff74a0;  alias, 1 drivers
v0000000000f92a20_0 .var "rc", 0 0;
v0000000000f92ac0_0 .var "rd", 4 0;
v0000000000ff3ce0_0 .var "rs", 4 0;
v0000000000ff4b40_0 .var "rt", 4 0;
v0000000000ff3100_0 .var "si", 15 0;
v0000000000ff46e0_0 .var "xods", 1 0;
v0000000000ff45a0_0 .var "xox", 9 0;
v0000000000ff4be0_0 .var "xoxo", 8 0;
E_0000000000f99a60 .event edge, v0000000000f92b60_0;
L_0000000000ff74a0 .part v0000000000f92b60_0, 26, 6;
S_0000000000f63310 .scope module, "p4" "ALU_Control" 3 63, 6 5 0, S_0000000000f84ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALUInput";
    .port_info 1 /INPUT 2 "ALUop";
    .port_info 2 /INPUT 10 "xox";
    .port_info 3 /INPUT 9 "xoxo";
    .port_info 4 /INPUT 2 "xods";
v0000000000ff3ec0_0 .var "ALUInput", 3 0;
v0000000000ff3a60_0 .net "ALUop", 1 0, v0000000000ff36a0_0;  1 drivers
v0000000000ff3e20_0 .net "xods", 1 0, v0000000000ff46e0_0;  alias, 1 drivers
v0000000000ff41e0_0 .net "xox", 9 0, v0000000000ff45a0_0;  alias, 1 drivers
v0000000000ff3420_0 .net "xoxo", 8 0, v0000000000ff4be0_0;  alias, 1 drivers
E_0000000000f99fe0 .event edge, v0000000000ff46e0_0, v0000000000ff4be0_0, v0000000000ff45a0_0, v0000000000ff3a60_0;
S_0000000000f634a0 .scope module, "p5" "ALU64bit" 3 64, 7 5 0, S_0000000000f84ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "ALU_result";
    .port_info 1 /OUTPUT 1 "flag";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /INPUT 4 "ALUInput";
    .port_info 4 /INPUT 64 "rs_content";
    .port_info 5 /INPUT 64 "rt_content";
    .port_info 6 /INPUT 64 "ds";
v0000000000ff31a0_0 .net "ALUInput", 3 0, v0000000000ff3ec0_0;  alias, 1 drivers
v0000000000ff3f60_0 .net "ALUSrc", 0 0, v0000000000ff3600_0;  1 drivers
v0000000000ff3d80_0 .var "ALU_result", 63 0;
v0000000000ff3b00_0 .net "ds", 63 0, v0000000000f92520_0;  alias, 1 drivers
v0000000000ff4780_0 .var "flag", 0 0;
v0000000000ff4f00_0 .net "rs_content", 63 0, v0000000000ff43c0_0;  alias, 1 drivers
v0000000000ff3920_0 .net "rt_content", 63 0, v0000000000ff4dc0_0;  alias, 1 drivers
v0000000000ff4460_0 .var/s "signed_rs", 63 0;
v0000000000ff4820_0 .var/s "signed_rt", 63 0;
E_0000000000f9a320 .event edge, v0000000000ff3ec0_0, v0000000000f92520_0, v0000000000ff3920_0, v0000000000ff4f00_0;
S_0000000000f5fdb0 .scope module, "p6" "read_write_memory" 3 65, 8 3 0, S_0000000000f84ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "read_data";
    .port_info 1 /INPUT 64 "address";
    .port_info 2 /INPUT 64 "write_data";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 6 "po";
    .port_info 5 /INPUT 1 "MemWrite";
    .port_info 6 /INPUT 1 "MemRead";
v0000000000ff3ba0_0 .net "MemRead", 0 0, v0000000000ff3740_0;  1 drivers
v0000000000ff4000_0 .net "MemWrite", 0 0, v0000000000ff7680_0;  1 drivers
v0000000000ff4c80_0 .net "address", 63 0, v0000000000ff3d80_0;  alias, 1 drivers
v0000000000ff40a0 .array "data_mem", 31 0, 63 0;
v0000000000ff48c0_0 .net "po", 5 0, L_0000000000ff74a0;  alias, 1 drivers
v0000000000ff4640_0 .net "rd", 4 0, v0000000000f92ac0_0;  alias, 1 drivers
v0000000000ff4d20_0 .var "read_data", 63 0;
v0000000000ff32e0_0 .net "write_data", 63 0, v0000000000ff4500_0;  alias, 1 drivers
E_0000000000f9a020 .event edge, v0000000000ff3d80_0;
E_0000000000f9a5e0 .event edge, v0000000000ff32e0_0, v0000000000ff4000_0, v0000000000ff3d80_0;
S_0000000000f5ff40 .scope module, "p7" "read_write_registers" 3 66, 9 4 0, S_0000000000f84ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "read_data_1";
    .port_info 1 /OUTPUT 64 "read_data_2";
    .port_info 2 /OUTPUT 64 "read_data_3";
    .port_info 3 /INPUT 64 "read_mem_data";
    .port_info 4 /INPUT 64 "write_data";
    .port_info 5 /INPUT 5 "rs";
    .port_info 6 /INPUT 5 "rt";
    .port_info 7 /INPUT 5 "rd";
    .port_info 8 /INPUT 5 "bo";
    .port_info 9 /INPUT 5 "bi";
    .port_info 10 /INPUT 6 "po";
    .port_info 11 /INPUT 1 "RegRead";
    .port_info 12 /INPUT 1 "RegWrite";
    .port_info 13 /INPUT 1 "MemToReg";
    .port_info 14 /INPUT 1 "clk";
v0000000000ff4960_0 .net "MemToReg", 0 0, v0000000000f92480_0;  1 drivers
v0000000000ff4aa0_0 .net "RegRead", 0 0, v0000000000ff6000_0;  1 drivers
v0000000000ff39c0_0 .net "RegWrite", 0 0, v0000000000ff6640_0;  1 drivers
v0000000000ff4a00_0 .net "bi", 4 0, v0000000000f92ca0_0;  alias, 1 drivers
v0000000000ff34c0_0 .net "bo", 4 0, v0000000000f91e40_0;  alias, 1 drivers
v0000000000ff4140_0 .net "clk", 0 0, v0000000000ff68c0_0;  alias, 1 drivers
v0000000000ff3c40_0 .net "po", 5 0, L_0000000000ff74a0;  alias, 1 drivers
v0000000000ff4280_0 .net "rd", 4 0, v0000000000f92ac0_0;  alias, 1 drivers
v0000000000ff43c0_0 .var "read_data_1", 63 0;
v0000000000ff4dc0_0 .var "read_data_2", 63 0;
v0000000000ff4500_0 .var "read_data_3", 63 0;
v0000000000ff4e60_0 .net "read_mem_data", 63 0, v0000000000ff4d20_0;  alias, 1 drivers
v0000000000ff3560 .array "registers", 0 31, 63 0;
v0000000000ff3380_0 .net "rs", 4 0, v0000000000ff3ce0_0;  alias, 1 drivers
v0000000000ff4320_0 .net "rt", 4 0, v0000000000ff4b40_0;  alias, 1 drivers
v0000000000ff3060_0 .net "write_data", 63 0, v0000000000ff3d80_0;  alias, 1 drivers
E_0000000000f99d60 .event edge, v0000000000f92ac0_0, v0000000000ff3d80_0, v0000000000ff4d20_0;
E_0000000000f9a0a0 .event edge, v0000000000f92ac0_0, v0000000000ff4b40_0, v0000000000ff3ce0_0;
    .scope S_0000000000f85180;
T_0 ;
    %vpi_call 4 12 "$readmemb", "instructions.mem", v0000000000f92340, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000011 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000000000f85180;
T_1 ;
    %wait E_0000000000f9a760;
    %ix/getv 4, v0000000000f91f80_0;
    %load/vec4a v0000000000f92340, 4;
    %store/vec4 v0000000000f92b60_0, 0, 32;
    %vpi_call 4 17 "$display", "Instruction : %32b \012 PC : %32b\012", v0000000000f92b60_0, v0000000000f91f80_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000f6c150;
T_2 ;
    %wait E_0000000000f99a60;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000ff3ce0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000ff4b40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000f92ac0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000f91e40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000f92ca0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f923e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f927a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f92a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f92840_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000000000ff45a0_0, 0, 10;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000000000ff4be0_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000000ff3100_0, 0, 16;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0000000000f92160_0, 0, 14;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000000f92520_0, 0, 64;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000ff46e0_0, 0, 2;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000000000f92700_0, 0, 24;
    %load/vec4 v0000000000f92980_0;
    %pushi/vec4 31, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000f92660_0;
    %parti/s 9, 1, 2;
    %pushi/vec4 266, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000f92660_0;
    %parti/s 9, 1, 2;
    %pushi/vec4 40, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000000000f92660_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000000000f92ac0_0, 0, 5;
    %load/vec4 v0000000000f92660_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000000ff3ce0_0, 0, 5;
    %load/vec4 v0000000000f92660_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000000000ff4b40_0, 0, 5;
    %load/vec4 v0000000000f92660_0;
    %parti/s 1, 10, 5;
    %store/vec4 v0000000000f92840_0, 0, 1;
    %load/vec4 v0000000000f92660_0;
    %parti/s 9, 1, 2;
    %store/vec4 v0000000000ff4be0_0, 0, 9;
    %load/vec4 v0000000000f92660_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000f92a20_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000f92980_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000000000f92660_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000000000f92ac0_0, 0, 5;
    %load/vec4 v0000000000f92660_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000000ff3ce0_0, 0, 5;
    %load/vec4 v0000000000f92660_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000000000ff4b40_0, 0, 5;
    %load/vec4 v0000000000f92660_0;
    %parti/s 10, 1, 2;
    %store/vec4 v0000000000ff45a0_0, 0, 10;
    %load/vec4 v0000000000f92660_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000f92a20_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000000000f92980_0;
    %pushi/vec4 14, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000f92980_0;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000000f92980_0;
    %pushi/vec4 28, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000000f92980_0;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000000f92980_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000000f92980_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000000f92980_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000000f92980_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000000f92980_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000000f92980_0;
    %pushi/vec4 42, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000000f92980_0;
    %pushi/vec4 44, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000000f92980_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000000f92980_0;
    %pushi/vec4 38, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000000000f92660_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000000000f92ac0_0, 0, 5;
    %load/vec4 v0000000000f92660_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000000ff3ce0_0, 0, 5;
    %load/vec4 v0000000000f92660_0;
    %parti/s 16, 0, 2;
    %pad/s 64;
    %store/vec4 v0000000000f92520_0, 0, 64;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000000000f92980_0;
    %cmpi/e 19, 0, 6;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0000000000f92660_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000000000f91e40_0, 0, 5;
    %load/vec4 v0000000000f92660_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000000f92ca0_0, 0, 5;
    %load/vec4 v0000000000f92660_0;
    %parti/s 14, 2, 3;
    %store/vec4 v0000000000f92160_0, 0, 14;
    %load/vec4 v0000000000f92660_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000f923e0_0, 0, 1;
    %load/vec4 v0000000000f92660_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000f927a0_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000000000f92980_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0000000000f92660_0;
    %parti/s 24, 2, 3;
    %store/vec4 v0000000000f92700_0, 0, 24;
    %load/vec4 v0000000000f92660_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000f923e0_0, 0, 1;
    %load/vec4 v0000000000f92660_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000f927a0_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000000000f92660_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000000000f92ac0_0, 0, 5;
    %load/vec4 v0000000000f92660_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000000ff3ce0_0, 0, 5;
    %load/vec4 v0000000000f92660_0;
    %parti/s 14, 2, 3;
    %pad/s 64;
    %store/vec4 v0000000000f92520_0, 0, 64;
    %load/vec4 v0000000000f92660_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0000000000ff46e0_0, 0, 2;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000f63310;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000ff3ec0_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0000000000f63310;
T_4 ;
    %wait E_0000000000f99fe0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000ff3ec0_0, 0, 4;
    %load/vec4 v0000000000ff3a60_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ff3ec0_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000ff3a60_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000ff3ec0_0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000000ff3a60_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0000000000ff3420_0;
    %cmpi/e 266, 0, 9;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ff3ec0_0, 0, 4;
T_4.6 ;
    %load/vec4 v0000000000ff3420_0;
    %cmpi/e 40, 0, 9;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000ff3ec0_0, 0, 4;
T_4.8 ;
    %load/vec4 v0000000000ff41e0_0;
    %cmpi/e 28, 0, 10;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000ff3ec0_0, 0, 4;
T_4.10 ;
    %load/vec4 v0000000000ff41e0_0;
    %cmpi/e 444, 0, 10;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000ff3ec0_0, 0, 4;
T_4.12 ;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000f634a0;
T_5 ;
    %wait E_0000000000f9a320;
    %load/vec4 v0000000000ff4f00_0;
    %store/vec4 v0000000000ff4460_0, 0, 64;
    %load/vec4 v0000000000ff3f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000000ff3b00_0;
    %store/vec4 v0000000000ff4820_0, 0, 64;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000ff3920_0;
    %store/vec4 v0000000000ff4820_0, 0, 64;
T_5.1 ;
    %load/vec4 v0000000000ff31a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0000000000ff4460_0;
    %load/vec4 v0000000000ff4820_0;
    %add;
    %store/vec4 v0000000000ff3d80_0, 0, 64;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0000000000ff4460_0;
    %load/vec4 v0000000000ff4820_0;
    %sub;
    %store/vec4 v0000000000ff3d80_0, 0, 64;
    %load/vec4 v0000000000ff3d80_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ff4780_0, 0, 1;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ff4780_0, 0, 1;
T_5.10 ;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0000000000ff4f00_0;
    %load/vec4 v0000000000ff3920_0;
    %and;
    %store/vec4 v0000000000ff3d80_0, 0, 64;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0000000000ff4f00_0;
    %load/vec4 v0000000000ff3920_0;
    %or;
    %store/vec4 v0000000000ff3d80_0, 0, 64;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0000000000ff4f00_0;
    %load/vec4 v0000000000ff3920_0;
    %or;
    %inv;
    %store/vec4 v0000000000ff3d80_0, 0, 64;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0000000000ff4460_0;
    %load/vec4 v0000000000ff4820_0;
    %cmp/s;
    %jmp/0xz  T_5.11, 5;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0000000000ff3d80_0, 0, 64;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000000ff3d80_0, 0, 64;
T_5.12 ;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000f634a0;
T_6 ;
    %vpi_call 7 177 "$monitor", "RS : %64b\012, RT/DS : %64b\012Flag : %1b\012 Result : %64b\012", v0000000000ff4460_0, v0000000000ff4820_0, v0000000000ff4780_0, v0000000000ff3d80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000000000f5fdb0;
T_7 ;
    %wait E_0000000000f9a5e0;
    %load/vec4 v0000000000ff4000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 8 17 "$readmemb", "data.mem", v0000000000ff40a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %load/vec4 v0000000000ff48c0_0;
    %cmpi/e 38, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 56;
    %load/vec4 v0000000000ff32e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000000000ff4c80_0;
    %store/vec4a v0000000000ff40a0, 4, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000000000ff48c0_0;
    %cmpi/e 44, 0, 6;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0000000000ff32e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000000000ff4c80_0;
    %store/vec4a v0000000000ff40a0, 4, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000000000ff48c0_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000ff32e0_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000000000ff4c80_0;
    %store/vec4a v0000000000ff40a0, 4, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000000000ff32e0_0;
    %ix/getv 4, v0000000000ff4c80_0;
    %store/vec4a v0000000000ff40a0, 4, 0;
T_7.7 ;
T_7.5 ;
T_7.3 ;
    %vpi_call 8 34 "$writememb", "data.mem", v0000000000ff40a0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000f5fdb0;
T_8 ;
    %wait E_0000000000f9a020;
    %vpi_call 8 40 "$readmemb", "data.mem", v0000000000ff40a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %load/vec4 v0000000000ff3ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %ix/getv 4, v0000000000ff4c80_0;
    %load/vec4a v0000000000ff40a0, 4;
    %store/vec4 v0000000000ff4d20_0, 0, 64;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000f5ff40;
T_9 ;
    %wait E_0000000000f9a0a0;
    %load/vec4 v0000000000ff4aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call 9 21 "$readmemb", "registers.mem", v0000000000ff3560 {0 0 0};
    %load/vec4 v0000000000ff3c40_0;
    %cmpi/e 19, 0, 6;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0000000000ff34c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000ff3560, 4;
    %store/vec4 v0000000000ff43c0_0, 0, 64;
    %load/vec4 v0000000000ff4a00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000ff3560, 4;
    %store/vec4 v0000000000ff4dc0_0, 0, 64;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000000000ff3c40_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0000000000ff3380_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000ff3560, 4;
    %store/vec4 v0000000000ff43c0_0, 0, 64;
    %load/vec4 v0000000000ff4320_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000ff3560, 4;
    %store/vec4 v0000000000ff4dc0_0, 0, 64;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0000000000ff3380_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000ff3560, 4;
    %store/vec4 v0000000000ff43c0_0, 0, 64;
    %load/vec4 v0000000000ff4280_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000ff3560, 4;
    %store/vec4 v0000000000ff4500_0, 0, 64;
T_9.5 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000f5ff40;
T_10 ;
    %wait E_0000000000f99d60;
    %load/vec4 v0000000000ff39c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 9 40 "$readmemb", "registers.mem", v0000000000ff3560 {0 0 0};
    %load/vec4 v0000000000ff4960_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0000000000ff3c40_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 0, 0, 56;
    %load/vec4 v0000000000ff3060_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ff4280_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000ff3560, 4, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000000000ff3c40_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0000000000ff3060_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ff4280_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000ff3560, 4, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0000000000ff3c40_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0000000000ff3060_0;
    %parti/s 1, 15, 5;
    %replicate 48;
    %load/vec4 v0000000000ff3060_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ff4280_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000ff3560, 4, 0;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0000000000ff3c40_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000ff3060_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ff4280_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000ff3560, 4, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0000000000ff3060_0;
    %load/vec4 v0000000000ff4280_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000ff3560, 4, 0;
T_10.11 ;
T_10.9 ;
T_10.7 ;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000000000ff3c40_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 0, 0, 56;
    %load/vec4 v0000000000ff4e60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ff4280_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000ff3560, 4, 0;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0000000000ff3c40_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0000000000ff4e60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ff4280_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000ff3560, 4, 0;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0000000000ff3c40_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_10.16, 4;
    %load/vec4 v0000000000ff4e60_0;
    %parti/s 1, 15, 5;
    %replicate 48;
    %load/vec4 v0000000000ff4e60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ff4280_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000ff3560, 4, 0;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0000000000ff3c40_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_10.18, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000ff4e60_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ff4280_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000ff3560, 4, 0;
    %jmp T_10.19;
T_10.18 ;
    %load/vec4 v0000000000ff4e60_0;
    %load/vec4 v0000000000ff4280_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000ff3560, 4, 0;
T_10.19 ;
T_10.17 ;
T_10.15 ;
T_10.13 ;
T_10.3 ;
    %vpi_call 9 77 "$writememb", "registers.mem", v0000000000ff3560 {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000f84ff0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ff7220_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0000000000f84ff0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ff3740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ff7680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ff6640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ff6000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ff3880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ff3600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ff6b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f92480_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000ff36a0_0, 0, 2;
    %end;
    .thread T_12;
    .scope S_0000000000f84ff0;
T_13 ;
    %wait E_0000000000f99960;
    %load/vec4 v0000000000ff6c80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ff3880_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000ff75e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000ff6fa0_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000ff7220_0;
    %addi 1, 0, 32;
    %load/vec4 v0000000000ff72c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000ff7220_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000000000ff6c80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ff3880_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000ff75e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000ff6fa0_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000000000ff72c0_0;
    %pad/s 32;
    %store/vec4 v0000000000ff7220_0, 0, 32;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000000000ff3880_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ff75e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000ff6fa0_0;
    %pushi/vec4 18, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0000000000ff60a0_0;
    %pad/s 32;
    %store/vec4 v0000000000ff7220_0, 0, 32;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0000000000ff3880_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ff75e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000ff6fa0_0;
    %pushi/vec4 18, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0000000000ff7220_0;
    %addi 1, 0, 32;
    %load/vec4 v0000000000ff60a0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000ff7220_0, 0, 32;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0000000000ff7220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000ff7220_0, 0, 32;
T_13.7 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000f994d0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ff68c0_0, 0, 1;
    %delay 49, 0;
    %vpi_call 2 13 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000000000f994d0;
T_15 ;
    %vpi_call 2 18 "$dumpfile", "branch.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000f994d0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000000000f994d0;
T_16 ;
    %delay 10, 0;
    %load/vec4 v0000000000ff68c0_0;
    %inv;
    %store/vec4 v0000000000ff68c0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "Branch_tb.v";
    "./Branch.v";
    "./Instruction_read.v";
    "./../Module 3 - Instruction Fetch/parse_instruction.v";
    "./../Module 2 - ALU Control/uPowerALUControl.v";
    "./../Module 1 - ALU/ALU64Bit.v";
    "./Memory_read_write.v";
    "./Register_read_write.v";
