Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan  2 11:22:52 2024
| Host         : LAPTOP-KAHI4GGT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  32          
TIMING-18  Warning   Missing input or output delay                              49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.214        0.000                      0                 2273        0.140        0.000                      0                 2273        1.440        0.000                       0                   701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        7.690           130.039         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.214        0.000                      0                 2273        0.140        0.000                      0                 2273        1.440        0.000                       0                   701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 2.684ns (36.786%)  route 4.612ns (63.214%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 12.458 - 7.690 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.541     5.062    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/Q
                         net (fo=2, routed)           0.996     6.514    Pipeline_Register_two_1/Data_opb_PR2[0]
    SLICE_X42Y70         LUT3 (Prop_lut3_I1_O)        0.146     6.660 f  Pipeline_Register_two_1/p_3_out__0_carry_i_8/O
                         net (fo=4, routed)           0.692     7.352    Pipeline_Register_two_1/p_3_out__0_carry_i_8_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I3_O)        0.328     7.680 r  Pipeline_Register_two_1/p_3_out__0_carry_i_3/O
                         net (fo=2, routed)           0.567     8.247    Pipeline_Register_two_1/DI[0]
    SLICE_X45Y70         LUT5 (Prop_lut5_I0_O)        0.124     8.371 r  Pipeline_Register_two_1/p_3_out__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.371    Execute_1/ALU_1/save_addr_ret[0]_i_9[1]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.921 r  Execute_1/ALU_1/p_3_out__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.921    Execute_1/ALU_1/p_3_out__0_carry_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.160 r  Execute_1/ALU_1/p_3_out__0_carry__0/O[2]
                         net (fo=1, routed)           0.449     9.609    Pipeline_Register_two_1/n_reg[2]
    SLICE_X46Y70         LUT6 (Prop_lut6_I3_O)        0.302     9.911 r  Pipeline_Register_two_1/save_addr_ret[6]_i_9/O
                         net (fo=1, routed)           0.000     9.911    Pipeline_Register_two_1/save_addr_ret[6]_i_9_n_0
    SLICE_X46Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.152 r  Pipeline_Register_two_1/save_addr_ret_reg[6]_i_4/O
                         net (fo=2, routed)           0.747    10.899    Pipeline_Register_two_1/Execute_1/RES[6]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.197 r  Pipeline_Register_two_1/save_addr_ret[6]_i_1/O
                         net (fo=36, routed)          1.161    12.358    DEC_1/Reg_File_1/REG_DI[6]
    SLICE_X44Y69         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.427    12.458    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X44Y69         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[0][6]/C
                         clock pessimism              0.258    12.716    
                         clock uncertainty           -0.035    12.681    
    SLICE_X44Y69         FDRE (Setup_fdre_C_D)       -0.108    12.573    DEC_1/Reg_File_1/register_speicher_reg[0][6]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[8][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.198ns  (logic 2.684ns (37.288%)  route 4.514ns (62.712%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 12.453 - 7.690 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.541     5.062    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/Q
                         net (fo=2, routed)           0.996     6.514    Pipeline_Register_two_1/Data_opb_PR2[0]
    SLICE_X42Y70         LUT3 (Prop_lut3_I1_O)        0.146     6.660 f  Pipeline_Register_two_1/p_3_out__0_carry_i_8/O
                         net (fo=4, routed)           0.692     7.352    Pipeline_Register_two_1/p_3_out__0_carry_i_8_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I3_O)        0.328     7.680 r  Pipeline_Register_two_1/p_3_out__0_carry_i_3/O
                         net (fo=2, routed)           0.567     8.247    Pipeline_Register_two_1/DI[0]
    SLICE_X45Y70         LUT5 (Prop_lut5_I0_O)        0.124     8.371 r  Pipeline_Register_two_1/p_3_out__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.371    Execute_1/ALU_1/save_addr_ret[0]_i_9[1]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.921 r  Execute_1/ALU_1/p_3_out__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.921    Execute_1/ALU_1/p_3_out__0_carry_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.160 r  Execute_1/ALU_1/p_3_out__0_carry__0/O[2]
                         net (fo=1, routed)           0.449     9.609    Pipeline_Register_two_1/n_reg[2]
    SLICE_X46Y70         LUT6 (Prop_lut6_I3_O)        0.302     9.911 r  Pipeline_Register_two_1/save_addr_ret[6]_i_9/O
                         net (fo=1, routed)           0.000     9.911    Pipeline_Register_two_1/save_addr_ret[6]_i_9_n_0
    SLICE_X46Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.152 r  Pipeline_Register_two_1/save_addr_ret_reg[6]_i_4/O
                         net (fo=2, routed)           0.747    10.899    Pipeline_Register_two_1/Execute_1/RES[6]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.197 r  Pipeline_Register_two_1/save_addr_ret[6]_i_1/O
                         net (fo=36, routed)          1.063    12.260    DEC_1/Reg_File_1/REG_DI[6]
    SLICE_X43Y73         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[8][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.422    12.453    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[8][6]/C
                         clock pessimism              0.272    12.725    
                         clock uncertainty           -0.035    12.690    
    SLICE_X43Y73         FDRE (Setup_fdre_C_D)       -0.058    12.632    DEC_1/Reg_File_1/register_speicher_reg[8][6]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 2.684ns (37.408%)  route 4.491ns (62.592%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 12.452 - 7.690 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.541     5.062    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/Q
                         net (fo=2, routed)           0.996     6.514    Pipeline_Register_two_1/Data_opb_PR2[0]
    SLICE_X42Y70         LUT3 (Prop_lut3_I1_O)        0.146     6.660 f  Pipeline_Register_two_1/p_3_out__0_carry_i_8/O
                         net (fo=4, routed)           0.692     7.352    Pipeline_Register_two_1/p_3_out__0_carry_i_8_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I3_O)        0.328     7.680 r  Pipeline_Register_two_1/p_3_out__0_carry_i_3/O
                         net (fo=2, routed)           0.567     8.247    Pipeline_Register_two_1/DI[0]
    SLICE_X45Y70         LUT5 (Prop_lut5_I0_O)        0.124     8.371 r  Pipeline_Register_two_1/p_3_out__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.371    Execute_1/ALU_1/save_addr_ret[0]_i_9[1]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.921 r  Execute_1/ALU_1/p_3_out__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.921    Execute_1/ALU_1/p_3_out__0_carry_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.160 r  Execute_1/ALU_1/p_3_out__0_carry__0/O[2]
                         net (fo=1, routed)           0.449     9.609    Pipeline_Register_two_1/n_reg[2]
    SLICE_X46Y70         LUT6 (Prop_lut6_I3_O)        0.302     9.911 r  Pipeline_Register_two_1/save_addr_ret[6]_i_9/O
                         net (fo=1, routed)           0.000     9.911    Pipeline_Register_two_1/save_addr_ret[6]_i_9_n_0
    SLICE_X46Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.152 r  Pipeline_Register_two_1/save_addr_ret_reg[6]_i_4/O
                         net (fo=2, routed)           0.747    10.899    Pipeline_Register_two_1/Execute_1/RES[6]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.197 r  Pipeline_Register_two_1/save_addr_ret[6]_i_1/O
                         net (fo=36, routed)          1.040    12.237    DEC_1/Reg_File_1/REG_DI[6]
    SLICE_X44Y75         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.421    12.452    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[4][6]/C
                         clock pessimism              0.258    12.710    
                         clock uncertainty           -0.035    12.675    
    SLICE_X44Y75         FDRE (Setup_fdre_C_D)       -0.061    12.614    DEC_1/Reg_File_1/register_speicher_reg[4][6]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 2.636ns (37.167%)  route 4.456ns (62.833%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 12.452 - 7.690 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.541     5.062    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/Q
                         net (fo=2, routed)           0.996     6.514    Pipeline_Register_two_1/Data_opb_PR2[0]
    SLICE_X42Y70         LUT3 (Prop_lut3_I1_O)        0.146     6.660 f  Pipeline_Register_two_1/p_3_out__0_carry_i_8/O
                         net (fo=4, routed)           0.692     7.352    Pipeline_Register_two_1/p_3_out__0_carry_i_8_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I3_O)        0.328     7.680 r  Pipeline_Register_two_1/p_3_out__0_carry_i_3/O
                         net (fo=2, routed)           0.567     8.247    Pipeline_Register_two_1/DI[0]
    SLICE_X45Y70         LUT5 (Prop_lut5_I0_O)        0.124     8.371 r  Pipeline_Register_two_1/p_3_out__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.371    Execute_1/ALU_1/save_addr_ret[0]_i_9[1]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.921 r  Execute_1/ALU_1/p_3_out__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.921    Execute_1/ALU_1/p_3_out__0_carry_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.143 r  Execute_1/ALU_1/p_3_out__0_carry__0/O[0]
                         net (fo=1, routed)           0.303     9.446    Pipeline_Register_two_1/n_reg[0]
    SLICE_X47Y70         LUT6 (Prop_lut6_I3_O)        0.299     9.745 r  Pipeline_Register_two_1/save_addr_ret[4]_i_9/O
                         net (fo=1, routed)           0.000     9.745    Pipeline_Register_two_1/save_addr_ret[4]_i_9_n_0
    SLICE_X47Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     9.957 r  Pipeline_Register_two_1/save_addr_ret_reg[4]_i_4/O
                         net (fo=2, routed)           0.822    10.778    Pipeline_Register_two_1/Execute_1/RES[4]
    SLICE_X48Y68         LUT6 (Prop_lut6_I5_O)        0.299    11.077 r  Pipeline_Register_two_1/save_addr_ret[4]_i_1/O
                         net (fo=36, routed)          1.077    12.154    DEC_1/Reg_File_1/REG_DI[4]
    SLICE_X45Y74         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.421    12.452    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X45Y74         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[7][4]/C
                         clock pessimism              0.258    12.710    
                         clock uncertainty           -0.035    12.675    
    SLICE_X45Y74         FDRE (Setup_fdre_C_D)       -0.081    12.594    DEC_1/Reg_File_1/register_speicher_reg[7][4]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 2.684ns (37.802%)  route 4.416ns (62.198%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 12.454 - 7.690 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.541     5.062    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/Q
                         net (fo=2, routed)           0.996     6.514    Pipeline_Register_two_1/Data_opb_PR2[0]
    SLICE_X42Y70         LUT3 (Prop_lut3_I1_O)        0.146     6.660 f  Pipeline_Register_two_1/p_3_out__0_carry_i_8/O
                         net (fo=4, routed)           0.692     7.352    Pipeline_Register_two_1/p_3_out__0_carry_i_8_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I3_O)        0.328     7.680 r  Pipeline_Register_two_1/p_3_out__0_carry_i_3/O
                         net (fo=2, routed)           0.567     8.247    Pipeline_Register_two_1/DI[0]
    SLICE_X45Y70         LUT5 (Prop_lut5_I0_O)        0.124     8.371 r  Pipeline_Register_two_1/p_3_out__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.371    Execute_1/ALU_1/save_addr_ret[0]_i_9[1]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.921 r  Execute_1/ALU_1/p_3_out__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.921    Execute_1/ALU_1/p_3_out__0_carry_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.160 r  Execute_1/ALU_1/p_3_out__0_carry__0/O[2]
                         net (fo=1, routed)           0.449     9.609    Pipeline_Register_two_1/n_reg[2]
    SLICE_X46Y70         LUT6 (Prop_lut6_I3_O)        0.302     9.911 r  Pipeline_Register_two_1/save_addr_ret[6]_i_9/O
                         net (fo=1, routed)           0.000     9.911    Pipeline_Register_two_1/save_addr_ret[6]_i_9_n_0
    SLICE_X46Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.152 r  Pipeline_Register_two_1/save_addr_ret_reg[6]_i_4/O
                         net (fo=2, routed)           0.747    10.899    Pipeline_Register_two_1/Execute_1/RES[6]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.197 r  Pipeline_Register_two_1/save_addr_ret[6]_i_1/O
                         net (fo=36, routed)          0.965    12.162    DEC_1/Reg_File_1/REG_DI[6]
    SLICE_X44Y73         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.423    12.454    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X44Y73         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[2][6]/C
                         clock pessimism              0.258    12.712    
                         clock uncertainty           -0.035    12.677    
    SLICE_X44Y73         FDRE (Setup_fdre_C_D)       -0.061    12.616    DEC_1/Reg_File_1/register_speicher_reg[2][6]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[14][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 2.684ns (37.707%)  route 4.434ns (62.293%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 12.455 - 7.690 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.541     5.062    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/Q
                         net (fo=2, routed)           0.996     6.514    Pipeline_Register_two_1/Data_opb_PR2[0]
    SLICE_X42Y70         LUT3 (Prop_lut3_I1_O)        0.146     6.660 f  Pipeline_Register_two_1/p_3_out__0_carry_i_8/O
                         net (fo=4, routed)           0.692     7.352    Pipeline_Register_two_1/p_3_out__0_carry_i_8_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I3_O)        0.328     7.680 r  Pipeline_Register_two_1/p_3_out__0_carry_i_3/O
                         net (fo=2, routed)           0.567     8.247    Pipeline_Register_two_1/DI[0]
    SLICE_X45Y70         LUT5 (Prop_lut5_I0_O)        0.124     8.371 r  Pipeline_Register_two_1/p_3_out__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.371    Execute_1/ALU_1/save_addr_ret[0]_i_9[1]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.921 r  Execute_1/ALU_1/p_3_out__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.921    Execute_1/ALU_1/p_3_out__0_carry_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.160 r  Execute_1/ALU_1/p_3_out__0_carry__0/O[2]
                         net (fo=1, routed)           0.449     9.609    Pipeline_Register_two_1/n_reg[2]
    SLICE_X46Y70         LUT6 (Prop_lut6_I3_O)        0.302     9.911 r  Pipeline_Register_two_1/save_addr_ret[6]_i_9/O
                         net (fo=1, routed)           0.000     9.911    Pipeline_Register_two_1/save_addr_ret[6]_i_9_n_0
    SLICE_X46Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.152 r  Pipeline_Register_two_1/save_addr_ret_reg[6]_i_4/O
                         net (fo=2, routed)           0.747    10.899    Pipeline_Register_two_1/Execute_1/RES[6]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.197 r  Pipeline_Register_two_1/save_addr_ret[6]_i_1/O
                         net (fo=36, routed)          0.983    12.180    DEC_1/Reg_File_1/REG_DI[6]
    SLICE_X44Y72         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.424    12.455    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[14][6]/C
                         clock pessimism              0.258    12.713    
                         clock uncertainty           -0.035    12.678    
    SLICE_X44Y72         FDRE (Setup_fdre_C_D)       -0.043    12.635    DEC_1/Reg_File_1/register_speicher_reg[14][6]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.070ns  (logic 2.636ns (37.284%)  route 4.434ns (62.716%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 12.452 - 7.690 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.541     5.062    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/Q
                         net (fo=2, routed)           0.996     6.514    Pipeline_Register_two_1/Data_opb_PR2[0]
    SLICE_X42Y70         LUT3 (Prop_lut3_I1_O)        0.146     6.660 f  Pipeline_Register_two_1/p_3_out__0_carry_i_8/O
                         net (fo=4, routed)           0.692     7.352    Pipeline_Register_two_1/p_3_out__0_carry_i_8_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I3_O)        0.328     7.680 r  Pipeline_Register_two_1/p_3_out__0_carry_i_3/O
                         net (fo=2, routed)           0.567     8.247    Pipeline_Register_two_1/DI[0]
    SLICE_X45Y70         LUT5 (Prop_lut5_I0_O)        0.124     8.371 r  Pipeline_Register_two_1/p_3_out__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.371    Execute_1/ALU_1/save_addr_ret[0]_i_9[1]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.921 r  Execute_1/ALU_1/p_3_out__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.921    Execute_1/ALU_1/p_3_out__0_carry_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.143 r  Execute_1/ALU_1/p_3_out__0_carry__0/O[0]
                         net (fo=1, routed)           0.303     9.446    Pipeline_Register_two_1/n_reg[0]
    SLICE_X47Y70         LUT6 (Prop_lut6_I3_O)        0.299     9.745 r  Pipeline_Register_two_1/save_addr_ret[4]_i_9/O
                         net (fo=1, routed)           0.000     9.745    Pipeline_Register_two_1/save_addr_ret[4]_i_9_n_0
    SLICE_X47Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     9.957 r  Pipeline_Register_two_1/save_addr_ret_reg[4]_i_4/O
                         net (fo=2, routed)           0.822    10.778    Pipeline_Register_two_1/Execute_1/RES[4]
    SLICE_X48Y68         LUT6 (Prop_lut6_I5_O)        0.299    11.077 r  Pipeline_Register_two_1/save_addr_ret[4]_i_1/O
                         net (fo=36, routed)          1.055    12.132    DEC_1/Reg_File_1/REG_DI[4]
    SLICE_X44Y75         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.421    12.452    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[4][4]/C
                         clock pessimism              0.258    12.710    
                         clock uncertainty           -0.035    12.675    
    SLICE_X44Y75         FDRE (Setup_fdre_C_D)       -0.081    12.594    DEC_1/Reg_File_1/register_speicher_reg[4][4]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Z_PR2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[9][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 1.734ns (24.578%)  route 5.322ns (75.422%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 12.454 - 7.690 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.547     5.068    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  Pipeline_Register_two_1/Z_PR2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  Pipeline_Register_two_1/Z_PR2_reg[2]/Q
                         net (fo=29, routed)          1.188     6.712    Pipeline_Register_two_1/Z_PR2_reg_n_0_[2]
    SLICE_X48Y63         LUT5 (Prop_lut5_I0_O)        0.124     6.836 r  Pipeline_Register_two_1/RAM_reg_0_255_0_0_i_7/O
                         net (fo=128, routed)         1.216     8.052    Execute_1/Data_Memory_1/RAM_reg_768_1023_3_3/A2
    SLICE_X46Y59         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.366     8.419 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000     8.419    Execute_1/Data_Memory_1/RAM_reg_768_1023_3_3/OC
    SLICE_X46Y59         MUXF7 (Prop_muxf7_I1_O)      0.247     8.666 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_3_3/F7.B/O
                         net (fo=1, routed)           0.000     8.666    Execute_1/Data_Memory_1/RAM_reg_768_1023_3_3/O0
    SLICE_X46Y59         MUXF8 (Prop_muxf8_I0_O)      0.098     8.764 r  Execute_1/Data_Memory_1/RAM_reg_768_1023_3_3/F8/O
                         net (fo=1, routed)           0.897     9.660    Execute_1/Data_Memory_1/RAM_reg_768_1023_3_3_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.319     9.979 r  Execute_1/Data_Memory_1/save_addr_ret[3]_i_3/O
                         net (fo=1, routed)           0.820    10.800    Pipeline_Register_two_1/DO[3]
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    10.924 r  Pipeline_Register_two_1/save_addr_ret[3]_i_1/O
                         net (fo=36, routed)          1.201    12.125    DEC_1/Reg_File_1/REG_DI[3]
    SLICE_X37Y71         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.423    12.454    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[9][3]/C
                         clock pessimism              0.258    12.712    
                         clock uncertainty           -0.035    12.677    
    SLICE_X37Y71         FDRE (Setup_fdre_C_D)       -0.058    12.619    DEC_1/Reg_File_1/register_speicher_reg[9][3]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 2.684ns (38.067%)  route 4.367ns (61.933%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 12.452 - 7.690 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.541     5.062    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/Q
                         net (fo=2, routed)           0.996     6.514    Pipeline_Register_two_1/Data_opb_PR2[0]
    SLICE_X42Y70         LUT3 (Prop_lut3_I1_O)        0.146     6.660 f  Pipeline_Register_two_1/p_3_out__0_carry_i_8/O
                         net (fo=4, routed)           0.692     7.352    Pipeline_Register_two_1/p_3_out__0_carry_i_8_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I3_O)        0.328     7.680 r  Pipeline_Register_two_1/p_3_out__0_carry_i_3/O
                         net (fo=2, routed)           0.567     8.247    Pipeline_Register_two_1/DI[0]
    SLICE_X45Y70         LUT5 (Prop_lut5_I0_O)        0.124     8.371 r  Pipeline_Register_two_1/p_3_out__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.371    Execute_1/ALU_1/save_addr_ret[0]_i_9[1]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.921 r  Execute_1/ALU_1/p_3_out__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.921    Execute_1/ALU_1/p_3_out__0_carry_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.160 r  Execute_1/ALU_1/p_3_out__0_carry__0/O[2]
                         net (fo=1, routed)           0.449     9.609    Pipeline_Register_two_1/n_reg[2]
    SLICE_X46Y70         LUT6 (Prop_lut6_I3_O)        0.302     9.911 r  Pipeline_Register_two_1/save_addr_ret[6]_i_9/O
                         net (fo=1, routed)           0.000     9.911    Pipeline_Register_two_1/save_addr_ret[6]_i_9_n_0
    SLICE_X46Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.152 r  Pipeline_Register_two_1/save_addr_ret_reg[6]_i_4/O
                         net (fo=2, routed)           0.747    10.899    Pipeline_Register_two_1/Execute_1/RES[6]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.197 r  Pipeline_Register_two_1/save_addr_ret[6]_i_1/O
                         net (fo=36, routed)          0.916    12.113    DEC_1/Reg_File_1/REG_DI[6]
    SLICE_X44Y74         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.421    12.452    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[6][6]/C
                         clock pessimism              0.258    12.710    
                         clock uncertainty           -0.035    12.675    
    SLICE_X44Y74         FDRE (Setup_fdre_C_D)       -0.061    12.614    DEC_1/Reg_File_1/register_speicher_reg[6][6]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -12.113    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            DEC_1/Reg_File_1/register_speicher_reg[13][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.690ns  (sys_clk_pin rise@7.690ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 2.684ns (38.007%)  route 4.378ns (61.993%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 12.453 - 7.690 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.541     5.062    Pipeline_Register_two_1/clk_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  Pipeline_Register_two_1/Data_opb_PR2_reg[0]/Q
                         net (fo=2, routed)           0.996     6.514    Pipeline_Register_two_1/Data_opb_PR2[0]
    SLICE_X42Y70         LUT3 (Prop_lut3_I1_O)        0.146     6.660 f  Pipeline_Register_two_1/p_3_out__0_carry_i_8/O
                         net (fo=4, routed)           0.692     7.352    Pipeline_Register_two_1/p_3_out__0_carry_i_8_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I3_O)        0.328     7.680 r  Pipeline_Register_two_1/p_3_out__0_carry_i_3/O
                         net (fo=2, routed)           0.567     8.247    Pipeline_Register_two_1/DI[0]
    SLICE_X45Y70         LUT5 (Prop_lut5_I0_O)        0.124     8.371 r  Pipeline_Register_two_1/p_3_out__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.371    Execute_1/ALU_1/save_addr_ret[0]_i_9[1]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.921 r  Execute_1/ALU_1/p_3_out__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.921    Execute_1/ALU_1/p_3_out__0_carry_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.160 r  Execute_1/ALU_1/p_3_out__0_carry__0/O[2]
                         net (fo=1, routed)           0.449     9.609    Pipeline_Register_two_1/n_reg[2]
    SLICE_X46Y70         LUT6 (Prop_lut6_I3_O)        0.302     9.911 r  Pipeline_Register_two_1/save_addr_ret[6]_i_9/O
                         net (fo=1, routed)           0.000     9.911    Pipeline_Register_two_1/save_addr_ret[6]_i_9_n_0
    SLICE_X46Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.152 r  Pipeline_Register_two_1/save_addr_ret_reg[6]_i_4/O
                         net (fo=2, routed)           0.747    10.899    Pipeline_Register_two_1/Execute_1/RES[6]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.197 r  Pipeline_Register_two_1/save_addr_ret[6]_i_1/O
                         net (fo=36, routed)          0.927    12.124    DEC_1/Reg_File_1/REG_DI[6]
    SLICE_X41Y73         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.690     7.690 r  
    W5                                                0.000     7.690 r  clk (IN)
                         net (fo=0)                   0.000     7.690    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.940    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.031 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.422    12.453    DEC_1/Reg_File_1/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  DEC_1/Reg_File_1/register_speicher_reg[13][6]/C
                         clock pessimism              0.272    12.725    
                         clock uncertainty           -0.035    12.690    
    SLICE_X41Y73         FDRE (Setup_fdre_C_D)       -0.058    12.632    DEC_1/Reg_File_1/register_speicher_reg[13][6]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                  0.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Execute_1/puls_seg_1/SEG_N_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.563     1.446    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  Execute_1/puls_seg_1/SEG_N_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Execute_1/puls_seg_1/SEG_N_reg[0][5]/Q
                         net (fo=1, routed)           0.087     1.674    Execute_1/puls_seg_1/SEG_N_reg[0][5]
    SLICE_X52Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.719 r  Execute_1/puls_seg_1/SEG_MUXED_int_FF[5]_i_1/O
                         net (fo=1, routed)           0.000     1.719    Execute_1/puls_seg_1/SEG_MUXED_int[5]
    SLICE_X52Y58         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.833     1.961    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[5]/C
                         clock pessimism             -0.502     1.459    
    SLICE_X52Y58         FDRE (Hold_fdre_C_D)         0.120     1.579    Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Execute_1/puls_seg_1/CE_disp_cntr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Execute_1/puls_seg_1/cntr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.564     1.447    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  Execute_1/puls_seg_1/CE_disp_cntr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Execute_1/puls_seg_1/CE_disp_cntr_reg/Q
                         net (fo=2, routed)           0.098     1.686    Execute_1/puls_seg_1/CE_disp_cntr
    SLICE_X50Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.731 r  Execute_1/puls_seg_1/cntr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.731    Execute_1/puls_seg_1/cntr_disp[0]_i_1_n_0
    SLICE_X50Y56         FDRE                                         r  Execute_1/puls_seg_1/cntr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.834     1.962    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  Execute_1/puls_seg_1/cntr_disp_reg[0]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X50Y56         FDRE (Hold_fdre_C_D)         0.120     1.580    Execute_1/puls_seg_1/cntr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Execute_1/puls_seg_1/CE_disp_cntr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Execute_1/puls_seg_1/cntr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.564     1.447    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  Execute_1/puls_seg_1/CE_disp_cntr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Execute_1/puls_seg_1/CE_disp_cntr_reg/Q
                         net (fo=2, routed)           0.102     1.690    Execute_1/puls_seg_1/CE_disp_cntr
    SLICE_X50Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.735 r  Execute_1/puls_seg_1/cntr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.735    Execute_1/puls_seg_1/cntr_disp[1]_i_1_n_0
    SLICE_X50Y56         FDRE                                         r  Execute_1/puls_seg_1/cntr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.834     1.962    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  Execute_1/puls_seg_1/cntr_disp_reg[1]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X50Y56         FDRE (Hold_fdre_C_D)         0.121     1.581    Execute_1/puls_seg_1/cntr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Execute_1/Ports_1/seg0_N_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Execute_1/puls_seg_1/SEG_N_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.562     1.445    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X51Y60         FDRE                                         r  Execute_1/Ports_1/seg0_N_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Execute_1/Ports_1/seg0_N_reg[1]/Q
                         net (fo=2, routed)           0.113     1.699    Execute_1/puls_seg_1/SEG_N_reg[0][7]_0[1]
    SLICE_X53Y60         FDRE                                         r  Execute_1/puls_seg_1/SEG_N_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.832     1.960    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  Execute_1/puls_seg_1/SEG_N_reg[0][1]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X53Y60         FDRE (Hold_fdre_C_D)         0.075     1.536    Execute_1/puls_seg_1/SEG_N_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Execute_1/puls_seg_1/en_seg_in_intern_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Execute_1/puls_seg_1/en_seg_out_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.564     1.447    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  Execute_1/puls_seg_1/en_seg_in_intern_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Execute_1/puls_seg_1/en_seg_in_intern_reg[3]/Q
                         net (fo=1, routed)           0.139     1.727    Execute_1/puls_seg_1/en_seg_in_intern[3]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.047     1.774 r  Execute_1/puls_seg_1/en_seg_out_ff[3]_i_1/O
                         net (fo=1, routed)           0.000     1.774    Execute_1/puls_seg_1/en_seg_out_ff[3]_i_1_n_0
    SLICE_X50Y56         FDRE                                         r  Execute_1/puls_seg_1/en_seg_out_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.834     1.962    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  Execute_1/puls_seg_1/en_seg_out_ff_reg[3]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X50Y56         FDRE (Hold_fdre_C_D)         0.131     1.591    Execute_1/puls_seg_1/en_seg_out_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Execute_1/puls_seg_1/SEG_N_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.563     1.446    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  Execute_1/puls_seg_1/SEG_N_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  Execute_1/puls_seg_1/SEG_N_reg[0][3]/Q
                         net (fo=1, routed)           0.059     1.653    Execute_1/puls_seg_1/SEG_N_reg[0][3]
    SLICE_X50Y58         LUT6 (Prop_lut6_I1_O)        0.098     1.751 r  Execute_1/puls_seg_1/SEG_MUXED_int_FF[3]_i_1/O
                         net (fo=1, routed)           0.000     1.751    Execute_1/puls_seg_1/SEG_MUXED_int[3]
    SLICE_X50Y58         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.833     1.961    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[3]/C
                         clock pessimism             -0.515     1.446    
    SLICE_X50Y58         FDRE (Hold_fdre_C_D)         0.120     1.566    Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Execute_1/puls_seg_1/SEG_N_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.561     1.444    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  Execute_1/puls_seg_1/SEG_N_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  Execute_1/puls_seg_1/SEG_N_reg[0][6]/Q
                         net (fo=1, routed)           0.059     1.651    Execute_1/puls_seg_1/SEG_N_reg[0][6]
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.098     1.749 r  Execute_1/puls_seg_1/SEG_MUXED_int_FF[6]_i_1/O
                         net (fo=1, routed)           0.000     1.749    Execute_1/puls_seg_1/SEG_MUXED_int[6]
    SLICE_X54Y62         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.830     1.958    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[6]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X54Y62         FDRE (Hold_fdre_C_D)         0.120     1.564    Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Execute_1/puls_seg_1/SEG_N_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.562     1.445    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  Execute_1/puls_seg_1/SEG_N_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Execute_1/puls_seg_1/SEG_N_reg[0][1]/Q
                         net (fo=1, routed)           0.054     1.628    Execute_1/puls_seg_1/SEG_N_reg[0][1]
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.099     1.727 r  Execute_1/puls_seg_1/SEG_MUXED_int_FF[1]_i_1/O
                         net (fo=1, routed)           0.000     1.727    Execute_1/puls_seg_1/SEG_MUXED_int[1]
    SLICE_X53Y60         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.832     1.960    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[1]/C
                         clock pessimism             -0.515     1.445    
    SLICE_X53Y60         FDRE (Hold_fdre_C_D)         0.091     1.536    Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Execute_1/puls_seg_1/SEG_N_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.563     1.446    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  Execute_1/puls_seg_1/SEG_N_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  Execute_1/puls_seg_1/SEG_N_reg[0][2]/Q
                         net (fo=1, routed)           0.054     1.629    Execute_1/puls_seg_1/SEG_N_reg[0][2]
    SLICE_X51Y58         LUT6 (Prop_lut6_I1_O)        0.099     1.728 r  Execute_1/puls_seg_1/SEG_MUXED_int_FF[2]_i_1/O
                         net (fo=1, routed)           0.000     1.728    Execute_1/puls_seg_1/SEG_MUXED_int[2]
    SLICE_X51Y58         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.833     1.961    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[2]/C
                         clock pessimism             -0.515     1.446    
    SLICE_X51Y58         FDRE (Hold_fdre_C_D)         0.091     1.537    Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Execute_1/puls_seg_1/SEG_N_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.562     1.445    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  Execute_1/puls_seg_1/SEG_N_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Execute_1/puls_seg_1/SEG_N_reg[0][4]/Q
                         net (fo=1, routed)           0.054     1.628    Execute_1/puls_seg_1/SEG_N_reg[0][4]
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.099     1.727 r  Execute_1/puls_seg_1/SEG_MUXED_int_FF[4]_i_1/O
                         net (fo=1, routed)           0.000     1.727    Execute_1/puls_seg_1/SEG_MUXED_int[4]
    SLICE_X55Y60         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.832     1.960    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[4]/C
                         clock pessimism             -0.515     1.445    
    SLICE_X55Y60         FDRE (Hold_fdre_C_D)         0.091     1.536    Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         7.690
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         7.690       5.535      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X40Y73   DEC_1/Reg_File_1/register_speicher_reg[0][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X44Y69   DEC_1/Reg_File_1/register_speicher_reg[0][1]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X40Y73   DEC_1/Reg_File_1/register_speicher_reg[0][2]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X40Y73   DEC_1/Reg_File_1/register_speicher_reg[0][3]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X40Y73   DEC_1/Reg_File_1/register_speicher_reg[0][4]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X44Y69   DEC_1/Reg_File_1/register_speicher_reg[0][5]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X44Y69   DEC_1/Reg_File_1/register_speicher_reg[0][6]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X40Y73   DEC_1/Reg_File_1/register_speicher_reg[0][7]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.690       6.690      SLICE_X42Y70   DEC_1/Reg_File_1/register_speicher_reg[10][0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X52Y64   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X52Y64   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X52Y64   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X52Y64   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X52Y64   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X52Y64   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X52Y64   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X52Y64   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X46Y63   Execute_1/Data_Memory_1/RAM_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         2.690       1.440      SLICE_X46Y63   Execute_1/Data_Memory_1/RAM_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y64   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y64   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y64   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y64   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y64   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y64   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y64   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y64   Execute_1/Data_Memory_1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y63   Execute_1/Data_Memory_1/RAM_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y63   Execute_1/Data_Memory_1/RAM_reg_0_255_1_1/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTC_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.997ns  (logic 4.022ns (44.703%)  route 4.975ns (55.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.557     5.078    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X54Y60         FDRE                                         r  Execute_1/Ports_1/PORTC_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  Execute_1/Ports_1/PORTC_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.975    10.571    lopt_14
    V13                  OBUF (Prop_obuf_I_O)         3.504    14.075 r  PORT_SEG_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.075    PORT_SEG[8]
    V13                                                               r  PORT_SEG[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTB_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.527ns  (logic 4.019ns (47.128%)  route 4.508ns (52.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.553     5.074    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  Execute_1/Ports_1/PORTB_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  Execute_1/Ports_1/PORTB_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.508    10.100    lopt_13
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.601 r  PORT_SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.601    PORT_SEG[7]
    V14                                                               r  PORT_SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTB_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.397ns  (logic 4.024ns (47.923%)  route 4.373ns (52.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.553     5.074    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  Execute_1/Ports_1/PORTB_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  Execute_1/Ports_1/PORTB_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           4.373     9.965    lopt_12
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.471 r  PORT_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.471    PORT_SEG[6]
    U14                                                               r  PORT_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTB_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.347ns  (logic 4.023ns (48.192%)  route 4.325ns (51.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.552     5.073    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  Execute_1/Ports_1/PORTB_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  Execute_1/Ports_1/PORTB_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.325     9.916    lopt
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.420 r  PORT_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.420    PORT_SEG[0]
    U16                                                               r  PORT_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTB_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.332ns  (logic 4.032ns (48.397%)  route 4.300ns (51.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.553     5.074    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  Execute_1/Ports_1/PORTB_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  Execute_1/Ports_1/PORTB_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.300     9.891    lopt_11
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.406 r  PORT_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.406    PORT_SEG[5]
    U15                                                               r  PORT_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTB_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.895ns  (logic 3.965ns (50.219%)  route 3.930ns (49.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.553     5.074    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  Execute_1/Ports_1/PORTB_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  Execute_1/Ports_1/PORTB_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.930     9.460    lopt_9
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.969 r  PORT_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.969    PORT_SEG[3]
    V19                                                               r  PORT_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            SEG_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.766ns  (logic 3.954ns (50.910%)  route 3.812ns (49.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.555     5.076    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X48Y61         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[7]/Q
                         net (fo=1, routed)           3.812     9.344    SEG_out_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.498    12.842 r  SEG_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.842    SEG_out[7]
    V7                                                                r  SEG_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTB_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.752ns  (logic 3.957ns (51.042%)  route 3.795ns (48.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.553     5.074    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  Execute_1/Ports_1/PORTB_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  Execute_1/Ports_1/PORTB_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.795     9.325    lopt_8
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.826 r  PORT_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.826    PORT_SEG[2]
    U19                                                               r  PORT_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            SEG_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.557ns  (logic 4.022ns (53.226%)  route 3.535ns (46.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.558     5.079    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[5]/Q
                         net (fo=1, routed)           3.535     9.132    SEG_out_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.636 r  SEG_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.636    SEG_out[5]
    V5                                                                r  SEG_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            SEG_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.433ns  (logic 4.054ns (54.538%)  route 3.379ns (45.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.558     5.079    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Execute_1/puls_seg_1/SEG_MUXED_int_FF_reg[3]/Q
                         net (fo=1, routed)           3.379     8.976    SEG_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.511 r  SEG_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.511    SEG_out[3]
    V8                                                                r  SEG_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTC_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.417ns (72.318%)  route 0.543ns (27.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.562     1.445    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X54Y60         FDRE                                         r  Execute_1/Ports_1/PORTC_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  Execute_1/Ports_1/PORTC_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.543     2.136    lopt_5
    P1                   OBUF (Prop_obuf_I_O)         1.269     3.405 r  PORT_SEG_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.405    PORT_SEG[14]
    P1                                                                r  PORT_SEG[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTC_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.372ns (69.314%)  route 0.608ns (30.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.557     1.440    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X54Y68         FDRE                                         r  Execute_1/Ports_1/PORTC_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  Execute_1/Ports_1/PORTC_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.608     2.212    lopt_4
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.420 r  PORT_SEG_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.420    PORT_SEG[13]
    N3                                                                r  PORT_SEG[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTC_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.383ns (67.352%)  route 0.670ns (32.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.557     1.440    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X54Y68         FDRE                                         r  Execute_1/Ports_1/PORTC_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  Execute_1/Ports_1/PORTC_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.670     2.275    lopt_3
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.494 r  PORT_SEG_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.494    PORT_SEG[12]
    P3                                                                r  PORT_SEG[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTC_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.373ns (64.153%)  route 0.767ns (35.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.562     1.445    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X54Y60         FDRE                                         r  Execute_1/Ports_1/PORTC_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Execute_1/Ports_1/PORTC_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.767     2.377    lopt_15
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.586 r  PORT_SEG_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.586    PORT_SEG[9]
    V3                                                                r  PORT_SEG[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTC_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.386ns (63.649%)  route 0.792ns (36.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.557     1.440    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X54Y68         FDRE                                         r  Execute_1/Ports_1/PORTC_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  Execute_1/Ports_1/PORTC_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.792     2.396    lopt_6
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.618 r  PORT_SEG_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.618    PORT_SEG[15]
    L1                                                                r  PORT_SEG[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTC_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.390ns (62.178%)  route 0.846ns (37.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.562     1.445    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X54Y60         FDRE                                         r  Execute_1/Ports_1/PORTC_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Execute_1/Ports_1/PORTC_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.846     2.455    lopt_1
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.681 r  PORT_SEG_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.681    PORT_SEG[10]
    W3                                                                r  PORT_SEG[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/puls_seg_1/en_seg_out_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            SEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.345ns (59.086%)  route 0.931ns (40.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.562     1.445    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  Execute_1/puls_seg_1/en_seg_out_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Execute_1/puls_seg_1/en_seg_out_ff_reg[0]/Q
                         net (fo=1, routed)           0.931     2.518    SEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.722 r  SEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.722    SEG_AN[0]
    U2                                                                r  SEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/Ports_1/PORTC_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            PORT_SEG[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.369ns (60.019%)  route 0.912ns (39.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.562     1.445    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X54Y60         FDRE                                         r  Execute_1/Ports_1/PORTC_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Execute_1/Ports_1/PORTC_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.912     2.521    lopt_2
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.726 r  PORT_SEG_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.726    PORT_SEG[11]
    U3                                                                r  PORT_SEG[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/puls_seg_1/en_seg_out_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            SEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.381ns (57.224%)  route 1.033ns (42.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.562     1.445    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  Execute_1/puls_seg_1/en_seg_out_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Execute_1/puls_seg_1/en_seg_out_ff_reg[1]/Q
                         net (fo=1, routed)           1.033     2.606    SEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.253     3.859 r  SEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.859    SEG_AN[1]
    U4                                                                r  SEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Execute_1/puls_seg_1/en_seg_out_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Destination:            SEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.425ns (58.783%)  route 0.999ns (41.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.564     1.447    Execute_1/puls_seg_1/clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  Execute_1/puls_seg_1/en_seg_out_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  Execute_1/puls_seg_1/en_seg_out_ff_reg[2]/Q
                         net (fo=1, routed)           0.999     2.594    SEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.277     3.871 r  SEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.871    SEG_AN[2]
    V4                                                                r  SEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PIN[3]
                            (input port)
  Destination:            Execute_1/Ports_1/PINB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.512ns  (logic 1.448ns (26.279%)  route 4.063ns (73.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  PIN[3] (IN)
                         net (fo=0)                   0.000     0.000    PIN[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PIN_IBUF[3]_inst/O
                         net (fo=1, routed)           4.063     5.512    Execute_1/Ports_1/PIN_IBUF[3]
    SLICE_X51Y65         FDRE                                         r  Execute_1/Ports_1/PINB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.436     4.777    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X51Y65         FDRE                                         r  Execute_1/Ports_1/PINB_reg[3]/C

Slack:                    inf
  Source:                 PIN[5]
                            (input port)
  Destination:            Execute_1/Ports_1/PINB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.401ns  (logic 1.466ns (27.143%)  route 3.935ns (72.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  PIN[5] (IN)
                         net (fo=0)                   0.000     0.000    PIN[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  PIN_IBUF[5]_inst/O
                         net (fo=1, routed)           3.935     5.401    Execute_1/Ports_1/PIN_IBUF[5]
    SLICE_X49Y64         FDRE                                         r  Execute_1/Ports_1/PINB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.436     4.777    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  Execute_1/Ports_1/PINB_reg[5]/C

Slack:                    inf
  Source:                 PIN[0]
                            (input port)
  Destination:            Execute_1/Ports_1/PINB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 1.453ns (26.990%)  route 3.930ns (73.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  PIN[0] (IN)
                         net (fo=0)                   0.000     0.000    PIN[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  PIN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.930     5.383    Execute_1/Ports_1/PIN_IBUF[0]
    SLICE_X53Y66         FDRE                                         r  Execute_1/Ports_1/PINB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.435     4.776    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X53Y66         FDRE                                         r  Execute_1/Ports_1/PINB_reg[0]/C

Slack:                    inf
  Source:                 PIN[2]
                            (input port)
  Destination:            Execute_1/Ports_1/PINB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.378ns  (logic 1.464ns (27.219%)  route 3.914ns (72.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  PIN[2] (IN)
                         net (fo=0)                   0.000     0.000    PIN[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  PIN_IBUF[2]_inst/O
                         net (fo=1, routed)           3.914     5.378    Execute_1/Ports_1/PIN_IBUF[2]
    SLICE_X53Y66         FDRE                                         r  Execute_1/Ports_1/PINB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.435     4.776    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X53Y66         FDRE                                         r  Execute_1/Ports_1/PINB_reg[2]/C

Slack:                    inf
  Source:                 PIN[6]
                            (input port)
  Destination:            Execute_1/Ports_1/PINB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.371ns  (logic 1.450ns (26.990%)  route 3.922ns (73.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  PIN[6] (IN)
                         net (fo=0)                   0.000     0.000    PIN[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  PIN_IBUF[6]_inst/O
                         net (fo=1, routed)           3.922     5.371    Execute_1/Ports_1/PIN_IBUF[6]
    SLICE_X51Y65         FDRE                                         r  Execute_1/Ports_1/PINB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.436     4.777    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X51Y65         FDRE                                         r  Execute_1/Ports_1/PINB_reg[6]/C

Slack:                    inf
  Source:                 PIN[1]
                            (input port)
  Destination:            Execute_1/Ports_1/PINB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.341ns  (logic 1.461ns (27.362%)  route 3.879ns (72.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  PIN[1] (IN)
                         net (fo=0)                   0.000     0.000    PIN[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  PIN_IBUF[1]_inst/O
                         net (fo=1, routed)           3.879     5.341    Execute_1/Ports_1/PIN_IBUF[1]
    SLICE_X51Y65         FDRE                                         r  Execute_1/Ports_1/PINB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.436     4.777    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X51Y65         FDRE                                         r  Execute_1/Ports_1/PINB_reg[1]/C

Slack:                    inf
  Source:                 PIN[7]
                            (input port)
  Destination:            Execute_1/Ports_1/PINB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.324ns  (logic 1.459ns (27.403%)  route 3.865ns (72.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  PIN[7] (IN)
                         net (fo=0)                   0.000     0.000    PIN[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  PIN_IBUF[7]_inst/O
                         net (fo=1, routed)           3.865     5.324    Execute_1/Ports_1/PIN_IBUF[7]
    SLICE_X42Y67         FDRE                                         r  Execute_1/Ports_1/PINB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.429     4.770    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  Execute_1/Ports_1/PINB_reg[7]/C

Slack:                    inf
  Source:                 PIN[19]
                            (input port)
  Destination:            Execute_1/Ports_1/PIND_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.454ns (27.430%)  route 3.846ns (72.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  PIN[19] (IN)
                         net (fo=0)                   0.000     0.000    PIN[19]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  PIN_IBUF[19]_inst/O
                         net (fo=1, routed)           3.846     5.300    Execute_1/Ports_1/PIN_IBUF[19]
    SLICE_X48Y66         FDRE                                         r  Execute_1/Ports_1/PIND_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.434     4.775    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X48Y66         FDRE                                         r  Execute_1/Ports_1/PIND_reg[3]/C

Slack:                    inf
  Source:                 PIN[17]
                            (input port)
  Destination:            Execute_1/Ports_1/PIND_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.265ns  (logic 1.451ns (27.563%)  route 3.814ns (72.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  PIN[17] (IN)
                         net (fo=0)                   0.000     0.000    PIN[17]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PIN_IBUF[17]_inst/O
                         net (fo=1, routed)           3.814     5.265    Execute_1/Ports_1/PIN_IBUF[17]
    SLICE_X49Y64         FDRE                                         r  Execute_1/Ports_1/PIND_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.436     4.777    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  Execute_1/Ports_1/PIND_reg[1]/C

Slack:                    inf
  Source:                 PIN[16]
                            (input port)
  Destination:            Execute_1/Ports_1/PIND_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.199ns  (logic 1.441ns (27.723%)  route 3.758ns (72.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  PIN[16] (IN)
                         net (fo=0)                   0.000     0.000    PIN[16]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  PIN_IBUF[16]_inst/O
                         net (fo=1, routed)           3.758     5.199    Execute_1/Ports_1/PIN_IBUF[16]
    SLICE_X48Y66         FDRE                                         r  Execute_1/Ports_1/PIND_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         1.434     4.775    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X48Y66         FDRE                                         r  Execute_1/Ports_1/PIND_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PIN[12]
                            (input port)
  Destination:            Execute_1/Ports_1/PINC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.237ns (28.948%)  route 0.581ns (71.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  PIN[12] (IN)
                         net (fo=0)                   0.000     0.000    PIN[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  PIN_IBUF[12]_inst/O
                         net (fo=1, routed)           0.581     0.817    Execute_1/Ports_1/PIN_IBUF[12]
    SLICE_X58Y66         FDRE                                         r  Execute_1/Ports_1/PINC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.855     1.982    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  Execute_1/Ports_1/PINC_reg[4]/C

Slack:                    inf
  Source:                 PIN[14]
                            (input port)
  Destination:            Execute_1/Ports_1/PINC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.223ns (26.876%)  route 0.608ns (73.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  PIN[14] (IN)
                         net (fo=0)                   0.000     0.000    PIN[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  PIN_IBUF[14]_inst/O
                         net (fo=1, routed)           0.608     0.831    Execute_1/Ports_1/PIN_IBUF[14]
    SLICE_X58Y64         FDRE                                         r  Execute_1/Ports_1/PINC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.856     1.984    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  Execute_1/Ports_1/PINC_reg[6]/C

Slack:                    inf
  Source:                 PIN[11]
                            (input port)
  Destination:            Execute_1/Ports_1/PINC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.232ns (27.671%)  route 0.606ns (72.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  PIN[11] (IN)
                         net (fo=0)                   0.000     0.000    PIN[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  PIN_IBUF[11]_inst/O
                         net (fo=1, routed)           0.606     0.838    Execute_1/Ports_1/PIN_IBUF[11]
    SLICE_X58Y66         FDRE                                         r  Execute_1/Ports_1/PINC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.855     1.982    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  Execute_1/Ports_1/PINC_reg[3]/C

Slack:                    inf
  Source:                 PIN[15]
                            (input port)
  Destination:            Execute_1/Ports_1/PINC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.224ns (26.552%)  route 0.620ns (73.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  PIN[15] (IN)
                         net (fo=0)                   0.000     0.000    PIN[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  PIN_IBUF[15]_inst/O
                         net (fo=1, routed)           0.620     0.845    Execute_1/Ports_1/PIN_IBUF[15]
    SLICE_X58Y66         FDRE                                         r  Execute_1/Ports_1/PINC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.855     1.982    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  Execute_1/Ports_1/PINC_reg[7]/C

Slack:                    inf
  Source:                 PIN[9]
                            (input port)
  Destination:            Execute_1/Ports_1/PINC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.220ns (26.040%)  route 0.626ns (73.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  PIN[9] (IN)
                         net (fo=0)                   0.000     0.000    PIN[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PIN_IBUF[9]_inst/O
                         net (fo=1, routed)           0.626     0.846    Execute_1/Ports_1/PIN_IBUF[9]
    SLICE_X58Y64         FDRE                                         r  Execute_1/Ports_1/PINC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.856     1.984    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  Execute_1/Ports_1/PINC_reg[1]/C

Slack:                    inf
  Source:                 PIN[13]
                            (input port)
  Destination:            Execute_1/Ports_1/PINC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.221ns (26.101%)  route 0.626ns (73.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  PIN[13] (IN)
                         net (fo=0)                   0.000     0.000    PIN[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  PIN_IBUF[13]_inst/O
                         net (fo=1, routed)           0.626     0.847    Execute_1/Ports_1/PIN_IBUF[13]
    SLICE_X58Y62         FDRE                                         r  Execute_1/Ports_1/PINC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.858     1.985    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  Execute_1/Ports_1/PINC_reg[5]/C

Slack:                    inf
  Source:                 PIN[10]
                            (input port)
  Destination:            Execute_1/Ports_1/PINC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.226ns (26.543%)  route 0.625ns (73.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  PIN[10] (IN)
                         net (fo=0)                   0.000     0.000    PIN[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PIN_IBUF[10]_inst/O
                         net (fo=1, routed)           0.625     0.851    Execute_1/Ports_1/PIN_IBUF[10]
    SLICE_X58Y66         FDRE                                         r  Execute_1/Ports_1/PINC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.855     1.982    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  Execute_1/Ports_1/PINC_reg[2]/C

Slack:                    inf
  Source:                 PIN[8]
                            (input port)
  Destination:            Execute_1/Ports_1/PINC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.223ns (22.108%)  route 0.784ns (77.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  PIN[8] (IN)
                         net (fo=0)                   0.000     0.000    PIN[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  PIN_IBUF[8]_inst/O
                         net (fo=1, routed)           0.784     1.007    Execute_1/Ports_1/PIN_IBUF[8]
    SLICE_X55Y66         FDRE                                         r  Execute_1/Ports_1/PINC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.827     1.955    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  Execute_1/Ports_1/PINC_reg[0]/C

Slack:                    inf
  Source:                 PIN[4]
                            (input port)
  Destination:            Execute_1/Ports_1/PINB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.219ns (12.978%)  route 1.468ns (87.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  PIN[4] (IN)
                         net (fo=0)                   0.000     0.000    PIN[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PIN_IBUF[4]_inst/O
                         net (fo=1, routed)           1.468     1.687    Execute_1/Ports_1/PIN_IBUF[4]
    SLICE_X51Y65         FDRE                                         r  Execute_1/Ports_1/PINB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.828     1.956    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X51Y65         FDRE                                         r  Execute_1/Ports_1/PINB_reg[4]/C

Slack:                    inf
  Source:                 PIN[18]
                            (input port)
  Destination:            Execute_1/Ports_1/PIND_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.690ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.221ns (12.270%)  route 1.577ns (87.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  PIN[18] (IN)
                         net (fo=0)                   0.000     0.000    PIN[18]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  PIN_IBUF[18]_inst/O
                         net (fo=1, routed)           1.577     1.797    Execute_1/Ports_1/PIN_IBUF[18]
    SLICE_X49Y64         FDRE                                         r  Execute_1/Ports_1/PIND_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=700, routed)         0.828     1.956    Execute_1/Ports_1/clk_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  Execute_1/Ports_1/PIND_reg[2]/C





