<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$INV$64__$INT <= ((NOT pwm3 AND XLXN_93 AND XLXN_83)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pwm3 AND NOT XLXN_94 AND XLXN_83)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pwm3 AND XLXN_95 AND XLXN_83)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pwm1 AND XLXN_93 AND XLXN_94)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pwm1 AND XLXN_94 AND XLXN_95)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXN_83.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (pwm2 AND XLXN_93 AND NOT XLXN_95)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (pwm2 AND NOT XLXN_94 AND NOT XLXN_95)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (pwm2 AND NOT XLXN_95 AND NOT XLXN_83)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (pwm0 AND NOT XLXN_93 AND NOT XLXN_94)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (pwm0 AND NOT XLXN_93 AND NOT XLXN_83)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (pwm3 AND NOT XLXN_83)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pwm2 AND XLXN_95)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (pwm1 AND NOT XLXN_94)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pwm0 AND XLXN_93)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (pwm0 AND NOT XLXN_93 AND XLXN_95));
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
FDCPE_XLXI_1/delay_rotary_q1: FDCPE port map (XLXI_1/delay_rotary_q1,XLXI_1/rotary_q1,clock,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_1/internal_detent: FDCPE port map (XLXI_1/internal_detent,XLXI_1/rotary_event,clock,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_1/rotary_a_in: FDCPE port map (XLXI_1/rotary_a_in,pha,clock,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_1/rotary_b_in: FDCPE port map (XLXI_1/rotary_b_in,phb,clock,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_1/rotary_event: FDCPE port map (XLXI_1/rotary_event,XLXI_1/rotary_event_D,clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/rotary_event_D <= (XLXI_1/rotary_q1 AND NOT XLXI_1/delay_rotary_q1);
</td></tr><tr><td>
FDCPE_XLXI_1/rotary_in0: FDCPE port map (XLXI_1/rotary_in(0),XLXI_1/rotary_a_in,clock,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_1/rotary_in1: FDCPE port map (XLXI_1/rotary_in(1),XLXI_1/rotary_b_in,clock,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_1/rotary_left: FDCPE port map (XLXI_1/rotary_left,XLXI_1/rotary_q2,clock,'0','0',XLXI_1/rotary_left_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/rotary_left_CE <= (XLXI_1/rotary_q1 AND NOT XLXI_1/delay_rotary_q1);
</td></tr><tr><td>
FTCPE_XLXI_1/rotary_q1: FTCPE port map (XLXI_1/rotary_q1,XLXI_1/rotary_q1_T,clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/rotary_q1_T <= ((XLXI_1/rotary_in(1) AND NOT XLXI_1/rotary_q1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/rotary_in(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_1/rotary_in(1) AND XLXI_1/rotary_q1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/rotary_in(0)));
</td></tr><tr><td>
FTCPE_XLXI_1/rotary_q2: FTCPE port map (XLXI_1/rotary_q2,XLXI_1/rotary_q2_T,clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/rotary_q2_T <= ((XLXI_1/rotary_in(1) AND NOT XLXI_1/rotary_q2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/rotary_in(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_1/rotary_in(1) AND XLXI_1/rotary_q2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/rotary_in(0)));
</td></tr><tr><td>
FTCPE_XLXN_83: FTCPE port map (XLXN_83,XLXN_83_T,clock,XLXN_83_CLR,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_83_T <= (XLXN_93 AND XLXN_94 AND XLXN_95);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_83_CLR <= (XLXN_93 AND XLXN_94 AND NOT XLXN_95 AND XLXN_83);
</td></tr><tr><td>
FTCPE_XLXN_93: FTCPE port map (XLXN_93,'1',clock,XLXN_93_CLR,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_93_CLR <= (XLXN_93 AND XLXN_94 AND NOT XLXN_95 AND XLXN_83);
</td></tr><tr><td>
FTCPE_XLXN_94: FTCPE port map (XLXN_94,XLXN_93,clock,XLXN_94_CLR,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_94_CLR <= (XLXN_93 AND XLXN_94 AND NOT XLXN_95 AND XLXN_83);
</td></tr><tr><td>
FTCPE_XLXN_95: FTCPE port map (XLXN_95,XLXN_95_T,clock,XLXN_95_CLR,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_95_T <= (XLXN_93 AND XLXN_94);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_95_CLR <= (XLXN_93 AND XLXN_94 AND NOT XLXN_95 AND XLXN_83);
</td></tr><tr><td>
FDCPE_direction: FDCPE port map (direction,XLXI_1/rotary_left,clock,'0','0',XLXI_1/rotary_event);
</td></tr><tr><td>
FDCPE_muxout: FDCPE port map (muxout,muxout_D,NOT $OpTx$INV$64__$INT,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;muxout_D <= (NOT XLXN_93 AND XLXN_94 AND NOT XLXN_95 AND XLXN_83);
</td></tr><tr><td>
FDCPE_ticks: FDCPE port map (ticks,XLXI_1/internal_detent,clock,'0','0');
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
