
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21848 
WARNING: [Synth 8-2611] redeclaration of ansi port output_bait_count is not allowed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:54]
WARNING: [Synth 8-976] output_bait_count has already been declared [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:54]
WARNING: [Synth 8-2654] second declaration of output_bait_count ignored [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:54]
INFO: [Synth 8-994] output_bait_count is declared here [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port output_carp_count is not allowed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:56]
WARNING: [Synth 8-976] output_carp_count has already been declared [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:56]
WARNING: [Synth 8-2654] second declaration of output_carp_count ignored [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:56]
INFO: [Synth 8-994] output_carp_count is declared here [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port output_bluetang_count is not allowed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:58]
WARNING: [Synth 8-976] output_bluetang_count has already been declared [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:58]
WARNING: [Synth 8-2654] second declaration of output_bluetang_count ignored [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:58]
INFO: [Synth 8-994] output_bluetang_count is declared here [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port output_koi_count is not allowed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:60]
WARNING: [Synth 8-976] output_koi_count has already been declared [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:60]
WARNING: [Synth 8-2654] second declaration of output_koi_count ignored [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:60]
INFO: [Synth 8-994] output_koi_count is declared here [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:36]
WARNING: [Synth 8-992] btnCWin is already implicitly declared earlier [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:164]
WARNING: [Synth 8-992] dismissed is already implicitly declared earlier [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:165]
WARNING: [Synth 8-992] day is already implicitly declared earlier [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:197]
WARNING: [Synth 8-992] wheat_output is already implicitly declared earlier [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:213]
WARNING: [Synth 8-992] pumpkin_output is already implicitly declared earlier [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:214]
WARNING: [Synth 8-992] gobackFarm is already implicitly declared earlier [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:234]
WARNING: [Synth 8-992] gobackFarmFromFish is already implicitly declared earlier [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:235]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 369.973 ; gain = 112.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:14]
INFO: [Synth 8-6157] synthesizing module 'flexible_clock' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/flexible_clock.v:21]
INFO: [Synth 8-6155] done synthesizing module 'flexible_clock' (1#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/flexible_clock.v:21]
INFO: [Synth 8-6157] synthesizing module 'MapMUX' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/MapMUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MapMUX' (2#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/MapMUX.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'currentTask' does not match port width (3) of module 'MapMUX' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:124]
INFO: [Synth 8-6157] synthesizing module 'my_winning_frame' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_winning_frame.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_winning_frame' (3#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_winning_frame.v:23]
INFO: [Synth 8-6157] synthesizing module 'Farm' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:23]
INFO: [Synth 8-6157] synthesizing module 'Movement' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Movement.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Movement' (4#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Movement.v:23]
WARNING: [Synth 8-6090] variable 'GrowthState' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:510]
WARNING: [Synth 8-6090] variable 'GrowthState' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:510]
WARNING: [Synth 8-6090] variable 'GrowthState' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:510]
WARNING: [Synth 8-6090] variable 'GrowthState' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:510]
WARNING: [Synth 8-6090] variable 'GrowthState' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:510]
WARNING: [Synth 8-6090] variable 'GrowthState' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:510]
WARNING: [Synth 8-6090] variable 'GrowthState' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:510]
WARNING: [Synth 8-6090] variable 'GrowthState' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:510]
WARNING: [Synth 8-6090] variable 'GrowthState' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:510]
WARNING: [Synth 8-6090] variable 'GrowthState' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:510]
WARNING: [Synth 8-6090] variable 'GrowthState' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:510]
WARNING: [Synth 8-6090] variable 'GrowthState' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:510]
WARNING: [Synth 8-6090] variable 'GrowthState' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:510]
WARNING: [Synth 8-6090] variable 'GrowthState' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:510]
WARNING: [Synth 8-6090] variable 'GrowthState' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:510]
WARNING: [Synth 8-6090] variable 'GrowthState' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:510]
WARNING: [Synth 8-6090] variable 'wet' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:525]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:532]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:533]
WARNING: [Synth 8-6090] variable 'wet' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:525]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:532]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:533]
WARNING: [Synth 8-6090] variable 'wet' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:525]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:532]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:533]
WARNING: [Synth 8-6090] variable 'wet' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:525]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:532]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:533]
WARNING: [Synth 8-6090] variable 'wet' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:525]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:532]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:533]
WARNING: [Synth 8-6090] variable 'wet' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:525]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:532]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:533]
WARNING: [Synth 8-6090] variable 'wet' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:525]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:532]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:533]
WARNING: [Synth 8-6090] variable 'wet' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:525]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:532]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:533]
WARNING: [Synth 8-6090] variable 'wet' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:525]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:532]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:533]
WARNING: [Synth 8-6090] variable 'wet' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:525]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:532]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:533]
WARNING: [Synth 8-6090] variable 'wet' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:525]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:532]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:533]
WARNING: [Synth 8-6090] variable 'wet' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:525]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:532]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:533]
WARNING: [Synth 8-6090] variable 'wet' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:525]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:532]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:533]
WARNING: [Synth 8-6090] variable 'wet' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:525]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:532]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:533]
WARNING: [Synth 8-6090] variable 'wet' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:525]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:532]
WARNING: [Synth 8-6090] variable 'PType' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:533]
WARNING: [Synth 8-3848] Net PType[15] in module/entity Farm does not have driver. [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:54]
WARNING: [Synth 8-3848] Net base_values[13] in module/entity Farm does not have driver. [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:63]
INFO: [Synth 8-6155] done synthesizing module 'Farm' (5#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Farm.v:23]
INFO: [Synth 8-6157] synthesizing module 'Home' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Home.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Home' (6#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Home.v:23]
INFO: [Synth 8-6157] synthesizing module 'FishingTop' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_fishing_control' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_fishing_movement' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_movement.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_fishing_movement' (7#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_movement.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_pushbutton_debouncer' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_pushbutton_debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_pushbutton_debouncer' (8#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_pushbutton_debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_rgn_clock_mux' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_rgn_clock_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_rgn_clock_mux' (9#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_rgn_clock_mux.v:23]
WARNING: [Synth 8-350] instance 'rcm' of module 'my_rgn_clock_mux' requires 4 connections, but only 3 given [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_control.v:103]
INFO: [Synth 8-6157] synthesizing module 'my_lfsr_rng' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_lfsr_rng.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_lfsr_rng' (10#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_lfsr_rng.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_fishing_change_values' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_change_values.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_fishing_change_values' (11#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_change_values.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_fishing_sequence_counter' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_sequence_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_fishing_sequence_counter' (12#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_sequence_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_fishing_frame_counter' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:23]
WARNING: [Synth 8-151] case item 5'b01110 is unreachable [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:46]
WARNING: [Synth 8-151] case item 5'b01111 is unreachable [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:46]
WARNING: [Synth 8-151] case item 5'b10000 is unreachable [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:46]
WARNING: [Synth 8-151] case item 5'b10001 is unreachable [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:46]
INFO: [Synth 8-6155] done synthesizing module 'my_fishing_frame_counter' (13#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_fishing_display3' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_display3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_fishing_display3' (14#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_display3.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_fishing_display1' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_display1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_fishing_display1' (15#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_display1.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_fishing_display2' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_display2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_fishing_display2' (16#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_display2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_fishing_control' (17#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_control.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'sw' does not match port width (16) of module 'my_fishing_control' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:68]
INFO: [Synth 8-6155] done synthesizing module 'FishingTop' (18#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/FishingTop.v:23]
WARNING: [Synth 8-350] instance 'fishing' of module 'FishingTop' requires 20 connections, but only 19 given [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:216]
INFO: [Synth 8-6157] synthesizing module 'D_Milestone' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/D_Milestone.v:357]
INFO: [Synth 8-6157] synthesizing module 'my_char' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_char.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_char' (19#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_char.v:23]
INFO: [Synth 8-6155] done synthesizing module 'D_Milestone' (20#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/D_Milestone.v:357]
WARNING: [Synth 8-689] width (16) of port connection 'current' does not match port width (17) of module 'D_Milestone' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:254]
WARNING: [Synth 8-689] width (16) of port connection 'current_out' does not match port width (17) of module 'D_Milestone' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:255]
INFO: [Synth 8-6157] synthesizing module 'Inventory' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Inventory.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/seven_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (21#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/seven_seg.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'numbervalue' does not match port width (4) of module 'seven_seg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Inventory.v:68]
WARNING: [Synth 8-689] width (5) of port connection 'numbervalue' does not match port width (4) of module 'seven_seg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Inventory.v:78]
WARNING: [Synth 8-689] width (5) of port connection 'numbervalue' does not match port width (4) of module 'seven_seg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Inventory.v:88]
WARNING: [Synth 8-689] width (5) of port connection 'numbervalue' does not match port width (4) of module 'seven_seg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Inventory.v:98]
WARNING: [Synth 8-689] width (5) of port connection 'numbervalue' does not match port width (4) of module 'seven_seg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Inventory.v:108]
WARNING: [Synth 8-689] width (5) of port connection 'numbervalue' does not match port width (4) of module 'seven_seg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Inventory.v:118]
WARNING: [Synth 8-689] width (5) of port connection 'numbervalue' does not match port width (4) of module 'seven_seg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Inventory.v:128]
WARNING: [Synth 8-689] width (5) of port connection 'numbervalue' does not match port width (4) of module 'seven_seg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Inventory.v:138]
INFO: [Synth 8-6155] done synthesizing module 'Inventory' (22#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Inventory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (23#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:403]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:419]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:435]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:451]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:400]
WARNING: [Synth 8-3848] Net currentTask in module/entity Top_Student does not have driver. [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:124]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (24#1) [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:14]
WARNING: [Synth 8-3917] design Top_Student has port JC[2] driven by constant 0
WARNING: [Synth 8-3331] design Inventory has unconnected port start_task
WARNING: [Synth 8-3331] design Inventory has unconnected port x[6]
WARNING: [Synth 8-3331] design Inventory has unconnected port x[5]
WARNING: [Synth 8-3331] design Inventory has unconnected port x[4]
WARNING: [Synth 8-3331] design Inventory has unconnected port x[3]
WARNING: [Synth 8-3331] design Inventory has unconnected port x[2]
WARNING: [Synth 8-3331] design Inventory has unconnected port x[1]
WARNING: [Synth 8-3331] design Inventory has unconnected port x[0]
WARNING: [Synth 8-3331] design Inventory has unconnected port y[5]
WARNING: [Synth 8-3331] design Inventory has unconnected port y[4]
WARNING: [Synth 8-3331] design Inventory has unconnected port y[3]
WARNING: [Synth 8-3331] design Inventory has unconnected port y[2]
WARNING: [Synth 8-3331] design Inventory has unconnected port y[1]
WARNING: [Synth 8-3331] design Inventory has unconnected port y[0]
WARNING: [Synth 8-3331] design Inventory has unconnected port basys_clock
WARNING: [Synth 8-3331] design Inventory has unconnected port rod_num[1]
WARNING: [Synth 8-3331] design Inventory has unconnected port rod_num[0]
WARNING: [Synth 8-3331] design Inventory has unconnected port carp_count[4]
WARNING: [Synth 8-3331] design Inventory has unconnected port bluetang_count[4]
WARNING: [Synth 8-3331] design Inventory has unconnected port koi_count[4]
WARNING: [Synth 8-3331] design Inventory has unconnected port pumpkin_count[4]
WARNING: [Synth 8-3331] design Inventory has unconnected port wheat_count[4]
WARNING: [Synth 8-3331] design Inventory has unconnected port pumpkinseed_count[4]
WARNING: [Synth 8-3331] design Inventory has unconnected port wheatseed_count[4]
WARNING: [Synth 8-3331] design Inventory has unconnected port bait_count[4]
WARNING: [Synth 8-3331] design D_Milestone has unconnected port x[6]
WARNING: [Synth 8-3331] design D_Milestone has unconnected port x[5]
WARNING: [Synth 8-3331] design D_Milestone has unconnected port x[4]
WARNING: [Synth 8-3331] design D_Milestone has unconnected port x[3]
WARNING: [Synth 8-3331] design D_Milestone has unconnected port x[2]
WARNING: [Synth 8-3331] design D_Milestone has unconnected port x[1]
WARNING: [Synth 8-3331] design D_Milestone has unconnected port x[0]
WARNING: [Synth 8-3331] design D_Milestone has unconnected port y[5]
WARNING: [Synth 8-3331] design D_Milestone has unconnected port y[4]
WARNING: [Synth 8-3331] design D_Milestone has unconnected port y[3]
WARNING: [Synth 8-3331] design D_Milestone has unconnected port y[2]
WARNING: [Synth 8-3331] design D_Milestone has unconnected port y[1]
WARNING: [Synth 8-3331] design D_Milestone has unconnected port y[0]
WARNING: [Synth 8-3331] design D_Milestone has unconnected port selector[2]
WARNING: [Synth 8-3331] design D_Milestone has unconnected port selector[1]
WARNING: [Synth 8-3331] design D_Milestone has unconnected port selector[0]
WARNING: [Synth 8-3331] design my_fishing_display2 has unconnected port sw[15]
WARNING: [Synth 8-3331] design my_fishing_display2 has unconnected port sw[14]
WARNING: [Synth 8-3331] design my_fishing_display2 has unconnected port sw[13]
WARNING: [Synth 8-3331] design my_fishing_display2 has unconnected port sw[12]
WARNING: [Synth 8-3331] design my_fishing_display2 has unconnected port sw[11]
WARNING: [Synth 8-3331] design my_fishing_display2 has unconnected port sw[10]
WARNING: [Synth 8-3331] design my_fishing_display2 has unconnected port sw[9]
WARNING: [Synth 8-3331] design my_fishing_display2 has unconnected port sw[8]
WARNING: [Synth 8-3331] design my_fishing_display2 has unconnected port sw[7]
WARNING: [Synth 8-3331] design my_fishing_display2 has unconnected port sw[6]
WARNING: [Synth 8-3331] design my_fishing_display2 has unconnected port sw[5]
WARNING: [Synth 8-3331] design my_fishing_display2 has unconnected port sw[4]
WARNING: [Synth 8-3331] design my_fishing_display2 has unconnected port sw[3]
WARNING: [Synth 8-3331] design my_fishing_display2 has unconnected port sw[2]
WARNING: [Synth 8-3331] design my_fishing_display2 has unconnected port sw[1]
WARNING: [Synth 8-3331] design my_fishing_display2 has unconnected port sw[0]
WARNING: [Synth 8-3331] design my_fishing_display1 has unconnected port sw[15]
WARNING: [Synth 8-3331] design my_fishing_display1 has unconnected port sw[14]
WARNING: [Synth 8-3331] design my_fishing_display1 has unconnected port sw[13]
WARNING: [Synth 8-3331] design my_fishing_display1 has unconnected port sw[12]
WARNING: [Synth 8-3331] design my_fishing_display1 has unconnected port sw[11]
WARNING: [Synth 8-3331] design my_fishing_display1 has unconnected port sw[10]
WARNING: [Synth 8-3331] design my_fishing_display1 has unconnected port sw[9]
WARNING: [Synth 8-3331] design my_fishing_display1 has unconnected port sw[8]
WARNING: [Synth 8-3331] design my_fishing_display1 has unconnected port sw[7]
WARNING: [Synth 8-3331] design my_fishing_display1 has unconnected port sw[6]
WARNING: [Synth 8-3331] design my_fishing_display1 has unconnected port sw[5]
WARNING: [Synth 8-3331] design my_fishing_display1 has unconnected port sw[4]
WARNING: [Synth 8-3331] design my_fishing_display1 has unconnected port sw[3]
WARNING: [Synth 8-3331] design my_fishing_display1 has unconnected port sw[2]
WARNING: [Synth 8-3331] design my_fishing_display1 has unconnected port sw[1]
WARNING: [Synth 8-3331] design my_fishing_display1 has unconnected port sw[0]
WARNING: [Synth 8-3331] design my_fishing_display3 has unconnected port sw[15]
WARNING: [Synth 8-3331] design my_fishing_display3 has unconnected port sw[14]
WARNING: [Synth 8-3331] design my_fishing_display3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design my_fishing_display3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design my_fishing_display3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design my_fishing_display3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design my_fishing_display3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design my_fishing_display3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design my_fishing_display3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design my_fishing_display3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design my_fishing_display3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design my_fishing_display3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design my_fishing_display3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design my_fishing_display3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design my_fishing_display3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design my_fishing_display3 has unconnected port sw[0]
WARNING: [Synth 8-3331] design my_rgn_clock_mux has unconnected port debounced_sigU
WARNING: [Synth 8-3331] design Home has unconnected port btnU
WARNING: [Synth 8-3331] design Home has unconnected port btnD
WARNING: [Synth 8-3331] design Home has unconnected port btnL
WARNING: [Synth 8-3331] design Home has unconnected port btnR
WARNING: [Synth 8-3331] design Farm has unconnected port sw[7]
WARNING: [Synth 8-3331] design Farm has unconnected port sw[6]
WARNING: [Synth 8-3331] design Farm has unconnected port sw[5]
WARNING: [Synth 8-3331] design Farm has unconnected port sw[4]
WARNING: [Synth 8-3331] design Farm has unconnected port sw[3]
WARNING: [Synth 8-3331] design MapMUX has unconnected port currentTask[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1318.566 ; gain = 1061.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1318.566 ; gain = 1061.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1318.566 ; gain = 1061.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/constrs_1/new/Basys_Constraints.xdc]
Finished Parsing XDC File [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/constrs_1/new/Basys_Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/constrs_1/new/Basys_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 10335.133 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:02:23 . Memory (MB): peak = 10335.133 ; gain = 10078.012
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:02:23 . Memory (MB): peak = 10335.133 ; gain = 10078.012
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "char_x" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wheat_output" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pumpkin_output" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wheat_output" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pumpkin_output" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_movement.v:49]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_movement.v:48]
INFO: [Synth 8-5545] ROM "my_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "values_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "values_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "output_carp_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/D_Milestone.v:462]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/D_Milestone.v:448]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'an_state_reg' in module 'Top_Student'
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'zoom_in_reg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'man_frame_reg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'rod_frame_reg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'bait_frame_reg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'fish_frame_reg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'submerged_reg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'x_bait_reg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'y_bait_reg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'x_fish_reg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:278]
WARNING: [Synth 8-327] inferring latch for variable 'y_fish_reg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:279]
WARNING: [Synth 8-327] inferring latch for variable 'bait_ripple_reg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'rod_ripple_reg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_frame_counter.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'oled_data_reg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_control.v:233]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/my_fishing_control.v:234]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             1110
                 iSTATE0 |                               01 |                             1101
                 iSTATE1 |                               10 |                             1011
                 iSTATE2 |                               11 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'an_state_reg' using encoding 'sequential' in module 'Top_Student'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:02:51 . Memory (MB): peak = 10335.133 ; gain = 10078.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Farm__GB0         |           1|     44028|
|2     |Farm__GB1         |           1|     12398|
|3     |Farm__GB2         |           1|     13145|
|4     |Farm__GB3         |           1|     29613|
|5     |Farm__GB4         |           1|      7015|
|6     |Top_Student__GCB0 |           1|     27807|
|7     |Top_Student__GCB1 |           1|     19514|
|8     |Top_Student__GCB2 |           1|      7822|
|9     |Top_Student__GCB3 |           1|     28459|
|10    |Top_Student__GCB4 |           1|     22405|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 25    
	   2 Input     17 Bit       Adders := 5     
	   6 Input     17 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 15    
	   2 Input     13 Bit       Adders := 298   
	   2 Input      8 Bit       Adders := 57    
	   2 Input      7 Bit       Adders := 74    
	   2 Input      6 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 18    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 18    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 23    
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 34    
	                1 Bit    Registers := 52    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 6     
	  32 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 15    
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 3     
	  32 Input     20 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 13    
	   2 Input     16 Bit        Muxes := 4000  
	   8 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 37    
	  10 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 10    
	  16 Input     16 Bit        Muxes := 2     
	  20 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 5     
	  28 Input     16 Bit        Muxes := 2     
	  13 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 6     
	  32 Input      6 Bit        Muxes := 2     
	  26 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	  32 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 211   
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	  26 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 258   
	   4 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	  26 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   4 Input     16 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
Module flexible_clock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Movement 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module flexible_clock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Farm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 15    
	   2 Input     13 Bit       Adders := 145   
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 18    
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3598  
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 211   
	   2 Input      1 Bit        Muxes := 158   
Module Oled_Display__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module seven_seg__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
Module seven_seg__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
Module seven_seg__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
Module seven_seg__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
Module seven_seg__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
Module seven_seg__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
Module seven_seg__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
Module seven_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
Module Inventory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 81    
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 40    
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module flexible_clock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_char 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 12    
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 12    
Module D_Milestone 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 8     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 11    
	   2 Input     16 Bit        Muxes := 69    
	   3 Input     16 Bit        Muxes := 4     
	  16 Input     16 Bit        Muxes := 2     
	  20 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 3     
	  28 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 43    
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module flexible_clock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Home 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 87    
	   3 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module flexible_clock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_winning_frame 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module MapMUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module flexible_clock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_fishing_movement 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module flexible_clock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_pushbutton_debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module flexible_clock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_rgn_clock_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_lfsr_rng 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module my_fishing_change_values 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module flexible_clock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_fishing_sequence_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module my_fishing_frame_counter 
Detailed RTL Component Info : 
+---Muxes : 
	  26 Input      7 Bit        Muxes := 3     
	  26 Input      6 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 6     
Module flexible_clock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_fishing_display3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 12    
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 21    
Module flexible_clock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_fishing_display1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
Module flexible_clock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_fishing_display2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input      8 Bit       Adders := 36    
	   2 Input      7 Bit       Adders := 36    
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 89    
	   8 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 31    
	   6 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
Module my_fishing_control 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module flexible_clock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flexible_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element hundred_CLK/SLOW_CLOCK_reg was removed.  [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/flexible_clock.v:32]
INFO: [Synth 8-5544] ROM "wheat_output" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pumpkin_output" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "onekhz_clock/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "First_CLK/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "THIRTYHZ_CLK/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "First_CLK/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "onekhz_clock/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Top_Student has port JC[2] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wet_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wet_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wet_reg[17] )
INFO: [Synth 8-5546] ROM "OLED2/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "OLED2/fsm_next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port JXADC[6] driven by constant 1
INFO: [Synth 8-3886] merging instance 'inventory/test1/oled_data_reg[6]' (FD) to 'inventory/test1/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inventory/test1/oled_data_reg[7]' (FD) to 'inventory/test1/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'inventory/test1/oled_data_reg[4]' (FD) to 'inventory/test1/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'inventory/test1/oled_data_reg[5]' (FD) to 'inventory/test1/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inventory/test1/oled_data_reg[1]' (FD) to 'inventory/test1/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'inventory/test1/oled_data_reg[2]' (FD) to 'inventory/test1/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'inventory/test1/oled_data_reg[3]' (FD) to 'inventory/test1/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test1/oled_data_reg[15]' (FD) to 'inventory/test1/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'inventory/test1/oled_data_reg[14]' (FD) to 'inventory/test1/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test1/oled_data_reg[12]' (FD) to 'inventory/test1/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test1/oled_data_reg[13]' (FD) to 'inventory/test1/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test1/oled_data_reg[8]' (FD) to 'inventory/test1/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'inventory/test1/oled_data_reg[10]' (FD) to 'inventory/test1/oled_data_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inventory/test1/\oled_data_reg[11] )
INFO: [Synth 8-3886] merging instance 'inventory/test2/oled_data_reg[6]' (FD) to 'inventory/test2/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inventory/test2/oled_data_reg[7]' (FD) to 'inventory/test2/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'inventory/test2/oled_data_reg[4]' (FD) to 'inventory/test2/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'inventory/test2/oled_data_reg[5]' (FD) to 'inventory/test2/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inventory/test2/oled_data_reg[1]' (FD) to 'inventory/test2/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'inventory/test2/oled_data_reg[2]' (FD) to 'inventory/test2/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'inventory/test2/oled_data_reg[3]' (FD) to 'inventory/test2/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test2/oled_data_reg[15]' (FD) to 'inventory/test2/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'inventory/test2/oled_data_reg[14]' (FD) to 'inventory/test2/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test2/oled_data_reg[12]' (FD) to 'inventory/test2/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test2/oled_data_reg[13]' (FD) to 'inventory/test2/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test2/oled_data_reg[8]' (FD) to 'inventory/test2/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'inventory/test2/oled_data_reg[10]' (FD) to 'inventory/test2/oled_data_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inventory/test2/\oled_data_reg[11] )
INFO: [Synth 8-3886] merging instance 'inventory/test3/oled_data_reg[6]' (FD) to 'inventory/test3/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inventory/test3/oled_data_reg[7]' (FD) to 'inventory/test3/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'inventory/test3/oled_data_reg[4]' (FD) to 'inventory/test3/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'inventory/test3/oled_data_reg[5]' (FD) to 'inventory/test3/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inventory/test3/oled_data_reg[1]' (FD) to 'inventory/test3/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'inventory/test3/oled_data_reg[2]' (FD) to 'inventory/test3/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'inventory/test3/oled_data_reg[3]' (FD) to 'inventory/test3/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test3/oled_data_reg[15]' (FD) to 'inventory/test3/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'inventory/test3/oled_data_reg[14]' (FD) to 'inventory/test3/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test3/oled_data_reg[12]' (FD) to 'inventory/test3/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test3/oled_data_reg[13]' (FD) to 'inventory/test3/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test3/oled_data_reg[8]' (FD) to 'inventory/test3/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'inventory/test3/oled_data_reg[10]' (FD) to 'inventory/test3/oled_data_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inventory/test3/\oled_data_reg[11] )
INFO: [Synth 8-3886] merging instance 'inventory/test4/oled_data_reg[6]' (FD) to 'inventory/test4/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inventory/test4/oled_data_reg[7]' (FD) to 'inventory/test4/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'inventory/test4/oled_data_reg[4]' (FD) to 'inventory/test4/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'inventory/test4/oled_data_reg[5]' (FD) to 'inventory/test4/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inventory/test4/oled_data_reg[1]' (FD) to 'inventory/test4/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'inventory/test4/oled_data_reg[2]' (FD) to 'inventory/test4/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'inventory/test4/oled_data_reg[3]' (FD) to 'inventory/test4/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test4/oled_data_reg[15]' (FD) to 'inventory/test4/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'inventory/test4/oled_data_reg[14]' (FD) to 'inventory/test4/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test4/oled_data_reg[12]' (FD) to 'inventory/test4/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test4/oled_data_reg[13]' (FD) to 'inventory/test4/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test4/oled_data_reg[8]' (FD) to 'inventory/test4/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'inventory/test4/oled_data_reg[10]' (FD) to 'inventory/test4/oled_data_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inventory/test4/\oled_data_reg[11] )
INFO: [Synth 8-3886] merging instance 'inventory/test5/oled_data_reg[6]' (FD) to 'inventory/test5/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inventory/test5/oled_data_reg[7]' (FD) to 'inventory/test5/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'inventory/test5/oled_data_reg[4]' (FD) to 'inventory/test5/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'inventory/test5/oled_data_reg[5]' (FD) to 'inventory/test5/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inventory/test5/oled_data_reg[1]' (FD) to 'inventory/test5/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'inventory/test5/oled_data_reg[2]' (FD) to 'inventory/test5/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'inventory/test5/oled_data_reg[3]' (FD) to 'inventory/test5/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test5/oled_data_reg[15]' (FD) to 'inventory/test5/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'inventory/test5/oled_data_reg[14]' (FD) to 'inventory/test5/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test5/oled_data_reg[12]' (FD) to 'inventory/test5/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test5/oled_data_reg[13]' (FD) to 'inventory/test5/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test5/oled_data_reg[8]' (FD) to 'inventory/test5/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'inventory/test5/oled_data_reg[10]' (FD) to 'inventory/test5/oled_data_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inventory/test5/\oled_data_reg[11] )
INFO: [Synth 8-3886] merging instance 'inventory/test6/oled_data_reg[6]' (FD) to 'inventory/test6/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inventory/test6/oled_data_reg[7]' (FD) to 'inventory/test6/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'inventory/test6/oled_data_reg[4]' (FD) to 'inventory/test6/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'inventory/test6/oled_data_reg[5]' (FD) to 'inventory/test6/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inventory/test6/oled_data_reg[1]' (FD) to 'inventory/test6/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'inventory/test6/oled_data_reg[2]' (FD) to 'inventory/test6/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'inventory/test6/oled_data_reg[3]' (FD) to 'inventory/test6/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test6/oled_data_reg[15]' (FD) to 'inventory/test6/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'inventory/test6/oled_data_reg[14]' (FD) to 'inventory/test6/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test6/oled_data_reg[12]' (FD) to 'inventory/test6/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test6/oled_data_reg[13]' (FD) to 'inventory/test6/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test6/oled_data_reg[8]' (FD) to 'inventory/test6/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'inventory/test6/oled_data_reg[10]' (FD) to 'inventory/test6/oled_data_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inventory/test6/\oled_data_reg[11] )
INFO: [Synth 8-3886] merging instance 'inventory/test7/oled_data_reg[6]' (FD) to 'inventory/test7/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inventory/test7/oled_data_reg[7]' (FD) to 'inventory/test7/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'inventory/test7/oled_data_reg[4]' (FD) to 'inventory/test7/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'inventory/test7/oled_data_reg[5]' (FD) to 'inventory/test7/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inventory/test7/oled_data_reg[1]' (FD) to 'inventory/test7/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'inventory/test7/oled_data_reg[2]' (FD) to 'inventory/test7/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'inventory/test7/oled_data_reg[3]' (FD) to 'inventory/test7/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inventory/test7/oled_data_reg[15]' (FD) to 'inventory/test7/oled_data_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inventory/test7/\oled_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inventory/test8/\oled_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inventory/\checkbox_x_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inventory/\checkbox_y_reg[3] )
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[11]) is unused and will be removed from module seven_seg__1.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[11]) is unused and will be removed from module seven_seg__2.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[11]) is unused and will be removed from module seven_seg__3.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[11]) is unused and will be removed from module seven_seg__4.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[11]) is unused and will be removed from module seven_seg__5.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[11]) is unused and will be removed from module seven_seg__6.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[11]) is unused and will be removed from module seven_seg__7.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[11]) is unused and will be removed from module seven_seg.
WARNING: [Synth 8-3332] Sequential element (checkbox_x_reg[6]) is unused and will be removed from module Inventory.
WARNING: [Synth 8-3332] Sequential element (checkbox_y_reg[3]) is unused and will be removed from module Inventory.
INFO: [Synth 8-5545] ROM "SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (current_out_reg[16]) is unused and will be removed from module D_Milestone.
WARNING: [Synth 8-3332] Sequential element (item_code_reg) is unused and will be removed from module D_Milestone.
INFO: [Synth 8-5545] ROM "First_CLK/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "onekhz_clock/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "First_CLK/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "onekhz_clock/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "fc_25MHz/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fc_500ms/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "First_CLK/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "onekhz_clock/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "OLED/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "OLED/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Win/fc_25MHz/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Win/fc_500ms/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Top_Student__GCB3 has port JC[6] driven by constant 1
INFO: [Synth 8-3886] merging instance 'Win/oled_data_reg[0]' (FDR) to 'Win/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'Win/oled_data_reg[1]' (FDS) to 'Win/oled_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'Win/oled_data_reg[2]' (FDR) to 'Win/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'Win/oled_data_reg[3]' (FDR) to 'Win/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'Win/oled_data_reg[4]' (FDR) to 'Win/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'Win/oled_data_reg[5]' (FDS) to 'Win/oled_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'Win/oled_data_reg[6]' (FDR) to 'Win/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'Win/oled_data_reg[7]' (FDS) to 'Win/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'Win/oled_data_reg[8]' (FDR) to 'Win/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'Win/oled_data_reg[9]' (FDR) to 'Win/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'Win/oled_data_reg[10]' (FDS) to 'Win/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'Win/oled_data_reg[11]' (FDR) to 'Win/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'Win/oled_data_reg[12]' (FDR) to 'Win/oled_data_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Win/oled_data_reg[13] )
INFO: [Synth 8-3886] merging instance 'Win/oled_data_reg[14]' (FDS) to 'Win/oled_data_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "fc_1kHz/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fc_10Hz/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Fir_CLK/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "First_CLK/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "THIRTYHZ_CLK/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fc_1kHz/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "values_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "values_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fc_1kHz/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fc_10Hz/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fc_250ms/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fc_25MHz/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fishing/fc_6p25MHz/SLOW_CLOCK_reg was removed.  [C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.srcs/sources_1/new/flexible_clock.v:32]
INFO: [Synth 8-5545] ROM "Fir_CLK/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "First_CLK/SLOW_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fishing/fcm /ffc/\y_bait_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fishing/fcm /ffc/\y_fish_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fishing/fcm /ffc/\y_fish_reg[5] )
WARNING: [Synth 8-3332] Sequential element (farming_view_reg) is unused and will be removed from module my_fishing_movement.
WARNING: [Synth 8-3332] Sequential element (values_sig_reg) is unused and will be removed from module my_pushbutton_debouncer.
WARNING: [Synth 8-3332] Sequential element (output_bait_count_reg[4]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_bait_count_reg[3]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_bait_count_reg[2]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_bait_count_reg[1]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_bait_count_reg[0]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_carp_count_reg[4]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_carp_count_reg[3]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_carp_count_reg[2]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_carp_count_reg[1]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_carp_count_reg[0]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_bluetang_count_reg[4]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_bluetang_count_reg[3]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_bluetang_count_reg[2]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_bluetang_count_reg[1]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_bluetang_count_reg[0]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_koi_count_reg[4]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_koi_count_reg[3]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_koi_count_reg[2]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_koi_count_reg[1]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (output_koi_count_reg[0]) is unused and will be removed from module my_fishing_change_values.
WARNING: [Synth 8-3332] Sequential element (y_bait_reg[6]) is unused and will be removed from module my_fishing_frame_counter.
WARNING: [Synth 8-3332] Sequential element (y_fish_reg[5]) is unused and will be removed from module my_fishing_frame_counter.
WARNING: [Synth 8-3332] Sequential element (y_fish_reg[4]) is unused and will be removed from module my_fishing_frame_counter.
WARNING: [Synth 8-3332] Sequential element (led_reg[15]) is unused and will be removed from module my_fishing_control.
WARNING: [Synth 8-3332] Sequential element (led_reg[14]) is unused and will be removed from module my_fishing_control.
WARNING: [Synth 8-3332] Sequential element (led_reg[13]) is unused and will be removed from module my_fishing_control.
WARNING: [Synth 8-3332] Sequential element (led_reg[12]) is unused and will be removed from module my_fishing_control.
WARNING: [Synth 8-3332] Sequential element (led_reg[11]) is unused and will be removed from module my_fishing_control.
WARNING: [Synth 8-3332] Sequential element (led_reg[10]) is unused and will be removed from module my_fishing_control.
WARNING: [Synth 8-3332] Sequential element (led_reg[9]) is unused and will be removed from module my_fishing_control.
WARNING: [Synth 8-3332] Sequential element (led_reg[8]) is unused and will be removed from module my_fishing_control.
WARNING: [Synth 8-3332] Sequential element (led_reg[7]) is unused and will be removed from module my_fishing_control.
WARNING: [Synth 8-3332] Sequential element (led_reg[6]) is unused and will be removed from module my_fishing_control.
WARNING: [Synth 8-3332] Sequential element (led_reg[5]) is unused and will be removed from module my_fishing_control.
WARNING: [Synth 8-3332] Sequential element (led_reg[4]) is unused and will be removed from module my_fishing_control.
WARNING: [Synth 8-3332] Sequential element (led_reg[3]) is unused and will be removed from module my_fishing_control.
WARNING: [Synth 8-3332] Sequential element (led_reg[2]) is unused and will be removed from module my_fishing_control.
WARNING: [Synth 8-3332] Sequential element (led_reg[1]) is unused and will be removed from module my_fishing_control.
WARNING: [Synth 8-3332] Sequential element (led_reg[0]) is unused and will be removed from module my_fishing_control.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:28 ; elapsed = 00:04:40 . Memory (MB): peak = 10335.133 ; gain = 10078.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|my_fishing_frame_counter | rod_frame  | 32x4          | LUT            | 
|my_fishing_frame_counter | bait_frame | 32x1          | LUT            | 
|my_fishing_frame_counter | fish_frame | 32x1          | LUT            | 
|my_fishing_frame_counter | submerged  | 32x1          | LUT            | 
|my_fishing_frame_counter | rod_ripple | 32x2          | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Farm__GB0         |           1|      5147|
|2     |Farm__GB1         |           1|      1755|
|3     |Farm__GB2         |           1|      2439|
|4     |Farm__GB3         |           1|     11561|
|5     |Farm__GB4         |           1|      2574|
|6     |Top_Student__GCB0 |           1|      7224|
|7     |Top_Student__GCB1 |           1|      7176|
|8     |Top_Student__GCB2 |           1|      6956|
|9     |Top_Student__GCB3 |           1|     10112|
|10    |Top_Student__GCB4 |           1|      8001|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:31 ; elapsed = 00:04:46 . Memory (MB): peak = 10335.133 ; gain = 10078.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (pumpkinseed_count_out_reg[4]) is unused and will be removed from module D_Milestone.
WARNING: [Synth 8-3332] Sequential element (wheatseed_count_out_reg[4]) is unused and will be removed from module D_Milestone.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_4/\rod_num_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\rod_num_reg[1] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:04:47 . Memory (MB): peak = 10335.133 ; gain = 10078.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Farm__GB0         |           1|      5147|
|2     |Farm__GB1         |           1|      1755|
|3     |Farm__GB2         |           1|      2439|
|4     |Farm__GB3         |           1|     11561|
|5     |Farm__GB4         |           1|      2547|
|6     |Top_Student__GCB0 |           1|      7224|
|7     |Top_Student__GCB1 |           1|      7159|
|8     |Top_Student__GCB2 |           1|      6956|
|9     |Top_Student__GCB3 |           1|     10110|
|10    |Top_Student__GCB4 |           1|      8000|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:33 ; elapsed = 00:04:54 . Memory (MB): peak = 10335.133 ; gain = 10078.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Farm__GB0         |           1|      2015|
|2     |Farm__GB1         |           1|       675|
|3     |Farm__GB2         |           1|      1053|
|4     |Farm__GB3         |           1|      4835|
|5     |Farm__GB4         |           1|      1274|
|6     |Top_Student__GCB0 |           1|      4071|
|7     |Top_Student__GCB1 |           1|      2785|
|8     |Top_Student__GCB2 |           1|      2812|
|9     |Top_Student__GCB3 |           1|      3839|
|10    |Top_Student__GCB4 |           1|      3938|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:34 ; elapsed = 00:04:59 . Memory (MB): peak = 10335.133 ; gain = 10078.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:34 ; elapsed = 00:04:59 . Memory (MB): peak = 10335.133 ; gain = 10078.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:34 ; elapsed = 00:05:00 . Memory (MB): peak = 10335.133 ; gain = 10078.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:35 ; elapsed = 00:05:01 . Memory (MB): peak = 10335.133 ; gain = 10078.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:05:02 . Memory (MB): peak = 10335.133 ; gain = 10078.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:05:02 . Memory (MB): peak = 10335.133 ; gain = 10078.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     7|
|2     |CARRY4 |  2587|
|3     |LUT1   |  1212|
|4     |LUT2   |  3021|
|5     |LUT3   |  2321|
|6     |LUT4   |  3195|
|7     |LUT5   |  2686|
|8     |LUT6   | 11268|
|9     |MUXF7  |    26|
|10    |FDE_1  |    64|
|11    |FDRE   |  1422|
|12    |FDSE   |    34|
|13    |LD     |    45|
|14    |IBUF   |    19|
|15    |OBUF   |    26|
|16    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            | 27934|
|2     |  Fir_CLK            |flexible_clock              |    53|
|3     |  First_CLK          |flexible_clock_0            |    51|
|4     |  Milestonel         |D_Milestone                 |  1022|
|5     |    First_CLK        |flexible_clock_24           |    63|
|6     |    character        |my_char                     |   496|
|7     |      fc_25MHz       |flexible_clock_25           |    63|
|8     |  OLED               |Oled_Display                | 11954|
|9     |  OLED2              |Oled_Display_1              |  1874|
|10    |  Win                |my_winning_frame            |   172|
|11    |    fc_25MHz         |flexible_clock_22           |    50|
|12    |    fc_500ms         |flexible_clock_23           |    55|
|13    |  farm               |Farm                        |  3372|
|14    |    First_CLK        |flexible_clock_19           |    51|
|15    |    character        |Movement                    |  2652|
|16    |      THIRTYHZ_CLK   |flexible_clock_21           |    55|
|17    |    onekhz_clock     |flexible_clock_20           |    54|
|18    |  fishing            |FishingTop                  |  3683|
|19    |    fcm              |my_fishing_control          |  3427|
|20    |      fd1            |my_fishing_display1         |   253|
|21    |        fc_25MHz     |flexible_clock_18           |    50|
|22    |      fd2            |my_fishing_display2         |   919|
|23    |        fc_25MHz     |flexible_clock_17           |    63|
|24    |      fd3            |my_fishing_display3         |   127|
|25    |        fc_25MHz     |flexible_clock_16           |    63|
|26    |      ffc            |my_fishing_frame_counter    |  1078|
|27    |      fm             |my_fishing_movement         |   565|
|28    |        THIRTYHZ_CLK |flexible_clock_15           |    55|
|29    |      fsc            |my_fishing_sequence_counter |    96|
|30    |        fc_250ms     |flexible_clock_14           |    55|
|31    |      pdC            |my_pushbutton_debouncer     |   248|
|32    |        fc_1kHz      |flexible_clock_13           |    54|
|33    |      rcm            |my_rgn_clock_mux            |   111|
|34    |        fc_10Hz      |flexible_clock_11           |    56|
|35    |        fc_1kHz      |flexible_clock_12           |    54|
|36    |      rng            |my_lfsr_rng                 |    14|
|37    |  home1              |Home                        |   243|
|38    |    First_CLK        |flexible_clock_9            |    51|
|39    |    onekhz_clock     |flexible_clock_10           |    54|
|40    |  inventory          |Inventory                   |  1667|
|41    |    test1            |seven_seg                   |    82|
|42    |    test2            |seven_seg_2                 |    25|
|43    |    test3            |seven_seg_3                 |    24|
|44    |    test4            |seven_seg_4                 |    26|
|45    |    test5            |seven_seg_5                 |    63|
|46    |    test6            |seven_seg_6                 |    34|
|47    |    test7            |seven_seg_7                 |    44|
|48    |    test8            |seven_seg_8                 |    33|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:05:02 . Memory (MB): peak = 10335.133 ; gain = 10078.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 169 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:02:58 . Memory (MB): peak = 10335.133 ; gain = 1061.445
Synthesis Optimization Complete : Time (s): cpu = 00:02:35 ; elapsed = 00:05:03 . Memory (MB): peak = 10335.133 ; gain = 10078.012
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2741 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 109 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 64 instances
  LD => LDCE: 45 instances

INFO: [Common 17-83] Releasing license: Synthesis
272 Infos, 277 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:36 ; elapsed = 00:05:09 . Memory (MB): peak = 10335.133 ; gain = 10090.863
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/raviv/OneDrive/Desktop/FinalV/MODS123.xpr/MODS/MODS.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 10335.133 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov  4 08:12:02 2024...
