Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1230ebd30cbb4234915771c6b6cd97dd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot accQuant_testbench_behav xil_defaultlib.accQuant_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'rdata0' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:377]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'rdata1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:378]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'rdata2' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:379]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'rdata3' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:380]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'rdata0' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:392]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'rdata1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:393]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'rdata2' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:394]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'rdata3' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:395]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'rdata0' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:407]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'rdata1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:408]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'rdata2' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:409]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'rdata3' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:410]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wen' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:493]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
