set ::env(PROJECT_NAME) asynchronous_master_spi
set ::env(DESIGN_TOP) spi_master
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/asynchronous_master_spi/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/asynchronous_master_spi/rtl/spi_master.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
