#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 18 10:42:01 2024
# Process ID: 14812
# Current directory: E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.runs/DWT_0_synth_1
# Command line: vivado.exe -log DWT_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DWT_0.tcl
# Log file: E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.runs/DWT_0_synth_1/DWT_0.vds
# Journal file: E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.runs/DWT_0_synth_1\vivado.jou
#-----------------------------------------------------------
source DWT_0.tcl -notrace
