<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: rccResetTIM9</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="group__STM32F4xx__RCC.html">STM32F4xx RCC Support</a></li>  </ul>
</div>
</div><!-- top -->
<div class="contents">
<table cellspacing="0" cellpadding="0" border="0">
  <tr>
   <td valign="top">
      <div class="navtab">
        <table>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga83c0cbc4663534dee9d1efa20f4b5496.html#ga83c0cbc4663534dee9d1efa20f4b5496">rccDisableADC1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga8e03c6bab68936d57b6846016b4b05dc.html#ga8e03c6bab68936d57b6846016b4b05dc">rccDisableADC2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gae9545c8f02c809ef34c39d199809e91a.html#gae9545c8f02c809ef34c39d199809e91a">rccDisableADC3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga90acbf5c526a2db6f3b368f206235218.html#ga90acbf5c526a2db6f3b368f206235218">rccDisableAHB1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaf36bd2d9d472e855f3618bcddef0cd97.html#gaf36bd2d9d472e855f3618bcddef0cd97">rccDisableAHB2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gadff641a776ecbade4fe9f924555e7525.html#gadff641a776ecbade4fe9f924555e7525">rccDisableAHB3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga2ca0f1c34445b1eb1841fc4de2c3a5f8.html#ga2ca0f1c34445b1eb1841fc4de2c3a5f8">rccDisableAPB2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gac859707934d2bce32782668c1ed4ac32.html#gac859707934d2bce32782668c1ed4ac32">rccDisableBKPSRAM</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gadec1d0a5c02f60bca70544b65237b7c4.html#gadec1d0a5c02f60bca70544b65237b7c4">rccDisableCAN1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga8bc18bdf0b398f98001ed984f904d8f8.html#ga8bc18bdf0b398f98001ed984f904d8f8">rccDisableCAN2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga4a17fb2000a5d2179f961d544c360454.html#ga4a17fb2000a5d2179f961d544c360454">rccDisableDMA1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaab09c0d8665ac55fbf252e4d9042d4a2.html#gaab09c0d8665ac55fbf252e4d9042d4a2">rccDisableDMA2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gacee278fc51b85d1b7141443be0e6177f.html#gacee278fc51b85d1b7141443be0e6177f">rccDisableETH</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga0696fa8ef3d023b52d96c184804f9108.html#ga0696fa8ef3d023b52d96c184804f9108">rccDisableI2C1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga909447936f6893333b9293619d95ead9.html#ga909447936f6893333b9293619d95ead9">rccDisableI2C2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gad53ec5d0fe15393c0a8ad843ba14ca39.html#gad53ec5d0fe15393c0a8ad843ba14ca39">rccDisableI2C3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga72a1686bac80ab07d409ba9309848530.html#ga72a1686bac80ab07d409ba9309848530">rccDisableLTDC</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaa3329b4f469cf15e5e2e1ebb367a9286.html#gaa3329b4f469cf15e5e2e1ebb367a9286">rccDisableOTG_FS</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga19ba0bc6ea2ef96e6f7773a2bb19a68a.html#ga19ba0bc6ea2ef96e6f7773a2bb19a68a">rccDisableOTG_HS</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga1ec4a3458fe3359abf9f6f4b5d131498.html#ga1ec4a3458fe3359abf9f6f4b5d131498">rccDisableOTG_HSULPI</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gac8b73d107d69ccfb2d32fc9e28697759.html#gac8b73d107d69ccfb2d32fc9e28697759">rccDisablePWRInterface</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga79c9209945a96a8089b5ae6a76a97d73.html#ga79c9209945a96a8089b5ae6a76a97d73">rccDisableSDIO</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga84bf6e4c034ff2fb0d9c51d8621bf3e7.html#ga84bf6e4c034ff2fb0d9c51d8621bf3e7">rccDisableSPI1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga649feacd720cbaa3b7c44b227507e954.html#ga649feacd720cbaa3b7c44b227507e954">rccDisableSPI2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga1a59f96595d4444bec6b08eb3b0e1f37.html#ga1a59f96595d4444bec6b08eb3b0e1f37">rccDisableSPI3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga01f8c705d10ab024bf53e34e768df335.html#ga01f8c705d10ab024bf53e34e768df335">rccDisableSPI4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga1dac558d7d67cd09b79941b06fe10a7a.html#ga1dac558d7d67cd09b79941b06fe10a7a">rccDisableSPI5</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga426ba8d1d96fe275b16c8f120d52ecdf.html#ga426ba8d1d96fe275b16c8f120d52ecdf">rccDisableSPI6</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga35b3ccdf98073bf66be69353d7b17735.html#ga35b3ccdf98073bf66be69353d7b17735">rccDisableTIM1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga418fadf85193efe3850bab2c732d5e6b.html#ga418fadf85193efe3850bab2c732d5e6b">rccDisableTIM11</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gacf03f9e4f2035ff20df7228e5f5a8e3a.html#gacf03f9e4f2035ff20df7228e5f5a8e3a">rccDisableTIM12</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga33ee5477bb99a4c9290e04eca60c66ad.html#ga33ee5477bb99a4c9290e04eca60c66ad">rccDisableTIM14</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga43833c00f6358305c5385cc48cf527c1.html#ga43833c00f6358305c5385cc48cf527c1">rccDisableTIM2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gadfc4adbceb39ec3fc2b9786c3f2e70a3.html#gadfc4adbceb39ec3fc2b9786c3f2e70a3">rccDisableTIM3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga4571ddc34860885242f3064abaa6fb64.html#ga4571ddc34860885242f3064abaa6fb64">rccDisableTIM4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga46e3715627981b5f7534505d26c33afa.html#ga46e3715627981b5f7534505d26c33afa">rccDisableTIM5</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga988cb35cb58365f6813149580bc6db56.html#ga988cb35cb58365f6813149580bc6db56">rccDisableTIM6</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaa4cadaf28f5242286558b01496d84a5b.html#gaa4cadaf28f5242286558b01496d84a5b">rccDisableTIM7</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaa1947754f248cfa2f86b8474502824c9.html#gaa1947754f248cfa2f86b8474502824c9">rccDisableTIM8</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga06cc53ab177f070aa72ef00d67dfb362.html#ga06cc53ab177f070aa72ef00d67dfb362">rccDisableTIM9</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga63a329164b6ec5adade4e9234176a156.html#ga63a329164b6ec5adade4e9234176a156">rccDisableUART4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga7a14f9f3490d06e34b47b22c85de7403.html#ga7a14f9f3490d06e34b47b22c85de7403">rccDisableUART5</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gadc28b625c0ddbe0a6869e7f35e7ef909.html#gadc28b625c0ddbe0a6869e7f35e7ef909">rccDisableUSART1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga9ff087c30fa685d3b712987c9a0313f5.html#ga9ff087c30fa685d3b712987c9a0313f5">rccDisableUSART2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaf0865b2507ae86f3fbd832a98f9aa9ca.html#gaf0865b2507ae86f3fbd832a98f9aa9ca">rccDisableUSART3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga5657ef4109757b976036610296be5c12.html#ga5657ef4109757b976036610296be5c12">rccDisableUSART6</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gafdefbc807f4a3e24583bb1bdace2c067.html#gafdefbc807f4a3e24583bb1bdace2c067">rccEnableADC1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga2cc24476149a2e3dbf3e6076b0511ec1.html#ga2cc24476149a2e3dbf3e6076b0511ec1">rccEnableADC2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaf7d900d008dbea6ffac61652af46dbde.html#gaf7d900d008dbea6ffac61652af46dbde">rccEnableADC3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga2f74f8b7cfffc5526800ea821be4067b.html#ga2f74f8b7cfffc5526800ea821be4067b">rccEnableAHB1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gada9cf6441537922edc3c902c6afac60a.html#gada9cf6441537922edc3c902c6afac60a">rccEnableAHB2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga7d91a0657d1cf19394b033315662da8d.html#ga7d91a0657d1cf19394b033315662da8d">rccEnableAHB3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaec39939b8fca24f2cb80110309bcde33.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga84908a40e204ae41f9c60bf23c78ad62.html#ga84908a40e204ae41f9c60bf23c78ad62">rccEnableBKPSRAM</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga7961c144e75d12959015ebe38365b8f1.html#ga7961c144e75d12959015ebe38365b8f1">rccEnableCAN1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaed27c4bc6b0f93fa236f71bf79ab4496.html#gaed27c4bc6b0f93fa236f71bf79ab4496">rccEnableCAN2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaf8c09ac2912a6b387e10aaf6a466a855.html#gaf8c09ac2912a6b387e10aaf6a466a855">rccEnableDMA1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaa5e5d06b905fb51ccd93d568f3f6cfd8.html#gaa5e5d06b905fb51ccd93d568f3f6cfd8">rccEnableDMA2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gac82829c1aae0bd974da26481b1ec935a.html#gac82829c1aae0bd974da26481b1ec935a">rccEnableETH</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gac57776fa3fce641e10d9b5a336d7eb0f.html#gac57776fa3fce641e10d9b5a336d7eb0f">rccEnableI2C1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga950216e1951a65fffbb5da0f2207909c.html#ga950216e1951a65fffbb5da0f2207909c">rccEnableI2C2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga7af799dfd75629a3144b6d4097ac7027.html#ga7af799dfd75629a3144b6d4097ac7027">rccEnableI2C3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaf4b1cf1232baba6b944e234a61262190.html#gaf4b1cf1232baba6b944e234a61262190">rccEnableLTDC</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga5d9adab3f6afe538bd49fa00c4a2a5c0.html#ga5d9adab3f6afe538bd49fa00c4a2a5c0">rccEnableOTG_FS</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gac75a958b8995a92cdc88c6603a888dd5.html#gac75a958b8995a92cdc88c6603a888dd5">rccEnableOTG_HS</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga7f1b2797bc6843ae93d200f438045ca2.html#ga7f1b2797bc6843ae93d200f438045ca2">rccEnableOTG_HSULPI</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaf04440822c1098fc73a0a656b21436f2.html#gaf04440822c1098fc73a0a656b21436f2">rccEnablePWRInterface</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga9e3de014466f5c576e39bd24461e8de6.html#ga9e3de014466f5c576e39bd24461e8de6">rccEnableSDIO</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga32a7d290b6314e3d151b1ba8e429ec1d.html#ga32a7d290b6314e3d151b1ba8e429ec1d">rccEnableSPI1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga2f4b15e941d7fc57d79d6f88d9eb2660.html#ga2f4b15e941d7fc57d79d6f88d9eb2660">rccEnableSPI2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gac9e0ab2177dd8d6093f674ec929fb465.html#gac9e0ab2177dd8d6093f674ec929fb465">rccEnableSPI3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga5d6950f822ffa9122ad2568905e3114d.html#ga5d6950f822ffa9122ad2568905e3114d">rccEnableSPI4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga1ac0febecd847195edf0196e494febb1.html#ga1ac0febecd847195edf0196e494febb1">rccEnableSPI5</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gab0af8e3577663540c48bea45382e40df.html#gab0af8e3577663540c48bea45382e40df">rccEnableSPI6</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gac11ab266accf423c7a1619164a6fc1a5.html#gac11ab266accf423c7a1619164a6fc1a5">rccEnableTIM1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga9e67d8ef11d7b66b0dd0e183ddcce089.html#ga9e67d8ef11d7b66b0dd0e183ddcce089">rccEnableTIM11</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga5ab834491548d1869715b475d85d8174.html#ga5ab834491548d1869715b475d85d8174">rccEnableTIM12</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga601abd5826ff64befc6f40dbe2796eff.html#ga601abd5826ff64befc6f40dbe2796eff">rccEnableTIM14</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaeacda594e089b1ad1d461bbe00bf3968.html#gaeacda594e089b1ad1d461bbe00bf3968">rccEnableTIM2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga99793cd1a89368567e3be916eddf5f8b.html#ga99793cd1a89368567e3be916eddf5f8b">rccEnableTIM3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga710945be38858fcc6cdcd37344adec56.html#ga710945be38858fcc6cdcd37344adec56">rccEnableTIM4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gafe0624733a44e472d0eed40fbdf9f1a4.html#gafe0624733a44e472d0eed40fbdf9f1a4">rccEnableTIM5</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaf70b91678b9750faad856b66ffa08dbb.html#gaf70b91678b9750faad856b66ffa08dbb">rccEnableTIM6</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaf26b8603fa741ad046d08a3b7531a952.html#gaf26b8603fa741ad046d08a3b7531a952">rccEnableTIM7</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga0c8c3fa4f5a6a6b34bcbdc7e97dcfbad.html#ga0c8c3fa4f5a6a6b34bcbdc7e97dcfbad">rccEnableTIM8</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaa65c1835818fceaa6f6a08b89a429678.html#gaa65c1835818fceaa6f6a08b89a429678">rccEnableTIM9</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga5a35e8c2b5b5946df897a0343e172050.html#ga5a35e8c2b5b5946df897a0343e172050">rccEnableUART4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga472b8dc1417ad73b373ffec360b1de66.html#ga472b8dc1417ad73b373ffec360b1de66">rccEnableUART5</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaf7f82c9293b5cd47a0da99889d9da1b9.html#gaf7f82c9293b5cd47a0da99889d9da1b9">rccEnableUSART1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga219ed1246e851ae3bbc9899254cb5dd1.html#ga219ed1246e851ae3bbc9899254cb5dd1">rccEnableUSART2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga9d13d208e8c991890475d98c1d43984b.html#ga9d13d208e8c991890475d98c1d43984b">rccEnableUSART3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaf339bc129082e3f8b6c3352e0c13dbb3.html#gaf339bc129082e3f8b6c3352e0c13dbb3">rccEnableUSART6</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga584948fd6c97350af926c42891274e54.html#ga584948fd6c97350af926c42891274e54">rccResetADC1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga9c7622c2a19f0d2fd9ae98131a92990e.html#ga9c7622c2a19f0d2fd9ae98131a92990e">rccResetADC2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga9e44b29629f456f5215ad4c6ad0a861b.html#ga9e44b29629f456f5215ad4c6ad0a861b">rccResetADC3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga8df359ee65f922b632e93d056f00187b.html#ga8df359ee65f922b632e93d056f00187b">rccResetAHB1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga3c55cb56707dd9de6a70fe619723c0ae.html#ga3c55cb56707dd9de6a70fe619723c0ae">rccResetAHB2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gae92de7a5b79175a2b0dd67a3e2a3481d.html#gae92de7a5b79175a2b0dd67a3e2a3481d">rccResetAHB3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga7cd2fdf2327264051656ade6037427ed.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gade224a119aefb55818b9374be9c91cf3.html#gade224a119aefb55818b9374be9c91cf3">rccResetCAN1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga435994ea5c4656eaef3ae50b25265975.html#ga435994ea5c4656eaef3ae50b25265975">rccResetCAN2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga31025d36af8c1854942fb421118b3f1f.html#ga31025d36af8c1854942fb421118b3f1f">rccResetDMA1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga0ec13bef70e6eaefe6b62d80769c0a68.html#ga0ec13bef70e6eaefe6b62d80769c0a68">rccResetDMA2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga23f446e1f6c7deb939356faaa821d8e8.html#ga23f446e1f6c7deb939356faaa821d8e8">rccResetETH</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga5868bb00a63d03d7321bc06d5c00fc7a.html#ga5868bb00a63d03d7321bc06d5c00fc7a">rccResetI2C1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga105502b78411680e50ec9c1b3877973f.html#ga105502b78411680e50ec9c1b3877973f">rccResetI2C2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gadce837511b424f4197a4092e28f35873.html#gadce837511b424f4197a4092e28f35873">rccResetI2C3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga9ef0812bb8f37f776bd6b5e8f5708ec4.html#ga9ef0812bb8f37f776bd6b5e8f5708ec4">rccResetLTDC</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga223c0d728456747bd4612583b7b34079.html#ga223c0d728456747bd4612583b7b34079">rccResetOTG_FS</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gad58da72d778b35d2ff13dfcc385d3219.html#gad58da72d778b35d2ff13dfcc385d3219">rccResetOTG_HS</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga6f9688987250c3fea5db46e534efec86.html#ga6f9688987250c3fea5db46e534efec86">rccResetPWRInterface</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga0c1d2047b999f2e29fdec88f0f076db9.html#ga0c1d2047b999f2e29fdec88f0f076db9">rccResetSDIO</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga0928935b64555f138e37911bc3a6cd3d.html#ga0928935b64555f138e37911bc3a6cd3d">rccResetSPI1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gab322c75195330d73b4bf77bfe2df6043.html#gab322c75195330d73b4bf77bfe2df6043">rccResetSPI2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga3f560f980b7c9ce4ff55398390eec449.html#ga3f560f980b7c9ce4ff55398390eec449">rccResetSPI3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga4f7c2f15ac3a28b1d361e6965046245b.html#ga4f7c2f15ac3a28b1d361e6965046245b">rccResetSPI4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga0f53c93eaa0bdea1d4413e0168ca8908.html#ga0f53c93eaa0bdea1d4413e0168ca8908">rccResetSPI5</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga55d82c5ceb058406f433fae8e10c639d.html#ga55d82c5ceb058406f433fae8e10c639d">rccResetSPI6</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga54bc8f6e2f106ba413369f8e4d9a36d5.html#ga54bc8f6e2f106ba413369f8e4d9a36d5">rccResetTIM1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga26787fc61edafdd6e5e6a1fece1971bb.html#ga26787fc61edafdd6e5e6a1fece1971bb">rccResetTIM11</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gab05d1832ee41b868b74cf7ada9745387.html#gab05d1832ee41b868b74cf7ada9745387">rccResetTIM12</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga423fab932d699b91ac8e0d66bf1cdd58.html#ga423fab932d699b91ac8e0d66bf1cdd58">rccResetTIM14</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga0741eb64aa5db31164a6c2d1521bef9e.html#ga0741eb64aa5db31164a6c2d1521bef9e">rccResetTIM2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gacba1ac6d6f2b45a2c19659a0fad9ccce.html#gacba1ac6d6f2b45a2c19659a0fad9ccce">rccResetTIM3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaf485cadb34263a4d8f608575b850fc78.html#gaf485cadb34263a4d8f608575b850fc78">rccResetTIM4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gab521bf98ffeed08422ea249ebc0a03cd.html#gab521bf98ffeed08422ea249ebc0a03cd">rccResetTIM5</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaf68bc608a4cf6bc6c3ec4d6543582241.html#gaf68bc608a4cf6bc6c3ec4d6543582241">rccResetTIM6</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gab46dceef6536e1036dc4552a9c537b41.html#gab46dceef6536e1036dc4552a9c537b41">rccResetTIM7</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gadd78c32ef7247d772e325dfc4cf6b56e.html#gadd78c32ef7247d772e325dfc4cf6b56e">rccResetTIM8</a></td></tr>
          <tr><td class="navtab"><a class="qindexHL" href="group__STM32F4xx__RCC_ga6d1f013d7b4d4f3db62edfacb9370c00.html#ga6d1f013d7b4d4f3db62edfacb9370c00">rccResetTIM9</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaba9e55356f7ddc95ce95805d0c803a0c.html#gaba9e55356f7ddc95ce95805d0c803a0c">rccResetUART4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga9099328b5cccc1accf7653a6d0ee6e8d.html#ga9099328b5cccc1accf7653a6d0ee6e8d">rccResetUART5</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_gaa5422278c2febdbde3bd47f66b90ac6e.html#gaa5422278c2febdbde3bd47f66b90ac6e">rccResetUSART1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga70e67542700f88b13ebf6471e90362ae.html#ga70e67542700f88b13ebf6471e90362ae">rccResetUSART2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga16116df24b3195fc7e5cef080381c251.html#ga16116df24b3195fc7e5cef080381c251">rccResetUSART3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F4xx__RCC_ga4d96b3d09a212262dd039b617586b954.html#ga4d96b3d09a212262dd039b617586b954">rccResetUSART6</a></td></tr>
        </table>
      </div>
   </td>
   <td valign="top" class="mempage">
<a id="ga6d1f013d7b4d4f3db62edfacb9370c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d1f013d7b4d4f3db62edfacb9370c00">&#9670;&nbsp;</a></span>rccResetTIM9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define rccResetTIM9</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7cd2fdf2327264051656ade6037427ed.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gab3aa588d4814a289d939e111492724af.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="STM32F4xx_2stm32__rcc_8h.html">firmware/chibios/os/hal/platforms/STM32F4xx/stm32_rcc.h</a>&gt;</code></p>

<p>Resets the TIM9 peripheral. </p>
<p>@api </p>

</div>
</div>
    </td>
  </tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
