// Seed: 3311186512
module module_0 (
    input  tri  id_0,
    input  wor  id_1,
    output tri0 id_2,
    output tri1 id_3,
    input  tri0 id_4,
    input  tri  id_5
    , id_10,
    output wand id_6,
    input  tri  id_7,
    output wire id_8
);
  assign id_3 = id_10 ? id_0 : 1'b0;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    output tri id_2,
    input wand id_3,
    output supply1 id_4,
    output tri1 id_5,
    input tri id_6,
    output wor id_7,
    input tri1 id_8,
    output tri id_9,
    output uwire id_10,
    input supply0 id_11,
    output wire id_12,
    input wor id_13
    , id_17,
    input supply1 id_14,
    output logic id_15
);
  tri1 id_18;
  module_0(
      id_14, id_11, id_18, id_2, id_13, id_13, id_4, id_13, id_2
  );
  always @(posedge 1) begin
    $display(id_3, id_18);
    if (id_13) id_15 <= {1{1'b0}} == id_11;
  end
  wire id_19;
endmodule
