<interfaceDefinition version='1.1' language='verilog' kind='module' name='txblock'>
    <portList>

      <port name='clk16' direction='input' type='' />
      <port name='paral_data' direction='input' type='[7:0]' />
      <port name='serial_data' direction='output' type='' />
      <port name='tx_en' direction='input' type='' />
      <port name='tx_end' direction='output' type='' />
      <port name='rst_n' direction='input' type='' />

    </portList>
</interfaceDefinition>
