
Projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009120  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000123c  080092c0  080092c0  000192c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4fc  0800a4fc  00020254  2**0
                  CONTENTS
  4 .ARM          00000008  0800a4fc  0800a4fc  0001a4fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a504  0800a504  00020254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a504  0800a504  0001a504  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a508  0800a508  0001a508  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000254  20000000  0800a50c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000054c  20000254  0800a760  00020254  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007a0  0800a760  000207a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e346  00000000  00000000  00020284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024bf  00000000  00000000  0002e5ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c10  00000000  00000000  00030a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00017aa5  00000000  00000000  000316a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000efb2  00000000  00000000  00049145  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0008bf4d  00000000  00000000  000580f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  000e4044  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000b08  00000000  00000000  000e4098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000045b4  00000000  00000000  000e4ba0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000254 	.word	0x20000254
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080092a8 	.word	0x080092a8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000258 	.word	0x20000258
 80001dc:	080092a8 	.word	0x080092a8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a4 	b.w	8000ff8 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468c      	mov	ip, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f040 8083 	bne.w	8000e4a <__udivmoddi4+0x116>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d947      	bls.n	8000dda <__udivmoddi4+0xa6>
 8000d4a:	fab2 f282 	clz	r2, r2
 8000d4e:	b142      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	f1c2 0020 	rsb	r0, r2, #32
 8000d54:	fa24 f000 	lsr.w	r0, r4, r0
 8000d58:	4091      	lsls	r1, r2
 8000d5a:	4097      	lsls	r7, r2
 8000d5c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d60:	4094      	lsls	r4, r2
 8000d62:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d66:	0c23      	lsrs	r3, r4, #16
 8000d68:	fbbc f6f8 	udiv	r6, ip, r8
 8000d6c:	fa1f fe87 	uxth.w	lr, r7
 8000d70:	fb08 c116 	mls	r1, r8, r6, ip
 8000d74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d78:	fb06 f10e 	mul.w	r1, r6, lr
 8000d7c:	4299      	cmp	r1, r3
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x60>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d86:	f080 8119 	bcs.w	8000fbc <__udivmoddi4+0x288>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 8116 	bls.w	8000fbc <__udivmoddi4+0x288>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	443b      	add	r3, r7
 8000d94:	1a5b      	subs	r3, r3, r1
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000da0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	d909      	bls.n	8000dc0 <__udivmoddi4+0x8c>
 8000dac:	193c      	adds	r4, r7, r4
 8000dae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db2:	f080 8105 	bcs.w	8000fc0 <__udivmoddi4+0x28c>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f240 8102 	bls.w	8000fc0 <__udivmoddi4+0x28c>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	443c      	add	r4, r7
 8000dc0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	2600      	movs	r6, #0
 8000dca:	b11d      	cbz	r5, 8000dd4 <__udivmoddi4+0xa0>
 8000dcc:	40d4      	lsrs	r4, r2
 8000dce:	2300      	movs	r3, #0
 8000dd0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd4:	4631      	mov	r1, r6
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	b902      	cbnz	r2, 8000dde <__udivmoddi4+0xaa>
 8000ddc:	deff      	udf	#255	; 0xff
 8000dde:	fab2 f282 	clz	r2, r2
 8000de2:	2a00      	cmp	r2, #0
 8000de4:	d150      	bne.n	8000e88 <__udivmoddi4+0x154>
 8000de6:	1bcb      	subs	r3, r1, r7
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	fa1f f887 	uxth.w	r8, r7
 8000df0:	2601      	movs	r6, #1
 8000df2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000df6:	0c21      	lsrs	r1, r4, #16
 8000df8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dfc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e00:	fb08 f30c 	mul.w	r3, r8, ip
 8000e04:	428b      	cmp	r3, r1
 8000e06:	d907      	bls.n	8000e18 <__udivmoddi4+0xe4>
 8000e08:	1879      	adds	r1, r7, r1
 8000e0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0xe2>
 8000e10:	428b      	cmp	r3, r1
 8000e12:	f200 80e9 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e16:	4684      	mov	ip, r0
 8000e18:	1ac9      	subs	r1, r1, r3
 8000e1a:	b2a3      	uxth	r3, r4
 8000e1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e24:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e28:	fb08 f800 	mul.w	r8, r8, r0
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	d907      	bls.n	8000e40 <__udivmoddi4+0x10c>
 8000e30:	193c      	adds	r4, r7, r4
 8000e32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x10a>
 8000e38:	45a0      	cmp	r8, r4
 8000e3a:	f200 80d9 	bhi.w	8000ff0 <__udivmoddi4+0x2bc>
 8000e3e:	4618      	mov	r0, r3
 8000e40:	eba4 0408 	sub.w	r4, r4, r8
 8000e44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e48:	e7bf      	b.n	8000dca <__udivmoddi4+0x96>
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d909      	bls.n	8000e62 <__udivmoddi4+0x12e>
 8000e4e:	2d00      	cmp	r5, #0
 8000e50:	f000 80b1 	beq.w	8000fb6 <__udivmoddi4+0x282>
 8000e54:	2600      	movs	r6, #0
 8000e56:	e9c5 0100 	strd	r0, r1, [r5]
 8000e5a:	4630      	mov	r0, r6
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	fab3 f683 	clz	r6, r3
 8000e66:	2e00      	cmp	r6, #0
 8000e68:	d14a      	bne.n	8000f00 <__udivmoddi4+0x1cc>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d302      	bcc.n	8000e74 <__udivmoddi4+0x140>
 8000e6e:	4282      	cmp	r2, r0
 8000e70:	f200 80b8 	bhi.w	8000fe4 <__udivmoddi4+0x2b0>
 8000e74:	1a84      	subs	r4, r0, r2
 8000e76:	eb61 0103 	sbc.w	r1, r1, r3
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	468c      	mov	ip, r1
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	d0a8      	beq.n	8000dd4 <__udivmoddi4+0xa0>
 8000e82:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e86:	e7a5      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e90:	4097      	lsls	r7, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9a:	40d9      	lsrs	r1, r3
 8000e9c:	4330      	orrs	r0, r6
 8000e9e:	0c03      	lsrs	r3, r0, #16
 8000ea0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ea4:	fa1f f887 	uxth.w	r8, r7
 8000ea8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eb0:	fb06 f108 	mul.w	r1, r6, r8
 8000eb4:	4299      	cmp	r1, r3
 8000eb6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eba:	d909      	bls.n	8000ed0 <__udivmoddi4+0x19c>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ec2:	f080 808d 	bcs.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ec6:	4299      	cmp	r1, r3
 8000ec8:	f240 808a 	bls.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	443b      	add	r3, r7
 8000ed0:	1a5b      	subs	r3, r3, r1
 8000ed2:	b281      	uxth	r1, r0
 8000ed4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000edc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee0:	fb00 f308 	mul.w	r3, r0, r8
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	d907      	bls.n	8000ef8 <__udivmoddi4+0x1c4>
 8000ee8:	1879      	adds	r1, r7, r1
 8000eea:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eee:	d273      	bcs.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef0:	428b      	cmp	r3, r1
 8000ef2:	d971      	bls.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4439      	add	r1, r7
 8000ef8:	1acb      	subs	r3, r1, r3
 8000efa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000efe:	e778      	b.n	8000df2 <__udivmoddi4+0xbe>
 8000f00:	f1c6 0c20 	rsb	ip, r6, #32
 8000f04:	fa03 f406 	lsl.w	r4, r3, r6
 8000f08:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f0c:	431c      	orrs	r4, r3
 8000f0e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f12:	fa01 f306 	lsl.w	r3, r1, r6
 8000f16:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f1a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f1e:	431f      	orrs	r7, r3
 8000f20:	0c3b      	lsrs	r3, r7, #16
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fa1f f884 	uxth.w	r8, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f32:	fb09 fa08 	mul.w	sl, r9, r8
 8000f36:	458a      	cmp	sl, r1
 8000f38:	fa02 f206 	lsl.w	r2, r2, r6
 8000f3c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f40:	d908      	bls.n	8000f54 <__udivmoddi4+0x220>
 8000f42:	1861      	adds	r1, r4, r1
 8000f44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f48:	d248      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4a:	458a      	cmp	sl, r1
 8000f4c:	d946      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f52:	4421      	add	r1, r4
 8000f54:	eba1 010a 	sub.w	r1, r1, sl
 8000f58:	b2bf      	uxth	r7, r7
 8000f5a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f5e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f62:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f66:	fb00 f808 	mul.w	r8, r0, r8
 8000f6a:	45b8      	cmp	r8, r7
 8000f6c:	d907      	bls.n	8000f7e <__udivmoddi4+0x24a>
 8000f6e:	19e7      	adds	r7, r4, r7
 8000f70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f74:	d22e      	bcs.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f76:	45b8      	cmp	r8, r7
 8000f78:	d92c      	bls.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	4427      	add	r7, r4
 8000f7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f82:	eba7 0708 	sub.w	r7, r7, r8
 8000f86:	fba0 8902 	umull	r8, r9, r0, r2
 8000f8a:	454f      	cmp	r7, r9
 8000f8c:	46c6      	mov	lr, r8
 8000f8e:	4649      	mov	r1, r9
 8000f90:	d31a      	bcc.n	8000fc8 <__udivmoddi4+0x294>
 8000f92:	d017      	beq.n	8000fc4 <__udivmoddi4+0x290>
 8000f94:	b15d      	cbz	r5, 8000fae <__udivmoddi4+0x27a>
 8000f96:	ebb3 020e 	subs.w	r2, r3, lr
 8000f9a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f9e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fa2:	40f2      	lsrs	r2, r6
 8000fa4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fa8:	40f7      	lsrs	r7, r6
 8000faa:	e9c5 2700 	strd	r2, r7, [r5]
 8000fae:	2600      	movs	r6, #0
 8000fb0:	4631      	mov	r1, r6
 8000fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e70b      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e9      	b.n	8000d94 <__udivmoddi4+0x60>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6fd      	b.n	8000dc0 <__udivmoddi4+0x8c>
 8000fc4:	4543      	cmp	r3, r8
 8000fc6:	d2e5      	bcs.n	8000f94 <__udivmoddi4+0x260>
 8000fc8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fcc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7df      	b.n	8000f94 <__udivmoddi4+0x260>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e7d2      	b.n	8000f7e <__udivmoddi4+0x24a>
 8000fd8:	4660      	mov	r0, ip
 8000fda:	e78d      	b.n	8000ef8 <__udivmoddi4+0x1c4>
 8000fdc:	4681      	mov	r9, r0
 8000fde:	e7b9      	b.n	8000f54 <__udivmoddi4+0x220>
 8000fe0:	4666      	mov	r6, ip
 8000fe2:	e775      	b.n	8000ed0 <__udivmoddi4+0x19c>
 8000fe4:	4630      	mov	r0, r6
 8000fe6:	e74a      	b.n	8000e7e <__udivmoddi4+0x14a>
 8000fe8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fec:	4439      	add	r1, r7
 8000fee:	e713      	b.n	8000e18 <__udivmoddi4+0xe4>
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	443c      	add	r4, r7
 8000ff4:	e724      	b.n	8000e40 <__udivmoddi4+0x10c>
 8000ff6:	bf00      	nop

08000ff8 <__aeabi_idiv0>:
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop

08000ffc <turnOnLed.9412>:

  	  char xText[16];
  	  char yText[16];

  	  void turnOnLed(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
  	  {
 8000ffc:	b590      	push	{r4, r7, lr}
 8000ffe:	b085      	sub	sp, #20
 8001000:	af00      	add	r7, sp, #0
 8001002:	60f8      	str	r0, [r7, #12]
 8001004:	460b      	mov	r3, r1
 8001006:	817b      	strh	r3, [r7, #10]
 8001008:	4664      	mov	r4, ip
 800100a:	f8c7 c004 	str.w	ip, [r7, #4]
  		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 800100e:	897b      	ldrh	r3, [r7, #10]
 8001010:	2201      	movs	r2, #1
 8001012:	4619      	mov	r1, r3
 8001014:	68f8      	ldr	r0, [r7, #12]
 8001016:	f002 f919 	bl	800324c <HAL_GPIO_WritePin>
  		HAL_Delay(delayMs);
 800101a:	6823      	ldr	r3, [r4, #0]
 800101c:	4618      	mov	r0, r3
 800101e:	f001 fda3 	bl	8002b68 <HAL_Delay>
  	  }
 8001022:	bf00      	nop
 8001024:	3714      	adds	r7, #20
 8001026:	46bd      	mov	sp, r7
 8001028:	bd90      	pop	{r4, r7, pc}
	...

0800102c <main>:
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b092      	sub	sp, #72	; 0x48
 8001030:	af00      	add	r7, sp, #0
int main(void)
 8001032:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001036:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_Init();
 8001038:	f001 fd24 	bl	8002a84 <HAL_Init>
  SystemClock_Config();
 800103c:	f000 f918 	bl	8001270 <SystemClock_Config>
  MX_GPIO_Init();
 8001040:	f000 f9e2 	bl	8001408 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001044:	f000 f9aa 	bl	800139c <MX_SPI1_Init>
  MX_I2C1_Init();
 8001048:	f000 f97a 	bl	8001340 <MX_I2C1_Init>
  	  BSP_GYRO_Init();
 800104c:	f001 fc50 	bl	80028f0 <BSP_GYRO_Init>
  	  ssd1306_Init(&hi2c1);
 8001050:	486e      	ldr	r0, [pc, #440]	; (800120c <main+0x1e0>)
 8001052:	f000 fa6b 	bl	800152c <ssd1306_Init>
  	  float xAxis, yAxis = 0.0f;
 8001056:	f04f 0300 	mov.w	r3, #0
 800105a:	63fb      	str	r3, [r7, #60]	; 0x3c
  	  float axisTreshold = 10000.0f;
 800105c:	4b6c      	ldr	r3, [pc, #432]	; (8001210 <main+0x1e4>)
 800105e:	63bb      	str	r3, [r7, #56]	; 0x38
  	  uint32_t delayMs = 500;
 8001060:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001064:	62fb      	str	r3, [r7, #44]	; 0x2c
  	  float xAxisDisplay = 0.0f;
 8001066:	f04f 0300 	mov.w	r3, #0
 800106a:	647b      	str	r3, [r7, #68]	; 0x44
  	  float yAxisDisplay = 0.0f;
 800106c:	f04f 0300 	mov.w	r3, #0
 8001070:	643b      	str	r3, [r7, #64]	; 0x40
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  BSP_GYRO_GetXYZ(axis);
 8001072:	f107 0320 	add.w	r3, r7, #32
 8001076:	4618      	mov	r0, r3
 8001078:	f001 fcf0 	bl	8002a5c <BSP_GYRO_GetXYZ>

	  ssd1306_Fill(Black);
 800107c:	2000      	movs	r0, #0
 800107e:	f000 fb75 	bl	800176c <ssd1306_Fill>

	  	xAxis = abs((axis[0]));
 8001082:	edd7 7a08 	vldr	s15, [r7, #32]
 8001086:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800108a:	ee17 3a90 	vmov	r3, s15
 800108e:	2b00      	cmp	r3, #0
 8001090:	bfb8      	it	lt
 8001092:	425b      	neglt	r3, r3
 8001094:	ee07 3a90 	vmov	s15, r3
 8001098:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800109c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	  	yAxis = abs((axis[1]));
 80010a0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80010a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010a8:	ee17 3a90 	vmov	r3, s15
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	bfb8      	it	lt
 80010b0:	425b      	neglt	r3, r3
 80010b2:	ee07 3a90 	vmov	s15, r3
 80010b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ba:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

	  	xAxisDisplay += axis[0] / 100000.0f;
 80010be:	ed97 7a08 	vldr	s14, [r7, #32]
 80010c2:	eddf 6a54 	vldr	s13, [pc, #336]	; 8001214 <main+0x1e8>
 80010c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ca:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80010ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010d2:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	  	yAxisDisplay += axis[1] / 100000.0f;
 80010d6:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80010da:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8001214 <main+0x1e8>
 80010de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010e2:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80010e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ea:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

	  	if(xAxis > yAxis)
 80010ee:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80010f2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80010f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010fe:	dd2a      	ble.n	8001156 <main+0x12a>
	  	{
	  	  if(axis[0] > axisTreshold)
 8001100:	edd7 7a08 	vldr	s15, [r7, #32]
 8001104:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001108:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800110c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001110:	d508      	bpl.n	8001124 <main+0xf8>
	  		  turnOnLed(LED_Green_GPIO_Port, LED_Green_Pin);
 8001112:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001116:	469c      	mov	ip, r3
 8001118:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800111c:	483e      	ldr	r0, [pc, #248]	; (8001218 <main+0x1ec>)
 800111e:	f7ff ff6d 	bl	8000ffc <turnOnLed.9412>
 8001122:	e042      	b.n	80011aa <main+0x17e>

	  	  else if(axis[0] < -axisTreshold)
 8001124:	ed97 7a08 	vldr	s14, [r7, #32]
 8001128:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800112c:	eef1 7a67 	vneg.f32	s15, s15
 8001130:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001138:	d508      	bpl.n	800114c <main+0x120>
	  		  turnOnLed(LED_Red_GPIO_Port, LED_Red_Pin);
 800113a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800113e:	469c      	mov	ip, r3
 8001140:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001144:	4834      	ldr	r0, [pc, #208]	; (8001218 <main+0x1ec>)
 8001146:	f7ff ff59 	bl	8000ffc <turnOnLed.9412>
 800114a:	e02e      	b.n	80011aa <main+0x17e>

	  	  else { HAL_Delay(delayMs); }
 800114c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800114e:	4618      	mov	r0, r3
 8001150:	f001 fd0a 	bl	8002b68 <HAL_Delay>
 8001154:	e029      	b.n	80011aa <main+0x17e>
	  	}

	  	else
	  	{
	  	  if(axis[1] < -axisTreshold)
 8001156:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800115a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800115e:	eef1 7a67 	vneg.f32	s15, s15
 8001162:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116a:	d508      	bpl.n	800117e <main+0x152>
	  		  turnOnLed(LED_Orange_GPIO_Port, LED_Orange_Pin);
 800116c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001170:	469c      	mov	ip, r3
 8001172:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001176:	4828      	ldr	r0, [pc, #160]	; (8001218 <main+0x1ec>)
 8001178:	f7ff ff40 	bl	8000ffc <turnOnLed.9412>
 800117c:	e015      	b.n	80011aa <main+0x17e>

	  	  else if(axis[1] > axisTreshold)
 800117e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001182:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001186:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800118a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800118e:	d508      	bpl.n	80011a2 <main+0x176>
	  		  turnOnLed(LED_Blue_GPIO_Port, LED_Blue_Pin);
 8001190:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001194:	469c      	mov	ip, r3
 8001196:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800119a:	481f      	ldr	r0, [pc, #124]	; (8001218 <main+0x1ec>)
 800119c:	f7ff ff2e 	bl	8000ffc <turnOnLed.9412>
 80011a0:	e003      	b.n	80011aa <main+0x17e>

	  	  else { HAL_Delay(delayMs); }
 80011a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011a4:	4618      	mov	r0, r3
 80011a6:	f001 fcdf 	bl	8002b68 <HAL_Delay>
	  	}

	  	ssd1306_SetCursor(10, 10);
 80011aa:	210a      	movs	r1, #10
 80011ac:	200a      	movs	r0, #10
 80011ae:	f000 fc39 	bl	8001a24 <ssd1306_SetCursor>
	  	sprintf(xText, "x: %.2f", xAxisDisplay);
 80011b2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80011b4:	f7ff f9d0 	bl	8000558 <__aeabi_f2d>
 80011b8:	4602      	mov	r2, r0
 80011ba:	460b      	mov	r3, r1
 80011bc:	f107 0010 	add.w	r0, r7, #16
 80011c0:	4916      	ldr	r1, [pc, #88]	; (800121c <main+0x1f0>)
 80011c2:	f004 facb 	bl	800575c <siprintf>
		ssd1306_WriteString(xText, Font_11x18, White);
 80011c6:	4a16      	ldr	r2, [pc, #88]	; (8001220 <main+0x1f4>)
 80011c8:	f107 0010 	add.w	r0, r7, #16
 80011cc:	2301      	movs	r3, #1
 80011ce:	ca06      	ldmia	r2, {r1, r2}
 80011d0:	f000 fc02 	bl	80019d8 <ssd1306_WriteString>

	  	ssd1306_SetCursor(10, 40);
 80011d4:	2128      	movs	r1, #40	; 0x28
 80011d6:	200a      	movs	r0, #10
 80011d8:	f000 fc24 	bl	8001a24 <ssd1306_SetCursor>
	  	sprintf(yText, "y: %.2f", yAxisDisplay);
 80011dc:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80011de:	f7ff f9bb 	bl	8000558 <__aeabi_f2d>
 80011e2:	4602      	mov	r2, r0
 80011e4:	460b      	mov	r3, r1
 80011e6:	4638      	mov	r0, r7
 80011e8:	490e      	ldr	r1, [pc, #56]	; (8001224 <main+0x1f8>)
 80011ea:	f004 fab7 	bl	800575c <siprintf>
	  	ssd1306_WriteString(yText, Font_11x18, White);
 80011ee:	4a0c      	ldr	r2, [pc, #48]	; (8001220 <main+0x1f4>)
 80011f0:	4638      	mov	r0, r7
 80011f2:	2301      	movs	r3, #1
 80011f4:	ca06      	ldmia	r2, {r1, r2}
 80011f6:	f000 fbef 	bl	80019d8 <ssd1306_WriteString>

	  	ssd1306_UpdateScreen(&hi2c1);
 80011fa:	4804      	ldr	r0, [pc, #16]	; (800120c <main+0x1e0>)
 80011fc:	f000 fada 	bl	80017b4 <ssd1306_UpdateScreen>

	  	turnOfLEDS();
 8001200:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001204:	469c      	mov	ip, r3
 8001206:	f000 f80f 	bl	8001228 <turnOfLEDS.9414>
	  BSP_GYRO_GetXYZ(axis);
 800120a:	e732      	b.n	8001072 <main+0x46>
 800120c:	200006e0 	.word	0x200006e0
 8001210:	461c4000 	.word	0x461c4000
 8001214:	47c35000 	.word	0x47c35000
 8001218:	40020c00 	.word	0x40020c00
 800121c:	080092c0 	.word	0x080092c0
 8001220:	20000000 	.word	0x20000000
 8001224:	080092c8 	.word	0x080092c8

08001228 <turnOfLEDS.9414>:
  	  {
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	f8c7 c004 	str.w	ip, [r7, #4]
  		HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_RESET);
 8001232:	2200      	movs	r2, #0
 8001234:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001238:	480c      	ldr	r0, [pc, #48]	; (800126c <turnOfLEDS.9414+0x44>)
 800123a:	f002 f807 	bl	800324c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_RESET);
 800123e:	2200      	movs	r2, #0
 8001240:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001244:	4809      	ldr	r0, [pc, #36]	; (800126c <turnOfLEDS.9414+0x44>)
 8001246:	f002 f801 	bl	800324c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_Orange_GPIO_Port, LED_Orange_Pin, GPIO_PIN_RESET);
 800124a:	2200      	movs	r2, #0
 800124c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001250:	4806      	ldr	r0, [pc, #24]	; (800126c <turnOfLEDS.9414+0x44>)
 8001252:	f001 fffb 	bl	800324c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800125c:	4803      	ldr	r0, [pc, #12]	; (800126c <turnOfLEDS.9414+0x44>)
 800125e:	f001 fff5 	bl	800324c <HAL_GPIO_WritePin>
  	  }
 8001262:	bf00      	nop
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40020c00 	.word	0x40020c00

08001270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b094      	sub	sp, #80	; 0x50
 8001274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001276:	f107 0320 	add.w	r3, r7, #32
 800127a:	2230      	movs	r2, #48	; 0x30
 800127c:	2100      	movs	r1, #0
 800127e:	4618      	mov	r0, r3
 8001280:	f003 fbe4 	bl	8004a4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001284:	f107 030c 	add.w	r3, r7, #12
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001294:	2300      	movs	r3, #0
 8001296:	60bb      	str	r3, [r7, #8]
 8001298:	4b27      	ldr	r3, [pc, #156]	; (8001338 <SystemClock_Config+0xc8>)
 800129a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800129c:	4a26      	ldr	r2, [pc, #152]	; (8001338 <SystemClock_Config+0xc8>)
 800129e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012a2:	6413      	str	r3, [r2, #64]	; 0x40
 80012a4:	4b24      	ldr	r3, [pc, #144]	; (8001338 <SystemClock_Config+0xc8>)
 80012a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ac:	60bb      	str	r3, [r7, #8]
 80012ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012b0:	2300      	movs	r3, #0
 80012b2:	607b      	str	r3, [r7, #4]
 80012b4:	4b21      	ldr	r3, [pc, #132]	; (800133c <SystemClock_Config+0xcc>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a20      	ldr	r2, [pc, #128]	; (800133c <SystemClock_Config+0xcc>)
 80012ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80012be:	6013      	str	r3, [r2, #0]
 80012c0:	4b1e      	ldr	r3, [pc, #120]	; (800133c <SystemClock_Config+0xcc>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012c8:	607b      	str	r3, [r7, #4]
 80012ca:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012cc:	2302      	movs	r3, #2
 80012ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012d0:	2301      	movs	r3, #1
 80012d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012d4:	2310      	movs	r3, #16
 80012d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012d8:	2302      	movs	r3, #2
 80012da:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012dc:	2300      	movs	r3, #0
 80012de:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012e0:	2308      	movs	r3, #8
 80012e2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80012e4:	2364      	movs	r3, #100	; 0x64
 80012e6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012e8:	2302      	movs	r3, #2
 80012ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012ec:	2304      	movs	r3, #4
 80012ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f0:	f107 0320 	add.w	r3, r7, #32
 80012f4:	4618      	mov	r0, r3
 80012f6:	f002 fc1f 	bl	8003b38 <HAL_RCC_OscConfig>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001300:	f000 f8f8 	bl	80014f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001304:	230f      	movs	r3, #15
 8001306:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001308:	2302      	movs	r3, #2
 800130a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001310:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001314:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001316:	2300      	movs	r3, #0
 8001318:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800131a:	f107 030c 	add.w	r3, r7, #12
 800131e:	2103      	movs	r1, #3
 8001320:	4618      	mov	r0, r3
 8001322:	f002 fe81 	bl	8004028 <HAL_RCC_ClockConfig>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800132c:	f000 f8e2 	bl	80014f4 <Error_Handler>
  }
}
 8001330:	bf00      	nop
 8001332:	3750      	adds	r7, #80	; 0x50
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40023800 	.word	0x40023800
 800133c:	40007000 	.word	0x40007000

08001340 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001344:	4b12      	ldr	r3, [pc, #72]	; (8001390 <MX_I2C1_Init+0x50>)
 8001346:	4a13      	ldr	r2, [pc, #76]	; (8001394 <MX_I2C1_Init+0x54>)
 8001348:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800134a:	4b11      	ldr	r3, [pc, #68]	; (8001390 <MX_I2C1_Init+0x50>)
 800134c:	4a12      	ldr	r2, [pc, #72]	; (8001398 <MX_I2C1_Init+0x58>)
 800134e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001350:	4b0f      	ldr	r3, [pc, #60]	; (8001390 <MX_I2C1_Init+0x50>)
 8001352:	2200      	movs	r2, #0
 8001354:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001356:	4b0e      	ldr	r3, [pc, #56]	; (8001390 <MX_I2C1_Init+0x50>)
 8001358:	2200      	movs	r2, #0
 800135a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800135c:	4b0c      	ldr	r3, [pc, #48]	; (8001390 <MX_I2C1_Init+0x50>)
 800135e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001362:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001364:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <MX_I2C1_Init+0x50>)
 8001366:	2200      	movs	r2, #0
 8001368:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800136a:	4b09      	ldr	r3, [pc, #36]	; (8001390 <MX_I2C1_Init+0x50>)
 800136c:	2200      	movs	r2, #0
 800136e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001370:	4b07      	ldr	r3, [pc, #28]	; (8001390 <MX_I2C1_Init+0x50>)
 8001372:	2200      	movs	r2, #0
 8001374:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001376:	4b06      	ldr	r3, [pc, #24]	; (8001390 <MX_I2C1_Init+0x50>)
 8001378:	2200      	movs	r2, #0
 800137a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800137c:	4804      	ldr	r0, [pc, #16]	; (8001390 <MX_I2C1_Init+0x50>)
 800137e:	f001 ff7f 	bl	8003280 <HAL_I2C_Init>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001388:	f000 f8b4 	bl	80014f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800138c:	bf00      	nop
 800138e:	bd80      	pop	{r7, pc}
 8001390:	200006e0 	.word	0x200006e0
 8001394:	40005400 	.word	0x40005400
 8001398:	000186a0 	.word	0x000186a0

0800139c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013a0:	4b17      	ldr	r3, [pc, #92]	; (8001400 <MX_SPI1_Init+0x64>)
 80013a2:	4a18      	ldr	r2, [pc, #96]	; (8001404 <MX_SPI1_Init+0x68>)
 80013a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013a6:	4b16      	ldr	r3, [pc, #88]	; (8001400 <MX_SPI1_Init+0x64>)
 80013a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013ae:	4b14      	ldr	r3, [pc, #80]	; (8001400 <MX_SPI1_Init+0x64>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013b4:	4b12      	ldr	r3, [pc, #72]	; (8001400 <MX_SPI1_Init+0x64>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013ba:	4b11      	ldr	r3, [pc, #68]	; (8001400 <MX_SPI1_Init+0x64>)
 80013bc:	2200      	movs	r2, #0
 80013be:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013c0:	4b0f      	ldr	r3, [pc, #60]	; (8001400 <MX_SPI1_Init+0x64>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013c6:	4b0e      	ldr	r3, [pc, #56]	; (8001400 <MX_SPI1_Init+0x64>)
 80013c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013cc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80013ce:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <MX_SPI1_Init+0x64>)
 80013d0:	2218      	movs	r2, #24
 80013d2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013d4:	4b0a      	ldr	r3, [pc, #40]	; (8001400 <MX_SPI1_Init+0x64>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013da:	4b09      	ldr	r3, [pc, #36]	; (8001400 <MX_SPI1_Init+0x64>)
 80013dc:	2200      	movs	r2, #0
 80013de:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013e0:	4b07      	ldr	r3, [pc, #28]	; (8001400 <MX_SPI1_Init+0x64>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013e6:	4b06      	ldr	r3, [pc, #24]	; (8001400 <MX_SPI1_Init+0x64>)
 80013e8:	220a      	movs	r2, #10
 80013ea:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013ec:	4804      	ldr	r0, [pc, #16]	; (8001400 <MX_SPI1_Init+0x64>)
 80013ee:	f002 ffd7 	bl	80043a0 <HAL_SPI_Init>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013f8:	f000 f87c 	bl	80014f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013fc:	bf00      	nop
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	20000734 	.word	0x20000734
 8001404:	40013000 	.word	0x40013000

08001408 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b08a      	sub	sp, #40	; 0x28
 800140c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140e:	f107 0314 	add.w	r3, r7, #20
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	605a      	str	r2, [r3, #4]
 8001418:	609a      	str	r2, [r3, #8]
 800141a:	60da      	str	r2, [r3, #12]
 800141c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	613b      	str	r3, [r7, #16]
 8001422:	4b31      	ldr	r3, [pc, #196]	; (80014e8 <MX_GPIO_Init+0xe0>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	4a30      	ldr	r2, [pc, #192]	; (80014e8 <MX_GPIO_Init+0xe0>)
 8001428:	f043 0310 	orr.w	r3, r3, #16
 800142c:	6313      	str	r3, [r2, #48]	; 0x30
 800142e:	4b2e      	ldr	r3, [pc, #184]	; (80014e8 <MX_GPIO_Init+0xe0>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001432:	f003 0310 	and.w	r3, r3, #16
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800143a:	2300      	movs	r3, #0
 800143c:	60fb      	str	r3, [r7, #12]
 800143e:	4b2a      	ldr	r3, [pc, #168]	; (80014e8 <MX_GPIO_Init+0xe0>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001442:	4a29      	ldr	r2, [pc, #164]	; (80014e8 <MX_GPIO_Init+0xe0>)
 8001444:	f043 0301 	orr.w	r3, r3, #1
 8001448:	6313      	str	r3, [r2, #48]	; 0x30
 800144a:	4b27      	ldr	r3, [pc, #156]	; (80014e8 <MX_GPIO_Init+0xe0>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144e:	f003 0301 	and.w	r3, r3, #1
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001456:	2300      	movs	r3, #0
 8001458:	60bb      	str	r3, [r7, #8]
 800145a:	4b23      	ldr	r3, [pc, #140]	; (80014e8 <MX_GPIO_Init+0xe0>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	4a22      	ldr	r2, [pc, #136]	; (80014e8 <MX_GPIO_Init+0xe0>)
 8001460:	f043 0308 	orr.w	r3, r3, #8
 8001464:	6313      	str	r3, [r2, #48]	; 0x30
 8001466:	4b20      	ldr	r3, [pc, #128]	; (80014e8 <MX_GPIO_Init+0xe0>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	f003 0308 	and.w	r3, r3, #8
 800146e:	60bb      	str	r3, [r7, #8]
 8001470:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	607b      	str	r3, [r7, #4]
 8001476:	4b1c      	ldr	r3, [pc, #112]	; (80014e8 <MX_GPIO_Init+0xe0>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	4a1b      	ldr	r2, [pc, #108]	; (80014e8 <MX_GPIO_Init+0xe0>)
 800147c:	f043 0302 	orr.w	r3, r3, #2
 8001480:	6313      	str	r3, [r2, #48]	; 0x30
 8001482:	4b19      	ldr	r3, [pc, #100]	; (80014e8 <MX_GPIO_Init+0xe0>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	f003 0302 	and.w	r3, r3, #2
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800148e:	2200      	movs	r2, #0
 8001490:	2108      	movs	r1, #8
 8001492:	4816      	ldr	r0, [pc, #88]	; (80014ec <MX_GPIO_Init+0xe4>)
 8001494:	f001 feda 	bl	800324c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_Green_Pin|LED_Orange_Pin|LED_Red_Pin|LED_Blue_Pin, GPIO_PIN_RESET);
 8001498:	2200      	movs	r2, #0
 800149a:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800149e:	4814      	ldr	r0, [pc, #80]	; (80014f0 <MX_GPIO_Init+0xe8>)
 80014a0:	f001 fed4 	bl	800324c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80014a4:	2308      	movs	r3, #8
 80014a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a8:	2301      	movs	r3, #1
 80014aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b0:	2300      	movs	r3, #0
 80014b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	4619      	mov	r1, r3
 80014ba:	480c      	ldr	r0, [pc, #48]	; (80014ec <MX_GPIO_Init+0xe4>)
 80014bc:	f001 fc5e 	bl	8002d7c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Green_Pin LED_Orange_Pin LED_Red_Pin LED_Blue_Pin */
  GPIO_InitStruct.Pin = LED_Green_Pin|LED_Orange_Pin|LED_Red_Pin|LED_Blue_Pin;
 80014c0:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80014c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c6:	2301      	movs	r3, #1
 80014c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ce:	2300      	movs	r3, #0
 80014d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014d2:	f107 0314 	add.w	r3, r7, #20
 80014d6:	4619      	mov	r1, r3
 80014d8:	4805      	ldr	r0, [pc, #20]	; (80014f0 <MX_GPIO_Init+0xe8>)
 80014da:	f001 fc4f 	bl	8002d7c <HAL_GPIO_Init>

}
 80014de:	bf00      	nop
 80014e0:	3728      	adds	r7, #40	; 0x28
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40021000 	.word	0x40021000
 80014f0:	40020c00 	.word	0x40020c00

080014f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014f8:	b672      	cpsid	i
}
 80014fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014fc:	e7fe      	b.n	80014fc <Error_Handler+0x8>

080014fe <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static uint8_t ssd1306_WriteCommand(I2C_HandleTypeDef *hi2c, uint8_t command)
{
 80014fe:	b580      	push	{r7, lr}
 8001500:	b086      	sub	sp, #24
 8001502:	af04      	add	r7, sp, #16
 8001504:	6078      	str	r0, [r7, #4]
 8001506:	460b      	mov	r3, r1
 8001508:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
 800150a:	230a      	movs	r3, #10
 800150c:	9302      	str	r3, [sp, #8]
 800150e:	2301      	movs	r3, #1
 8001510:	9301      	str	r3, [sp, #4]
 8001512:	1cfb      	adds	r3, r7, #3
 8001514:	9300      	str	r3, [sp, #0]
 8001516:	2301      	movs	r3, #1
 8001518:	2200      	movs	r2, #0
 800151a:	2178      	movs	r1, #120	; 0x78
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f001 fff3 	bl	8003508 <HAL_I2C_Mem_Write>
 8001522:	4603      	mov	r3, r0
}
 8001524:	4618      	mov	r0, r3
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <ssd1306_Init>:

//
//  Initialize the oled screen
//
uint8_t ssd1306_Init(I2C_HandleTypeDef *hi2c)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
    // Wait for the screen to boot
    HAL_Delay(100);
 8001534:	2064      	movs	r0, #100	; 0x64
 8001536:	f001 fb17 	bl	8002b68 <HAL_Delay>
    int status = 0;
 800153a:	2300      	movs	r3, #0
 800153c:	60fb      	str	r3, [r7, #12]

    // Init LCD
    status += ssd1306_WriteCommand(hi2c, 0xAE);   // Display off
 800153e:	21ae      	movs	r1, #174	; 0xae
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f7ff ffdc 	bl	80014fe <ssd1306_WriteCommand>
 8001546:	4603      	mov	r3, r0
 8001548:	461a      	mov	r2, r3
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	4413      	add	r3, r2
 800154e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // Set Memory Addressing Mode
 8001550:	2120      	movs	r1, #32
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f7ff ffd3 	bl	80014fe <ssd1306_WriteCommand>
 8001558:	4603      	mov	r3, r0
 800155a:	461a      	mov	r2, r3
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	4413      	add	r3, r2
 8001560:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // 00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001562:	2110      	movs	r1, #16
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f7ff ffca 	bl	80014fe <ssd1306_WriteCommand>
 800156a:	4603      	mov	r3, r0
 800156c:	461a      	mov	r2, r3
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	4413      	add	r3, r2
 8001572:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xB0);   // Set Page Start Address for Page Addressing Mode,0-7
 8001574:	21b0      	movs	r1, #176	; 0xb0
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f7ff ffc1 	bl	80014fe <ssd1306_WriteCommand>
 800157c:	4603      	mov	r3, r0
 800157e:	461a      	mov	r2, r3
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	4413      	add	r3, r2
 8001584:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xC8);   // Set COM Output Scan Direction
 8001586:	21c8      	movs	r1, #200	; 0xc8
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f7ff ffb8 	bl	80014fe <ssd1306_WriteCommand>
 800158e:	4603      	mov	r3, r0
 8001590:	461a      	mov	r2, r3
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	4413      	add	r3, r2
 8001596:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // Set low column address
 8001598:	2100      	movs	r1, #0
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f7ff ffaf 	bl	80014fe <ssd1306_WriteCommand>
 80015a0:	4603      	mov	r3, r0
 80015a2:	461a      	mov	r2, r3
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	4413      	add	r3, r2
 80015a8:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // Set high column address
 80015aa:	2110      	movs	r1, #16
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f7ff ffa6 	bl	80014fe <ssd1306_WriteCommand>
 80015b2:	4603      	mov	r3, r0
 80015b4:	461a      	mov	r2, r3
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	4413      	add	r3, r2
 80015ba:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x40);   // Set start line address
 80015bc:	2140      	movs	r1, #64	; 0x40
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff ff9d 	bl	80014fe <ssd1306_WriteCommand>
 80015c4:	4603      	mov	r3, r0
 80015c6:	461a      	mov	r2, r3
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	4413      	add	r3, r2
 80015cc:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x81);   // set contrast control register
 80015ce:	2181      	movs	r1, #129	; 0x81
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f7ff ff94 	bl	80014fe <ssd1306_WriteCommand>
 80015d6:	4603      	mov	r3, r0
 80015d8:	461a      	mov	r2, r3
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	4413      	add	r3, r2
 80015de:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xFF);
 80015e0:	21ff      	movs	r1, #255	; 0xff
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f7ff ff8b 	bl	80014fe <ssd1306_WriteCommand>
 80015e8:	4603      	mov	r3, r0
 80015ea:	461a      	mov	r2, r3
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	4413      	add	r3, r2
 80015f0:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA1);   // Set segment re-map 0 to 127
 80015f2:	21a1      	movs	r1, #161	; 0xa1
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f7ff ff82 	bl	80014fe <ssd1306_WriteCommand>
 80015fa:	4603      	mov	r3, r0
 80015fc:	461a      	mov	r2, r3
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	4413      	add	r3, r2
 8001602:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA6);   // Set normal display
 8001604:	21a6      	movs	r1, #166	; 0xa6
 8001606:	6878      	ldr	r0, [r7, #4]
 8001608:	f7ff ff79 	bl	80014fe <ssd1306_WriteCommand>
 800160c:	4603      	mov	r3, r0
 800160e:	461a      	mov	r2, r3
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	4413      	add	r3, r2
 8001614:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA8);   // Set multiplex ratio(1 to 64)
 8001616:	21a8      	movs	r1, #168	; 0xa8
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff ff70 	bl	80014fe <ssd1306_WriteCommand>
 800161e:	4603      	mov	r3, r0
 8001620:	461a      	mov	r2, r3
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	4413      	add	r3, r2
 8001626:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_HEIGHT - 1);
 8001628:	213f      	movs	r1, #63	; 0x3f
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7ff ff67 	bl	80014fe <ssd1306_WriteCommand>
 8001630:	4603      	mov	r3, r0
 8001632:	461a      	mov	r2, r3
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	4413      	add	r3, r2
 8001638:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA4);   // 0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800163a:	21a4      	movs	r1, #164	; 0xa4
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f7ff ff5e 	bl	80014fe <ssd1306_WriteCommand>
 8001642:	4603      	mov	r3, r0
 8001644:	461a      	mov	r2, r3
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	4413      	add	r3, r2
 800164a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD3);   // Set display offset
 800164c:	21d3      	movs	r1, #211	; 0xd3
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f7ff ff55 	bl	80014fe <ssd1306_WriteCommand>
 8001654:	4603      	mov	r3, r0
 8001656:	461a      	mov	r2, r3
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	4413      	add	r3, r2
 800165c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // No offset
 800165e:	2100      	movs	r1, #0
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f7ff ff4c 	bl	80014fe <ssd1306_WriteCommand>
 8001666:	4603      	mov	r3, r0
 8001668:	461a      	mov	r2, r3
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	4413      	add	r3, r2
 800166e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD5);   // Set display clock divide ratio/oscillator frequency
 8001670:	21d5      	movs	r1, #213	; 0xd5
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f7ff ff43 	bl	80014fe <ssd1306_WriteCommand>
 8001678:	4603      	mov	r3, r0
 800167a:	461a      	mov	r2, r3
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	4413      	add	r3, r2
 8001680:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xF0);   // Set divide ratio
 8001682:	21f0      	movs	r1, #240	; 0xf0
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f7ff ff3a 	bl	80014fe <ssd1306_WriteCommand>
 800168a:	4603      	mov	r3, r0
 800168c:	461a      	mov	r2, r3
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	4413      	add	r3, r2
 8001692:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD9);   // Set pre-charge period
 8001694:	21d9      	movs	r1, #217	; 0xd9
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f7ff ff31 	bl	80014fe <ssd1306_WriteCommand>
 800169c:	4603      	mov	r3, r0
 800169e:	461a      	mov	r2, r3
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	4413      	add	r3, r2
 80016a4:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x22);
 80016a6:	2122      	movs	r1, #34	; 0x22
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f7ff ff28 	bl	80014fe <ssd1306_WriteCommand>
 80016ae:	4603      	mov	r3, r0
 80016b0:	461a      	mov	r2, r3
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	4413      	add	r3, r2
 80016b6:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDA);   // Set com pins hardware configuration
 80016b8:	21da      	movs	r1, #218	; 0xda
 80016ba:	6878      	ldr	r0, [r7, #4]
 80016bc:	f7ff ff1f 	bl	80014fe <ssd1306_WriteCommand>
 80016c0:	4603      	mov	r3, r0
 80016c2:	461a      	mov	r2, r3
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	4413      	add	r3, r2
 80016c8:	60fb      	str	r3, [r7, #12]
#ifdef SSD1306_COM_LR_REMAP
    status += ssd1306_WriteCommand(hi2c, 0x32);   // Enable COM left/right remap
#else
    status += ssd1306_WriteCommand(hi2c, 0x12);   // Do not use COM left/right remap
 80016ca:	2112      	movs	r1, #18
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f7ff ff16 	bl	80014fe <ssd1306_WriteCommand>
 80016d2:	4603      	mov	r3, r0
 80016d4:	461a      	mov	r2, r3
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	4413      	add	r3, r2
 80016da:	60fb      	str	r3, [r7, #12]
#endif // SSD1306_COM_LR_REMAP

    status += ssd1306_WriteCommand(hi2c, 0xDB);   // Set vcomh
 80016dc:	21db      	movs	r1, #219	; 0xdb
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f7ff ff0d 	bl	80014fe <ssd1306_WriteCommand>
 80016e4:	4603      	mov	r3, r0
 80016e6:	461a      	mov	r2, r3
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	4413      	add	r3, r2
 80016ec:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // 0x20,0.77xVcc
 80016ee:	2120      	movs	r1, #32
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff ff04 	bl	80014fe <ssd1306_WriteCommand>
 80016f6:	4603      	mov	r3, r0
 80016f8:	461a      	mov	r2, r3
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	4413      	add	r3, r2
 80016fe:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x8D);   // Set DC-DC enable
 8001700:	218d      	movs	r1, #141	; 0x8d
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f7ff fefb 	bl	80014fe <ssd1306_WriteCommand>
 8001708:	4603      	mov	r3, r0
 800170a:	461a      	mov	r2, r3
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	4413      	add	r3, r2
 8001710:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x14);   //
 8001712:	2114      	movs	r1, #20
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f7ff fef2 	bl	80014fe <ssd1306_WriteCommand>
 800171a:	4603      	mov	r3, r0
 800171c:	461a      	mov	r2, r3
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	4413      	add	r3, r2
 8001722:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xAF);   // Turn on SSD1306 panel
 8001724:	21af      	movs	r1, #175	; 0xaf
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f7ff fee9 	bl	80014fe <ssd1306_WriteCommand>
 800172c:	4603      	mov	r3, r0
 800172e:	461a      	mov	r2, r3
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	4413      	add	r3, r2
 8001734:	60fb      	str	r3, [r7, #12]

    if (status != 0) {
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <ssd1306_Init+0x214>
        return 1;
 800173c:	2301      	movs	r3, #1
 800173e:	e00f      	b.n	8001760 <ssd1306_Init+0x234>
    }

    // Clear screen
    ssd1306_Fill(Black);
 8001740:	2000      	movs	r0, #0
 8001742:	f000 f813 	bl	800176c <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen(hi2c);
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f000 f834 	bl	80017b4 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800174c:	4b06      	ldr	r3, [pc, #24]	; (8001768 <ssd1306_Init+0x23c>)
 800174e:	2200      	movs	r2, #0
 8001750:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001752:	4b05      	ldr	r3, [pc, #20]	; (8001768 <ssd1306_Init+0x23c>)
 8001754:	2200      	movs	r2, #0
 8001756:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8001758:	4b03      	ldr	r3, [pc, #12]	; (8001768 <ssd1306_Init+0x23c>)
 800175a:	2201      	movs	r2, #1
 800175c:	715a      	strb	r2, [r3, #5]

    return 0;
 800175e:	2300      	movs	r3, #0
}
 8001760:	4618      	mov	r0, r3
 8001762:	3710      	adds	r7, #16
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20000670 	.word	0x20000670

0800176c <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	4603      	mov	r3, r0
 8001774:	71fb      	strb	r3, [r7, #7]
    // Fill screenbuffer with a constant value (color)
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8001776:	2300      	movs	r3, #0
 8001778:	60fb      	str	r3, [r7, #12]
 800177a:	e00d      	b.n	8001798 <ssd1306_Fill+0x2c>
    {
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 800177c:	79fb      	ldrb	r3, [r7, #7]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d101      	bne.n	8001786 <ssd1306_Fill+0x1a>
 8001782:	2100      	movs	r1, #0
 8001784:	e000      	b.n	8001788 <ssd1306_Fill+0x1c>
 8001786:	21ff      	movs	r1, #255	; 0xff
 8001788:	4a09      	ldr	r2, [pc, #36]	; (80017b0 <ssd1306_Fill+0x44>)
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	4413      	add	r3, r2
 800178e:	460a      	mov	r2, r1
 8001790:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	3301      	adds	r3, #1
 8001796:	60fb      	str	r3, [r7, #12]
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800179e:	d3ed      	bcc.n	800177c <ssd1306_Fill+0x10>
    }
}
 80017a0:	bf00      	nop
 80017a2:	bf00      	nop
 80017a4:	3714      	adds	r7, #20
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	20000270 	.word	0x20000270

080017b4 <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(I2C_HandleTypeDef *hi2c)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b088      	sub	sp, #32
 80017b8:	af04      	add	r7, sp, #16
 80017ba:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for (i = 0; i < 8; i++) {
 80017bc:	2300      	movs	r3, #0
 80017be:	73fb      	strb	r3, [r7, #15]
 80017c0:	e020      	b.n	8001804 <ssd1306_UpdateScreen+0x50>
        ssd1306_WriteCommand(hi2c, 0xB0 + i);
 80017c2:	7bfb      	ldrb	r3, [r7, #15]
 80017c4:	3b50      	subs	r3, #80	; 0x50
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	4619      	mov	r1, r3
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f7ff fe97 	bl	80014fe <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x00);
 80017d0:	2100      	movs	r1, #0
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f7ff fe93 	bl	80014fe <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x10);
 80017d8:	2110      	movs	r1, #16
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f7ff fe8f 	bl	80014fe <ssd1306_WriteCommand>

        HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 80017e0:	7bfb      	ldrb	r3, [r7, #15]
 80017e2:	01db      	lsls	r3, r3, #7
 80017e4:	4a0b      	ldr	r2, [pc, #44]	; (8001814 <ssd1306_UpdateScreen+0x60>)
 80017e6:	4413      	add	r3, r2
 80017e8:	2264      	movs	r2, #100	; 0x64
 80017ea:	9202      	str	r2, [sp, #8]
 80017ec:	2280      	movs	r2, #128	; 0x80
 80017ee:	9201      	str	r2, [sp, #4]
 80017f0:	9300      	str	r3, [sp, #0]
 80017f2:	2301      	movs	r3, #1
 80017f4:	2240      	movs	r2, #64	; 0x40
 80017f6:	2178      	movs	r1, #120	; 0x78
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f001 fe85 	bl	8003508 <HAL_I2C_Mem_Write>
    for (i = 0; i < 8; i++) {
 80017fe:	7bfb      	ldrb	r3, [r7, #15]
 8001800:	3301      	adds	r3, #1
 8001802:	73fb      	strb	r3, [r7, #15]
 8001804:	7bfb      	ldrb	r3, [r7, #15]
 8001806:	2b07      	cmp	r3, #7
 8001808:	d9db      	bls.n	80017c2 <ssd1306_UpdateScreen+0xe>
    }
}
 800180a:	bf00      	nop
 800180c:	bf00      	nop
 800180e:	3710      	adds	r7, #16
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000270 	.word	0x20000270

08001818 <ssd1306_DrawPixel>:
//  X => X Coordinate
//  Y => Y Coordinate
//  color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	71fb      	strb	r3, [r7, #7]
 8001822:	460b      	mov	r3, r1
 8001824:	71bb      	strb	r3, [r7, #6]
 8001826:	4613      	mov	r3, r2
 8001828:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 800182a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182e:	2b00      	cmp	r3, #0
 8001830:	db48      	blt.n	80018c4 <ssd1306_DrawPixel+0xac>
 8001832:	79bb      	ldrb	r3, [r7, #6]
 8001834:	2b3f      	cmp	r3, #63	; 0x3f
 8001836:	d845      	bhi.n	80018c4 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if (SSD1306.Inverted)
 8001838:	4b25      	ldr	r3, [pc, #148]	; (80018d0 <ssd1306_DrawPixel+0xb8>)
 800183a:	791b      	ldrb	r3, [r3, #4]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d006      	beq.n	800184e <ssd1306_DrawPixel+0x36>
    {
        color = (SSD1306_COLOR)!color;
 8001840:	797b      	ldrb	r3, [r7, #5]
 8001842:	2b00      	cmp	r3, #0
 8001844:	bf0c      	ite	eq
 8001846:	2301      	moveq	r3, #1
 8001848:	2300      	movne	r3, #0
 800184a:	b2db      	uxtb	r3, r3
 800184c:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the correct color
    if (color == White)
 800184e:	797b      	ldrb	r3, [r7, #5]
 8001850:	2b01      	cmp	r3, #1
 8001852:	d11a      	bne.n	800188a <ssd1306_DrawPixel+0x72>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001854:	79fa      	ldrb	r2, [r7, #7]
 8001856:	79bb      	ldrb	r3, [r7, #6]
 8001858:	08db      	lsrs	r3, r3, #3
 800185a:	b2d8      	uxtb	r0, r3
 800185c:	4603      	mov	r3, r0
 800185e:	01db      	lsls	r3, r3, #7
 8001860:	4413      	add	r3, r2
 8001862:	4a1c      	ldr	r2, [pc, #112]	; (80018d4 <ssd1306_DrawPixel+0xbc>)
 8001864:	5cd3      	ldrb	r3, [r2, r3]
 8001866:	b25a      	sxtb	r2, r3
 8001868:	79bb      	ldrb	r3, [r7, #6]
 800186a:	f003 0307 	and.w	r3, r3, #7
 800186e:	2101      	movs	r1, #1
 8001870:	fa01 f303 	lsl.w	r3, r1, r3
 8001874:	b25b      	sxtb	r3, r3
 8001876:	4313      	orrs	r3, r2
 8001878:	b259      	sxtb	r1, r3
 800187a:	79fa      	ldrb	r2, [r7, #7]
 800187c:	4603      	mov	r3, r0
 800187e:	01db      	lsls	r3, r3, #7
 8001880:	4413      	add	r3, r2
 8001882:	b2c9      	uxtb	r1, r1
 8001884:	4a13      	ldr	r2, [pc, #76]	; (80018d4 <ssd1306_DrawPixel+0xbc>)
 8001886:	54d1      	strb	r1, [r2, r3]
 8001888:	e01d      	b.n	80018c6 <ssd1306_DrawPixel+0xae>
    }
    else
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800188a:	79fa      	ldrb	r2, [r7, #7]
 800188c:	79bb      	ldrb	r3, [r7, #6]
 800188e:	08db      	lsrs	r3, r3, #3
 8001890:	b2d8      	uxtb	r0, r3
 8001892:	4603      	mov	r3, r0
 8001894:	01db      	lsls	r3, r3, #7
 8001896:	4413      	add	r3, r2
 8001898:	4a0e      	ldr	r2, [pc, #56]	; (80018d4 <ssd1306_DrawPixel+0xbc>)
 800189a:	5cd3      	ldrb	r3, [r2, r3]
 800189c:	b25a      	sxtb	r2, r3
 800189e:	79bb      	ldrb	r3, [r7, #6]
 80018a0:	f003 0307 	and.w	r3, r3, #7
 80018a4:	2101      	movs	r1, #1
 80018a6:	fa01 f303 	lsl.w	r3, r1, r3
 80018aa:	b25b      	sxtb	r3, r3
 80018ac:	43db      	mvns	r3, r3
 80018ae:	b25b      	sxtb	r3, r3
 80018b0:	4013      	ands	r3, r2
 80018b2:	b259      	sxtb	r1, r3
 80018b4:	79fa      	ldrb	r2, [r7, #7]
 80018b6:	4603      	mov	r3, r0
 80018b8:	01db      	lsls	r3, r3, #7
 80018ba:	4413      	add	r3, r2
 80018bc:	b2c9      	uxtb	r1, r1
 80018be:	4a05      	ldr	r2, [pc, #20]	; (80018d4 <ssd1306_DrawPixel+0xbc>)
 80018c0:	54d1      	strb	r1, [r2, r3]
 80018c2:	e000      	b.n	80018c6 <ssd1306_DrawPixel+0xae>
        return;
 80018c4:	bf00      	nop
    }
}
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	20000670 	.word	0x20000670
 80018d4:	20000270 	.word	0x20000270

080018d8 <ssd1306_WriteChar>:
//  ch      => Character to write
//  Font    => Font to use
//  color   => Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 80018d8:	b590      	push	{r4, r7, lr}
 80018da:	b089      	sub	sp, #36	; 0x24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	4604      	mov	r4, r0
 80018e0:	1d38      	adds	r0, r7, #4
 80018e2:	e880 0006 	stmia.w	r0, {r1, r2}
 80018e6:	461a      	mov	r2, r3
 80018e8:	4623      	mov	r3, r4
 80018ea:	73fb      	strb	r3, [r7, #15]
 80018ec:	4613      	mov	r3, r2
 80018ee:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80018f0:	4b38      	ldr	r3, [pc, #224]	; (80019d4 <ssd1306_WriteChar+0xfc>)
 80018f2:	881b      	ldrh	r3, [r3, #0]
 80018f4:	461a      	mov	r2, r3
 80018f6:	793b      	ldrb	r3, [r7, #4]
 80018f8:	4413      	add	r3, r2
 80018fa:	2b7f      	cmp	r3, #127	; 0x7f
 80018fc:	dc06      	bgt.n	800190c <ssd1306_WriteChar+0x34>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 80018fe:	4b35      	ldr	r3, [pc, #212]	; (80019d4 <ssd1306_WriteChar+0xfc>)
 8001900:	885b      	ldrh	r3, [r3, #2]
 8001902:	461a      	mov	r2, r3
 8001904:	797b      	ldrb	r3, [r7, #5]
 8001906:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8001908:	2b3f      	cmp	r3, #63	; 0x3f
 800190a:	dd01      	ble.n	8001910 <ssd1306_WriteChar+0x38>
    {
        // Not enough space on current line
        return 0;
 800190c:	2300      	movs	r3, #0
 800190e:	e05d      	b.n	80019cc <ssd1306_WriteChar+0xf4>
    }

    // Translate font to screenbuffer
    for (i = 0; i < Font.FontHeight; i++)
 8001910:	2300      	movs	r3, #0
 8001912:	61fb      	str	r3, [r7, #28]
 8001914:	e04c      	b.n	80019b0 <ssd1306_WriteChar+0xd8>
    {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001916:	68ba      	ldr	r2, [r7, #8]
 8001918:	7bfb      	ldrb	r3, [r7, #15]
 800191a:	3b20      	subs	r3, #32
 800191c:	7979      	ldrb	r1, [r7, #5]
 800191e:	fb01 f303 	mul.w	r3, r1, r3
 8001922:	4619      	mov	r1, r3
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	440b      	add	r3, r1
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	4413      	add	r3, r2
 800192c:	881b      	ldrh	r3, [r3, #0]
 800192e:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++)
 8001930:	2300      	movs	r3, #0
 8001932:	61bb      	str	r3, [r7, #24]
 8001934:	e034      	b.n	80019a0 <ssd1306_WriteChar+0xc8>
        {
            if ((b << j) & 0x8000)
 8001936:	697a      	ldr	r2, [r7, #20]
 8001938:	69bb      	ldr	r3, [r7, #24]
 800193a:	fa02 f303 	lsl.w	r3, r2, r3
 800193e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d012      	beq.n	800196c <ssd1306_WriteChar+0x94>
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001946:	4b23      	ldr	r3, [pc, #140]	; (80019d4 <ssd1306_WriteChar+0xfc>)
 8001948:	881b      	ldrh	r3, [r3, #0]
 800194a:	b2da      	uxtb	r2, r3
 800194c:	69bb      	ldr	r3, [r7, #24]
 800194e:	b2db      	uxtb	r3, r3
 8001950:	4413      	add	r3, r2
 8001952:	b2d8      	uxtb	r0, r3
 8001954:	4b1f      	ldr	r3, [pc, #124]	; (80019d4 <ssd1306_WriteChar+0xfc>)
 8001956:	885b      	ldrh	r3, [r3, #2]
 8001958:	b2da      	uxtb	r2, r3
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	b2db      	uxtb	r3, r3
 800195e:	4413      	add	r3, r2
 8001960:	b2db      	uxtb	r3, r3
 8001962:	7bba      	ldrb	r2, [r7, #14]
 8001964:	4619      	mov	r1, r3
 8001966:	f7ff ff57 	bl	8001818 <ssd1306_DrawPixel>
 800196a:	e016      	b.n	800199a <ssd1306_WriteChar+0xc2>
            }
            else
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800196c:	4b19      	ldr	r3, [pc, #100]	; (80019d4 <ssd1306_WriteChar+0xfc>)
 800196e:	881b      	ldrh	r3, [r3, #0]
 8001970:	b2da      	uxtb	r2, r3
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	b2db      	uxtb	r3, r3
 8001976:	4413      	add	r3, r2
 8001978:	b2d8      	uxtb	r0, r3
 800197a:	4b16      	ldr	r3, [pc, #88]	; (80019d4 <ssd1306_WriteChar+0xfc>)
 800197c:	885b      	ldrh	r3, [r3, #2]
 800197e:	b2da      	uxtb	r2, r3
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	b2db      	uxtb	r3, r3
 8001984:	4413      	add	r3, r2
 8001986:	b2d9      	uxtb	r1, r3
 8001988:	7bbb      	ldrb	r3, [r7, #14]
 800198a:	2b00      	cmp	r3, #0
 800198c:	bf0c      	ite	eq
 800198e:	2301      	moveq	r3, #1
 8001990:	2300      	movne	r3, #0
 8001992:	b2db      	uxtb	r3, r3
 8001994:	461a      	mov	r2, r3
 8001996:	f7ff ff3f 	bl	8001818 <ssd1306_DrawPixel>
        for (j = 0; j < Font.FontWidth; j++)
 800199a:	69bb      	ldr	r3, [r7, #24]
 800199c:	3301      	adds	r3, #1
 800199e:	61bb      	str	r3, [r7, #24]
 80019a0:	793b      	ldrb	r3, [r7, #4]
 80019a2:	461a      	mov	r2, r3
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d3c5      	bcc.n	8001936 <ssd1306_WriteChar+0x5e>
    for (i = 0; i < Font.FontHeight; i++)
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	3301      	adds	r3, #1
 80019ae:	61fb      	str	r3, [r7, #28]
 80019b0:	797b      	ldrb	r3, [r7, #5]
 80019b2:	461a      	mov	r2, r3
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d3ad      	bcc.n	8001916 <ssd1306_WriteChar+0x3e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 80019ba:	4b06      	ldr	r3, [pc, #24]	; (80019d4 <ssd1306_WriteChar+0xfc>)
 80019bc:	881a      	ldrh	r2, [r3, #0]
 80019be:	793b      	ldrb	r3, [r7, #4]
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	4413      	add	r3, r2
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	4b03      	ldr	r3, [pc, #12]	; (80019d4 <ssd1306_WriteChar+0xfc>)
 80019c8:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 80019ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3724      	adds	r7, #36	; 0x24
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd90      	pop	{r4, r7, pc}
 80019d4:	20000670 	.word	0x20000670

080019d8 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	1d38      	adds	r0, r7, #4
 80019e2:	e880 0006 	stmia.w	r0, {r1, r2}
 80019e6:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str)
 80019e8:	e012      	b.n	8001a10 <ssd1306_WriteString+0x38>
    {
        if (ssd1306_WriteChar(*str, Font, color) != *str)
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	7818      	ldrb	r0, [r3, #0]
 80019ee:	78fb      	ldrb	r3, [r7, #3]
 80019f0:	1d3a      	adds	r2, r7, #4
 80019f2:	ca06      	ldmia	r2, {r1, r2}
 80019f4:	f7ff ff70 	bl	80018d8 <ssd1306_WriteChar>
 80019f8:	4603      	mov	r3, r0
 80019fa:	461a      	mov	r2, r3
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d002      	beq.n	8001a0a <ssd1306_WriteString+0x32>
        {
            // Char could not be written
            return *str;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	e008      	b.n	8001a1c <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	60fb      	str	r3, [r7, #12]
    while (*str)
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d1e8      	bne.n	80019ea <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	781b      	ldrb	r3, [r3, #0]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3710      	adds	r7, #16
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <ssd1306_SetCursor>:

//
//  Set cursor position
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	460a      	mov	r2, r1
 8001a2e:	71fb      	strb	r3, [r7, #7]
 8001a30:	4613      	mov	r3, r2
 8001a32:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001a34:	79fb      	ldrb	r3, [r7, #7]
 8001a36:	b29a      	uxth	r2, r3
 8001a38:	4b05      	ldr	r3, [pc, #20]	; (8001a50 <ssd1306_SetCursor+0x2c>)
 8001a3a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001a3c:	79bb      	ldrb	r3, [r7, #6]
 8001a3e:	b29a      	uxth	r2, r3
 8001a40:	4b03      	ldr	r3, [pc, #12]	; (8001a50 <ssd1306_SetCursor+0x2c>)
 8001a42:	805a      	strh	r2, [r3, #2]
}
 8001a44:	bf00      	nop
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	20000670 	.word	0x20000670

08001a54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	607b      	str	r3, [r7, #4]
 8001a5e:	4b10      	ldr	r3, [pc, #64]	; (8001aa0 <HAL_MspInit+0x4c>)
 8001a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a62:	4a0f      	ldr	r2, [pc, #60]	; (8001aa0 <HAL_MspInit+0x4c>)
 8001a64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a68:	6453      	str	r3, [r2, #68]	; 0x44
 8001a6a:	4b0d      	ldr	r3, [pc, #52]	; (8001aa0 <HAL_MspInit+0x4c>)
 8001a6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a72:	607b      	str	r3, [r7, #4]
 8001a74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	603b      	str	r3, [r7, #0]
 8001a7a:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <HAL_MspInit+0x4c>)
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7e:	4a08      	ldr	r2, [pc, #32]	; (8001aa0 <HAL_MspInit+0x4c>)
 8001a80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a84:	6413      	str	r3, [r2, #64]	; 0x40
 8001a86:	4b06      	ldr	r3, [pc, #24]	; (8001aa0 <HAL_MspInit+0x4c>)
 8001a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a8e:	603b      	str	r3, [r7, #0]
 8001a90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	40023800 	.word	0x40023800

08001aa4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b08a      	sub	sp, #40	; 0x28
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aac:	f107 0314 	add.w	r3, r7, #20
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	605a      	str	r2, [r3, #4]
 8001ab6:	609a      	str	r2, [r3, #8]
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a19      	ldr	r2, [pc, #100]	; (8001b28 <HAL_I2C_MspInit+0x84>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d12b      	bne.n	8001b1e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	613b      	str	r3, [r7, #16]
 8001aca:	4b18      	ldr	r3, [pc, #96]	; (8001b2c <HAL_I2C_MspInit+0x88>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ace:	4a17      	ldr	r2, [pc, #92]	; (8001b2c <HAL_I2C_MspInit+0x88>)
 8001ad0:	f043 0302 	orr.w	r3, r3, #2
 8001ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ad6:	4b15      	ldr	r3, [pc, #84]	; (8001b2c <HAL_I2C_MspInit+0x88>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	613b      	str	r3, [r7, #16]
 8001ae0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ae2:	23c0      	movs	r3, #192	; 0xc0
 8001ae4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ae6:	2312      	movs	r3, #18
 8001ae8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aee:	2303      	movs	r3, #3
 8001af0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001af2:	2304      	movs	r3, #4
 8001af4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af6:	f107 0314 	add.w	r3, r7, #20
 8001afa:	4619      	mov	r1, r3
 8001afc:	480c      	ldr	r0, [pc, #48]	; (8001b30 <HAL_I2C_MspInit+0x8c>)
 8001afe:	f001 f93d 	bl	8002d7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	60fb      	str	r3, [r7, #12]
 8001b06:	4b09      	ldr	r3, [pc, #36]	; (8001b2c <HAL_I2C_MspInit+0x88>)
 8001b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0a:	4a08      	ldr	r2, [pc, #32]	; (8001b2c <HAL_I2C_MspInit+0x88>)
 8001b0c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b10:	6413      	str	r3, [r2, #64]	; 0x40
 8001b12:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <HAL_I2C_MspInit+0x88>)
 8001b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b1a:	60fb      	str	r3, [r7, #12]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b1e:	bf00      	nop
 8001b20:	3728      	adds	r7, #40	; 0x28
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40005400 	.word	0x40005400
 8001b2c:	40023800 	.word	0x40023800
 8001b30:	40020400 	.word	0x40020400

08001b34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08a      	sub	sp, #40	; 0x28
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3c:	f107 0314 	add.w	r3, r7, #20
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	609a      	str	r2, [r3, #8]
 8001b48:	60da      	str	r2, [r3, #12]
 8001b4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a19      	ldr	r2, [pc, #100]	; (8001bb8 <HAL_SPI_MspInit+0x84>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d12b      	bne.n	8001bae <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b56:	2300      	movs	r3, #0
 8001b58:	613b      	str	r3, [r7, #16]
 8001b5a:	4b18      	ldr	r3, [pc, #96]	; (8001bbc <HAL_SPI_MspInit+0x88>)
 8001b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b5e:	4a17      	ldr	r2, [pc, #92]	; (8001bbc <HAL_SPI_MspInit+0x88>)
 8001b60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b64:	6453      	str	r3, [r2, #68]	; 0x44
 8001b66:	4b15      	ldr	r3, [pc, #84]	; (8001bbc <HAL_SPI_MspInit+0x88>)
 8001b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b6e:	613b      	str	r3, [r7, #16]
 8001b70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	60fb      	str	r3, [r7, #12]
 8001b76:	4b11      	ldr	r3, [pc, #68]	; (8001bbc <HAL_SPI_MspInit+0x88>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7a:	4a10      	ldr	r2, [pc, #64]	; (8001bbc <HAL_SPI_MspInit+0x88>)
 8001b7c:	f043 0301 	orr.w	r3, r3, #1
 8001b80:	6313      	str	r3, [r2, #48]	; 0x30
 8001b82:	4b0e      	ldr	r3, [pc, #56]	; (8001bbc <HAL_SPI_MspInit+0x88>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	60fb      	str	r3, [r7, #12]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001b8e:	23e0      	movs	r3, #224	; 0xe0
 8001b90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b92:	2302      	movs	r3, #2
 8001b94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b96:	2300      	movs	r3, #0
 8001b98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b9e:	2305      	movs	r3, #5
 8001ba0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba2:	f107 0314 	add.w	r3, r7, #20
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	4805      	ldr	r0, [pc, #20]	; (8001bc0 <HAL_SPI_MspInit+0x8c>)
 8001baa:	f001 f8e7 	bl	8002d7c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001bae:	bf00      	nop
 8001bb0:	3728      	adds	r7, #40	; 0x28
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40013000 	.word	0x40013000
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	40020000 	.word	0x40020000

08001bc4 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a08      	ldr	r2, [pc, #32]	; (8001bf4 <HAL_SPI_MspDeInit+0x30>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d109      	bne.n	8001bea <HAL_SPI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8001bd6:	4b08      	ldr	r3, [pc, #32]	; (8001bf8 <HAL_SPI_MspDeInit+0x34>)
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bda:	4a07      	ldr	r2, [pc, #28]	; (8001bf8 <HAL_SPI_MspDeInit+0x34>)
 8001bdc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001be0:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8001be2:	21e0      	movs	r1, #224	; 0xe0
 8001be4:	4805      	ldr	r0, [pc, #20]	; (8001bfc <HAL_SPI_MspDeInit+0x38>)
 8001be6:	f001 fa4d 	bl	8003084 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8001bea:	bf00      	nop
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40013000 	.word	0x40013000
 8001bf8:	40023800 	.word	0x40023800
 8001bfc:	40020000 	.word	0x40020000

08001c00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c04:	e7fe      	b.n	8001c04 <NMI_Handler+0x4>

08001c06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c06:	b480      	push	{r7}
 8001c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c0a:	e7fe      	b.n	8001c0a <HardFault_Handler+0x4>

08001c0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c10:	e7fe      	b.n	8001c10 <MemManage_Handler+0x4>

08001c12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c12:	b480      	push	{r7}
 8001c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c16:	e7fe      	b.n	8001c16 <BusFault_Handler+0x4>

08001c18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c1c:	e7fe      	b.n	8001c1c <UsageFault_Handler+0x4>

08001c1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr

08001c2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr

08001c3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c4c:	f000 ff6c 	bl	8002b28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c50:	bf00      	nop
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
	return 1;
 8001c58:	2301      	movs	r3, #1
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <_kill>:

int _kill(int pid, int sig)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c6e:	f002 fec3 	bl	80049f8 <__errno>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2216      	movs	r2, #22
 8001c76:	601a      	str	r2, [r3, #0]
	return -1;
 8001c78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <_exit>:

void _exit (int status)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f7ff ffe7 	bl	8001c64 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c96:	e7fe      	b.n	8001c96 <_exit+0x12>

08001c98 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	617b      	str	r3, [r7, #20]
 8001ca8:	e00a      	b.n	8001cc0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001caa:	f3af 8000 	nop.w
 8001cae:	4601      	mov	r1, r0
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	1c5a      	adds	r2, r3, #1
 8001cb4:	60ba      	str	r2, [r7, #8]
 8001cb6:	b2ca      	uxtb	r2, r1
 8001cb8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	617b      	str	r3, [r7, #20]
 8001cc0:	697a      	ldr	r2, [r7, #20]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	dbf0      	blt.n	8001caa <_read+0x12>
	}

return len;
 8001cc8:	687b      	ldr	r3, [r7, #4]
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3718      	adds	r7, #24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b086      	sub	sp, #24
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	60f8      	str	r0, [r7, #12]
 8001cda:	60b9      	str	r1, [r7, #8]
 8001cdc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cde:	2300      	movs	r3, #0
 8001ce0:	617b      	str	r3, [r7, #20]
 8001ce2:	e009      	b.n	8001cf8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	1c5a      	adds	r2, r3, #1
 8001ce8:	60ba      	str	r2, [r7, #8]
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	4618      	mov	r0, r3
 8001cee:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	697a      	ldr	r2, [r7, #20]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	dbf1      	blt.n	8001ce4 <_write+0x12>
	}
	return len;
 8001d00:	687b      	ldr	r3, [r7, #4]
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3718      	adds	r7, #24
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <_close>:

int _close(int file)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	b083      	sub	sp, #12
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
	return -1;
 8001d12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	370c      	adds	r7, #12
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr

08001d22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d22:	b480      	push	{r7}
 8001d24:	b083      	sub	sp, #12
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	6078      	str	r0, [r7, #4]
 8001d2a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d32:	605a      	str	r2, [r3, #4]
	return 0;
 8001d34:	2300      	movs	r3, #0
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	370c      	adds	r7, #12
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr

08001d42 <_isatty>:

int _isatty(int file)
{
 8001d42:	b480      	push	{r7}
 8001d44:	b083      	sub	sp, #12
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
	return 1;
 8001d4a:	2301      	movs	r3, #1
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
	return 0;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3714      	adds	r7, #20
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
	...

08001d74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b086      	sub	sp, #24
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d7c:	4a14      	ldr	r2, [pc, #80]	; (8001dd0 <_sbrk+0x5c>)
 8001d7e:	4b15      	ldr	r3, [pc, #84]	; (8001dd4 <_sbrk+0x60>)
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d88:	4b13      	ldr	r3, [pc, #76]	; (8001dd8 <_sbrk+0x64>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d102      	bne.n	8001d96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d90:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <_sbrk+0x64>)
 8001d92:	4a12      	ldr	r2, [pc, #72]	; (8001ddc <_sbrk+0x68>)
 8001d94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d96:	4b10      	ldr	r3, [pc, #64]	; (8001dd8 <_sbrk+0x64>)
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	693a      	ldr	r2, [r7, #16]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d207      	bcs.n	8001db4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001da4:	f002 fe28 	bl	80049f8 <__errno>
 8001da8:	4603      	mov	r3, r0
 8001daa:	220c      	movs	r2, #12
 8001dac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dae:	f04f 33ff 	mov.w	r3, #4294967295
 8001db2:	e009      	b.n	8001dc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001db4:	4b08      	ldr	r3, [pc, #32]	; (8001dd8 <_sbrk+0x64>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dba:	4b07      	ldr	r3, [pc, #28]	; (8001dd8 <_sbrk+0x64>)
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	4a05      	ldr	r2, [pc, #20]	; (8001dd8 <_sbrk+0x64>)
 8001dc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3718      	adds	r7, #24
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	20020000 	.word	0x20020000
 8001dd4:	00000400 	.word	0x00000400
 8001dd8:	20000678 	.word	0x20000678
 8001ddc:	200007a0 	.word	0x200007a0

08001de0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001de4:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <SystemInit+0x20>)
 8001de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dea:	4a05      	ldr	r2, [pc, #20]	; (8001e00 <SystemInit+0x20>)
 8001dec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001df0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001df4:	bf00      	nop
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	e000ed00 	.word	0xe000ed00

08001e04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e3c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e08:	480d      	ldr	r0, [pc, #52]	; (8001e40 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001e0a:	490e      	ldr	r1, [pc, #56]	; (8001e44 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001e0c:	4a0e      	ldr	r2, [pc, #56]	; (8001e48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e10:	e002      	b.n	8001e18 <LoopCopyDataInit>

08001e12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e16:	3304      	adds	r3, #4

08001e18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e1c:	d3f9      	bcc.n	8001e12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e1e:	4a0b      	ldr	r2, [pc, #44]	; (8001e4c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001e20:	4c0b      	ldr	r4, [pc, #44]	; (8001e50 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001e22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e24:	e001      	b.n	8001e2a <LoopFillZerobss>

08001e26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e28:	3204      	adds	r2, #4

08001e2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e2c:	d3fb      	bcc.n	8001e26 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001e2e:	f7ff ffd7 	bl	8001de0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e32:	f002 fde7 	bl	8004a04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e36:	f7ff f8f9 	bl	800102c <main>
  bx  lr    
 8001e3a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e44:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8001e48:	0800a50c 	.word	0x0800a50c
  ldr r2, =_sbss
 8001e4c:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 8001e50:	200007a0 	.word	0x200007a0

08001e54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e54:	e7fe      	b.n	8001e54 <ADC_IRQHandler>

08001e56 <I3G4250D_Init>:
  * @param  I3G4250D_InitStruct: pointer to a I3G4250D_InitTypeDef structure
  *         that contains the configuration setting for the I3G4250D.
  * @retval None
  */
void I3G4250D_Init(uint16_t InitStruct)
{
 8001e56:	b580      	push	{r7, lr}
 8001e58:	b084      	sub	sp, #16
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001e60:	2300      	movs	r3, #0
 8001e62:	73fb      	strb	r3, [r7, #15]

  /* Configure the low level interface */
  GYRO_IO_Init();
 8001e64:	f000 fc8e 	bl	8002784 <GYRO_IO_Init>

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8001e68:	88fb      	ldrh	r3, [r7, #6]
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG1_ADDR, 1);
 8001e6e:	f107 030f 	add.w	r3, r7, #15
 8001e72:	2201      	movs	r2, #1
 8001e74:	2120      	movs	r1, #32
 8001e76:	4618      	mov	r0, r3
 8001e78:	f000 fcce 	bl	8002818 <GYRO_IO_Write>

  /* Write value to MEMS CTRL_REG4 register */
  ctrl = (uint8_t)(InitStruct >> 8);
 8001e7c:	88fb      	ldrh	r3, [r7, #6]
 8001e7e:	0a1b      	lsrs	r3, r3, #8
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG4_ADDR, 1);
 8001e86:	f107 030f 	add.w	r3, r7, #15
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	2123      	movs	r1, #35	; 0x23
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f000 fcc2 	bl	8002818 <GYRO_IO_Write>
}
 8001e94:	bf00      	nop
 8001e96:	3710      	adds	r7, #16
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <I3G4250D_DeInit>:
  * @brief I3G4250D De-initialization
  * @param  None
  * @retval None
  */
void I3G4250D_DeInit(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
}
 8001ea0:	bf00      	nop
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr

08001eaa <I3G4250D_ReadID>:
  * @brief  Read ID address of I3G4250D
  * @param  None
  * @retval ID name
  */
uint8_t I3G4250D_ReadID(void)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b082      	sub	sp, #8
 8001eae:	af00      	add	r7, sp, #0
  uint8_t tmp;

  /* Configure the low level interface */
  GYRO_IO_Init();
 8001eb0:	f000 fc68 	bl	8002784 <GYRO_IO_Init>

  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, I3G4250D_WHO_AM_I_ADDR, 1);
 8001eb4:	1dfb      	adds	r3, r7, #7
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	210f      	movs	r1, #15
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f000 fcde 	bl	800287c <GYRO_IO_Read>

  /* Return the ID */
  return (uint8_t)tmp;
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <I3G4250D_RebootCmd>:
  * @brief  Reboot memory content of I3G4250D
  * @param  None
  * @retval None
  */
void I3G4250D_RebootCmd(void)
{
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b082      	sub	sp, #8
 8001ece:	af00      	add	r7, sp, #0
  uint8_t tmpreg;

  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 8001ed0:	1dfb      	adds	r3, r7, #7
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	2124      	movs	r1, #36	; 0x24
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f000 fcd0 	bl	800287c <GYRO_IO_Read>

  /* Enable or Disable the reboot memory */
  tmpreg |= I3G4250D_BOOT_REBOOTMEMORY;
 8001edc:	79fb      	ldrb	r3, [r7, #7]
 8001ede:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	71fb      	strb	r3, [r7, #7]

  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 8001ee6:	1dfb      	adds	r3, r7, #7
 8001ee8:	2201      	movs	r2, #1
 8001eea:	2124      	movs	r1, #36	; 0x24
 8001eec:	4618      	mov	r0, r3
 8001eee:	f000 fc93 	bl	8002818 <GYRO_IO_Write>
}
 8001ef2:	bf00      	nop
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <I3G4250D_LowPower>:
  * @param  I3G4250D_InitStruct: pointer to a I3G4250D_InitTypeDef structure
  *         that contains the configuration setting for the I3G4250D.
  * @retval None
  */
void I3G4250D_LowPower(uint16_t InitStruct)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b084      	sub	sp, #16
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	4603      	mov	r3, r0
 8001f02:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001f04:	2300      	movs	r3, #0
 8001f06:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8001f08:	88fb      	ldrh	r3, [r7, #6]
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG1_ADDR, 1);
 8001f0e:	f107 030f 	add.w	r3, r7, #15
 8001f12:	2201      	movs	r2, #1
 8001f14:	2120      	movs	r1, #32
 8001f16:	4618      	mov	r0, r3
 8001f18:	f000 fc7e 	bl	8002818 <GYRO_IO_Write>
}
 8001f1c:	bf00      	nop
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <I3G4250D_INT1InterruptConfig>:
  * @brief  Set I3G4250D Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the I3G4250D Interrupt.
  * @retval None
  */
void I3G4250D_INT1InterruptConfig(uint16_t Int1Config)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	73fb      	strb	r3, [r7, #15]
 8001f32:	2300      	movs	r3, #0
 8001f34:	73bb      	strb	r3, [r7, #14]

  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, I3G4250D_INT1_CFG_ADDR, 1);
 8001f36:	f107 030f 	add.w	r3, r7, #15
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	2130      	movs	r1, #48	; 0x30
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f000 fc9c 	bl	800287c <GYRO_IO_Read>

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, I3G4250D_CTRL_REG3_ADDR, 1);
 8001f44:	f107 030e 	add.w	r3, r7, #14
 8001f48:	2201      	movs	r2, #1
 8001f4a:	2122      	movs	r1, #34	; 0x22
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f000 fc95 	bl	800287c <GYRO_IO_Read>

  ctrl_cfr &= 0x80;
 8001f52:	7bfb      	ldrb	r3, [r7, #15]
 8001f54:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8001f5c:	88fb      	ldrh	r3, [r7, #6]
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	121b      	asrs	r3, r3, #8
 8001f62:	b25a      	sxtb	r2, r3
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
 8001f66:	b25b      	sxtb	r3, r3
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	b25b      	sxtb	r3, r3
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	73fb      	strb	r3, [r7, #15]

  ctrl3 &= 0xDF;
 8001f70:	7bbb      	ldrb	r3, [r7, #14]
 8001f72:	f023 0320 	bic.w	r3, r3, #32
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);
 8001f7a:	88fb      	ldrh	r3, [r7, #6]
 8001f7c:	b2da      	uxtb	r2, r3
 8001f7e:	7bbb      	ldrb	r3, [r7, #14]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	73bb      	strb	r3, [r7, #14]

  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, I3G4250D_INT1_CFG_ADDR, 1);
 8001f86:	f107 030f 	add.w	r3, r7, #15
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	2130      	movs	r1, #48	; 0x30
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f000 fc42 	bl	8002818 <GYRO_IO_Write>

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, I3G4250D_CTRL_REG3_ADDR, 1);
 8001f94:	f107 030e 	add.w	r3, r7, #14
 8001f98:	2201      	movs	r2, #1
 8001f9a:	2122      	movs	r1, #34	; 0x22
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f000 fc3b 	bl	8002818 <GYRO_IO_Write>
}
 8001fa2:	bf00      	nop
 8001fa4:	3710      	adds	r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}

08001faa <I3G4250D_EnableIT>:
  *        @arg I3G4250D_INT1
  *        @arg I3G4250D_INT2
  * @retval None
  */
void I3G4250D_EnableIT(uint8_t IntSel)
{
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b084      	sub	sp, #16
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 8001fb4:	f107 030f 	add.w	r3, r7, #15
 8001fb8:	2201      	movs	r2, #1
 8001fba:	2122      	movs	r1, #34	; 0x22
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f000 fc5d 	bl	800287c <GYRO_IO_Read>

  if (IntSel == I3G4250D_INT1)
 8001fc2:	79fb      	ldrb	r3, [r7, #7]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d10a      	bne.n	8001fde <I3G4250D_EnableIT+0x34>
  {
    tmpreg &= 0x7F;
 8001fc8:	7bfb      	ldrb	r3, [r7, #15]
 8001fca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT1INTERRUPT_ENABLE;
 8001fd2:	7bfb      	ldrb	r3, [r7, #15]
 8001fd4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	73fb      	strb	r3, [r7, #15]
 8001fdc:	e00c      	b.n	8001ff8 <I3G4250D_EnableIT+0x4e>
  }
  else if (IntSel == I3G4250D_INT2)
 8001fde:	79fb      	ldrb	r3, [r7, #7]
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d109      	bne.n	8001ff8 <I3G4250D_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 8001fe4:	7bfb      	ldrb	r3, [r7, #15]
 8001fe6:	f023 0308 	bic.w	r3, r3, #8
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT2INTERRUPT_ENABLE;
 8001fee:	7bfb      	ldrb	r3, [r7, #15]
 8001ff0:	f043 0308 	orr.w	r3, r3, #8
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	73fb      	strb	r3, [r7, #15]
  }

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 8001ff8:	f107 030f 	add.w	r3, r7, #15
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	2122      	movs	r1, #34	; 0x22
 8002000:	4618      	mov	r0, r3
 8002002:	f000 fc09 	bl	8002818 <GYRO_IO_Write>
}
 8002006:	bf00      	nop
 8002008:	3710      	adds	r7, #16
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}

0800200e <I3G4250D_DisableIT>:
  *        @arg I3G4250D_INT1
  *        @arg I3G4250D_INT2
  * @retval None
  */
void I3G4250D_DisableIT(uint8_t IntSel)
{
 800200e:	b580      	push	{r7, lr}
 8002010:	b084      	sub	sp, #16
 8002012:	af00      	add	r7, sp, #0
 8002014:	4603      	mov	r3, r0
 8002016:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 8002018:	f107 030f 	add.w	r3, r7, #15
 800201c:	2201      	movs	r2, #1
 800201e:	2122      	movs	r1, #34	; 0x22
 8002020:	4618      	mov	r0, r3
 8002022:	f000 fc2b 	bl	800287c <GYRO_IO_Read>

  if (IntSel == I3G4250D_INT1)
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d107      	bne.n	800203c <I3G4250D_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;
 800202c:	7bfb      	ldrb	r3, [r7, #15]
 800202e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002032:	b2db      	uxtb	r3, r3
 8002034:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT1INTERRUPT_DISABLE;
 8002036:	7bfb      	ldrb	r3, [r7, #15]
 8002038:	73fb      	strb	r3, [r7, #15]
 800203a:	e009      	b.n	8002050 <I3G4250D_DisableIT+0x42>
  }
  else if (IntSel == I3G4250D_INT2)
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	2b01      	cmp	r3, #1
 8002040:	d106      	bne.n	8002050 <I3G4250D_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 8002042:	7bfb      	ldrb	r3, [r7, #15]
 8002044:	f023 0308 	bic.w	r3, r3, #8
 8002048:	b2db      	uxtb	r3, r3
 800204a:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT2INTERRUPT_DISABLE;
 800204c:	7bfb      	ldrb	r3, [r7, #15]
 800204e:	73fb      	strb	r3, [r7, #15]
  }

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 8002050:	f107 030f 	add.w	r3, r7, #15
 8002054:	2201      	movs	r2, #1
 8002056:	2122      	movs	r1, #34	; 0x22
 8002058:	4618      	mov	r0, r3
 800205a:	f000 fbdd 	bl	8002818 <GYRO_IO_Write>
}
 800205e:	bf00      	nop
 8002060:	3710      	adds	r7, #16
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}

08002066 <I3G4250D_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.
  * @retval None
  */
void I3G4250D_FilterConfig(uint8_t FilterStruct)
{
 8002066:	b580      	push	{r7, lr}
 8002068:	b084      	sub	sp, #16
 800206a:	af00      	add	r7, sp, #0
 800206c:	4603      	mov	r3, r0
 800206e:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG2_ADDR, 1);
 8002070:	f107 030f 	add.w	r3, r7, #15
 8002074:	2201      	movs	r2, #1
 8002076:	2121      	movs	r1, #33	; 0x21
 8002078:	4618      	mov	r0, r3
 800207a:	f000 fbff 	bl	800287c <GYRO_IO_Read>

  tmpreg &= 0xC0;
 800207e:	7bfb      	ldrb	r3, [r7, #15]
 8002080:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002084:	b2db      	uxtb	r3, r3
 8002086:	73fb      	strb	r3, [r7, #15]

  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 8002088:	7bfa      	ldrb	r2, [r7, #15]
 800208a:	79fb      	ldrb	r3, [r7, #7]
 800208c:	4313      	orrs	r3, r2
 800208e:	b2db      	uxtb	r3, r3
 8002090:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG2_ADDR, 1);
 8002092:	f107 030f 	add.w	r3, r7, #15
 8002096:	2201      	movs	r2, #1
 8002098:	2121      	movs	r1, #33	; 0x21
 800209a:	4618      	mov	r0, r3
 800209c:	f000 fbbc 	bl	8002818 <GYRO_IO_Write>
}
 80020a0:	bf00      	nop
 80020a2:	3710      	adds	r7, #16
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <I3G4250D_FilterCmd>:
  *         @arg: I3G4250D_HIGHPASSFILTER_DISABLE
  *         @arg: I3G4250D_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void I3G4250D_FilterCmd(uint8_t HighPassFilterState)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	4603      	mov	r3, r0
 80020b0:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 80020b2:	f107 030f 	add.w	r3, r7, #15
 80020b6:	2201      	movs	r2, #1
 80020b8:	2124      	movs	r1, #36	; 0x24
 80020ba:	4618      	mov	r0, r3
 80020bc:	f000 fbde 	bl	800287c <GYRO_IO_Read>

  tmpreg &= 0xEF;
 80020c0:	7bfb      	ldrb	r3, [r7, #15]
 80020c2:	f023 0310 	bic.w	r3, r3, #16
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	73fb      	strb	r3, [r7, #15]

  tmpreg |= HighPassFilterState;
 80020ca:	7bfa      	ldrb	r2, [r7, #15]
 80020cc:	79fb      	ldrb	r3, [r7, #7]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 80020d4:	f107 030f 	add.w	r3, r7, #15
 80020d8:	2201      	movs	r2, #1
 80020da:	2124      	movs	r1, #36	; 0x24
 80020dc:	4618      	mov	r0, r3
 80020de:	f000 fb9b 	bl	8002818 <GYRO_IO_Write>
}
 80020e2:	bf00      	nop
 80020e4:	3710      	adds	r7, #16
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
	...

080020ec <I3G4250D_ReadXYZAngRate>:
* @brief  Calculate the I3G4250D angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void I3G4250D_ReadXYZAngRate(float *pfData)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b08a      	sub	sp, #40	; 0x28
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] = {0};
 80020f4:	2300      	movs	r3, #0
 80020f6:	61bb      	str	r3, [r7, #24]
 80020f8:	2300      	movs	r3, #0
 80020fa:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 80020fc:	f107 0310 	add.w	r3, r7, #16
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 8002106:	2300      	movs	r3, #0
 8002108:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 800210a:	f04f 0300 	mov.w	r3, #0
 800210e:	627b      	str	r3, [r7, #36]	; 0x24
  int i = 0;
 8002110:	2300      	movs	r3, #0
 8002112:	623b      	str	r3, [r7, #32]

  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG4_ADDR, 1);
 8002114:	f107 030f 	add.w	r3, r7, #15
 8002118:	2201      	movs	r2, #1
 800211a:	2123      	movs	r1, #35	; 0x23
 800211c:	4618      	mov	r0, r3
 800211e:	f000 fbad 	bl	800287c <GYRO_IO_Read>

  GYRO_IO_Read(tmpbuffer, I3G4250D_OUT_X_L_ADDR, 6);
 8002122:	f107 0318 	add.w	r3, r7, #24
 8002126:	2206      	movs	r2, #6
 8002128:	2128      	movs	r1, #40	; 0x28
 800212a:	4618      	mov	r0, r3
 800212c:	f000 fba6 	bl	800287c <GYRO_IO_Read>

  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if (!(tmpreg & I3G4250D_BLE_MSB))
 8002130:	7bfb      	ldrb	r3, [r7, #15]
 8002132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002136:	2b00      	cmp	r3, #0
 8002138:	d126      	bne.n	8002188 <I3G4250D_ReadXYZAngRate+0x9c>
  {
    for (i = 0; i < 3; i++)
 800213a:	2300      	movs	r3, #0
 800213c:	623b      	str	r3, [r7, #32]
 800213e:	e01f      	b.n	8002180 <I3G4250D_ReadXYZAngRate+0x94>
    {
      RawData[i] = (int16_t)(((uint16_t)tmpbuffer[2 * i + 1] << 8) + tmpbuffer[2 * i]);
 8002140:	6a3b      	ldr	r3, [r7, #32]
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	3301      	adds	r3, #1
 8002146:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800214a:	4413      	add	r3, r2
 800214c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002150:	b29b      	uxth	r3, r3
 8002152:	021b      	lsls	r3, r3, #8
 8002154:	b29a      	uxth	r2, r3
 8002156:	6a3b      	ldr	r3, [r7, #32]
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800215e:	440b      	add	r3, r1
 8002160:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002164:	b29b      	uxth	r3, r3
 8002166:	4413      	add	r3, r2
 8002168:	b29b      	uxth	r3, r3
 800216a:	b21a      	sxth	r2, r3
 800216c:	6a3b      	ldr	r3, [r7, #32]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002174:	440b      	add	r3, r1
 8002176:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0; i < 3; i++)
 800217a:	6a3b      	ldr	r3, [r7, #32]
 800217c:	3301      	adds	r3, #1
 800217e:	623b      	str	r3, [r7, #32]
 8002180:	6a3b      	ldr	r3, [r7, #32]
 8002182:	2b02      	cmp	r3, #2
 8002184:	dddc      	ble.n	8002140 <I3G4250D_ReadXYZAngRate+0x54>
 8002186:	e025      	b.n	80021d4 <I3G4250D_ReadXYZAngRate+0xe8>
    }
  }
  else
  {
    for (i = 0; i < 3; i++)
 8002188:	2300      	movs	r3, #0
 800218a:	623b      	str	r3, [r7, #32]
 800218c:	e01f      	b.n	80021ce <I3G4250D_ReadXYZAngRate+0xe2>
    {
      RawData[i] = (int16_t)(((uint16_t)tmpbuffer[2 * i] << 8) + tmpbuffer[2 * i + 1]);
 800218e:	6a3b      	ldr	r3, [r7, #32]
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002196:	4413      	add	r3, r2
 8002198:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800219c:	b29b      	uxth	r3, r3
 800219e:	021b      	lsls	r3, r3, #8
 80021a0:	b29a      	uxth	r2, r3
 80021a2:	6a3b      	ldr	r3, [r7, #32]
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	3301      	adds	r3, #1
 80021a8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80021ac:	440b      	add	r3, r1
 80021ae:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	4413      	add	r3, r2
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	b21a      	sxth	r2, r3
 80021ba:	6a3b      	ldr	r3, [r7, #32]
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80021c2:	440b      	add	r3, r1
 80021c4:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0; i < 3; i++)
 80021c8:	6a3b      	ldr	r3, [r7, #32]
 80021ca:	3301      	adds	r3, #1
 80021cc:	623b      	str	r3, [r7, #32]
 80021ce:	6a3b      	ldr	r3, [r7, #32]
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	dddc      	ble.n	800218e <I3G4250D_ReadXYZAngRate+0xa2>
    }
  }

  /* Switch the sensitivity value set in the CRTL4 */
  switch (tmpreg & I3G4250D_FULLSCALE_SELECTION)
 80021d4:	7bfb      	ldrb	r3, [r7, #15]
 80021d6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80021da:	2b20      	cmp	r3, #32
 80021dc:	d00c      	beq.n	80021f8 <I3G4250D_ReadXYZAngRate+0x10c>
 80021de:	2b20      	cmp	r3, #32
 80021e0:	dc0d      	bgt.n	80021fe <I3G4250D_ReadXYZAngRate+0x112>
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d002      	beq.n	80021ec <I3G4250D_ReadXYZAngRate+0x100>
 80021e6:	2b10      	cmp	r3, #16
 80021e8:	d003      	beq.n	80021f2 <I3G4250D_ReadXYZAngRate+0x106>
 80021ea:	e008      	b.n	80021fe <I3G4250D_ReadXYZAngRate+0x112>
  {
    case I3G4250D_FULLSCALE_245:
      sensitivity = I3G4250D_SENSITIVITY_245DPS;
 80021ec:	4b15      	ldr	r3, [pc, #84]	; (8002244 <I3G4250D_ReadXYZAngRate+0x158>)
 80021ee:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80021f0:	e005      	b.n	80021fe <I3G4250D_ReadXYZAngRate+0x112>

    case I3G4250D_FULLSCALE_500:
      sensitivity = I3G4250D_SENSITIVITY_500DPS;
 80021f2:	4b15      	ldr	r3, [pc, #84]	; (8002248 <I3G4250D_ReadXYZAngRate+0x15c>)
 80021f4:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80021f6:	e002      	b.n	80021fe <I3G4250D_ReadXYZAngRate+0x112>

    case I3G4250D_FULLSCALE_2000:
      sensitivity = I3G4250D_SENSITIVITY_2000DPS;
 80021f8:	4b14      	ldr	r3, [pc, #80]	; (800224c <I3G4250D_ReadXYZAngRate+0x160>)
 80021fa:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80021fc:	bf00      	nop
  }
  /* Multiplied by sensitivity */
  for (i = 0; i < 3; i++)
 80021fe:	2300      	movs	r3, #0
 8002200:	623b      	str	r3, [r7, #32]
 8002202:	e017      	b.n	8002234 <I3G4250D_ReadXYZAngRate+0x148>
  {
    pfData[i] = (float)(RawData[i] * sensitivity);
 8002204:	6a3b      	ldr	r3, [r7, #32]
 8002206:	005b      	lsls	r3, r3, #1
 8002208:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800220c:	4413      	add	r3, r2
 800220e:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 8002212:	ee07 3a90 	vmov	s15, r3
 8002216:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800221a:	6a3b      	ldr	r3, [r7, #32]
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	4413      	add	r3, r2
 8002222:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002226:	ee67 7a27 	vmul.f32	s15, s14, s15
 800222a:	edc3 7a00 	vstr	s15, [r3]
  for (i = 0; i < 3; i++)
 800222e:	6a3b      	ldr	r3, [r7, #32]
 8002230:	3301      	adds	r3, #1
 8002232:	623b      	str	r3, [r7, #32]
 8002234:	6a3b      	ldr	r3, [r7, #32]
 8002236:	2b02      	cmp	r3, #2
 8002238:	dde4      	ble.n	8002204 <I3G4250D_ReadXYZAngRate+0x118>
  }
}
 800223a:	bf00      	nop
 800223c:	bf00      	nop
 800223e:	3728      	adds	r7, #40	; 0x28
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	410c0000 	.word	0x410c0000
 8002248:	418c0000 	.word	0x418c0000
 800224c:	428c0000 	.word	0x428c0000

08002250 <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	4603      	mov	r3, r0
 8002258:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800225a:	2300      	movs	r3, #0
 800225c:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 800225e:	f000 fa91 	bl	8002784 <GYRO_IO_Init>
  
  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8002262:	88fb      	ldrh	r3, [r7, #6]
 8002264:	b2db      	uxtb	r3, r3
 8002266:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8002268:	f107 030f 	add.w	r3, r7, #15
 800226c:	2201      	movs	r2, #1
 800226e:	2120      	movs	r1, #32
 8002270:	4618      	mov	r0, r3
 8002272:	f000 fad1 	bl	8002818 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 register */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8002276:	88fb      	ldrh	r3, [r7, #6]
 8002278:	0a1b      	lsrs	r3, r3, #8
 800227a:	b29b      	uxth	r3, r3
 800227c:	b2db      	uxtb	r3, r3
 800227e:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8002280:	f107 030f 	add.w	r3, r7, #15
 8002284:	2201      	movs	r2, #1
 8002286:	2123      	movs	r1, #35	; 0x23
 8002288:	4618      	mov	r0, r3
 800228a:	f000 fac5 	bl	8002818 <GYRO_IO_Write>
}
 800228e:	bf00      	nop
 8002290:	3710      	adds	r7, #16
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <L3GD20_DeInit>:
  * @brief L3GD20 De-initialization
  * @param  None
  * @retval None
  */
void L3GD20_DeInit(void)
{
 8002296:	b480      	push	{r7}
 8002298:	af00      	add	r7, sp, #0
}
 800229a:	bf00      	nop
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  None
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
  uint8_t tmp;
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 80022aa:	f000 fa6b 	bl	8002784 <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 80022ae:	1dfb      	adds	r3, r7, #7
 80022b0:	2201      	movs	r2, #1
 80022b2:	210f      	movs	r1, #15
 80022b4:	4618      	mov	r0, r3
 80022b6:	f000 fae1 	bl	800287c <GYRO_IO_Read>
  
  /* Return the ID */
  return (uint8_t)tmp;
 80022ba:	79fb      	ldrb	r3, [r7, #7]
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3708      	adds	r7, #8
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80022ca:	1dfb      	adds	r3, r7, #7
 80022cc:	2201      	movs	r2, #1
 80022ce:	2124      	movs	r1, #36	; 0x24
 80022d0:	4618      	mov	r0, r3
 80022d2:	f000 fad3 	bl	800287c <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 80022d6:	79fb      	ldrb	r3, [r7, #7]
 80022d8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80022e0:	1dfb      	adds	r3, r7, #7
 80022e2:	2201      	movs	r2, #1
 80022e4:	2124      	movs	r1, #36	; 0x24
 80022e6:	4618      	mov	r0, r3
 80022e8:	f000 fa96 	bl	8002818 <GYRO_IO_Write>
}
 80022ec:	bf00      	nop
 80022ee:	3708      	adds	r7, #8
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <L3GD20_LowPower>:
  * @brief Set L3GD20 in low-power mode
  * @param 
  * @retval  None
  */
void L3GD20_LowPower(uint16_t InitStruct)
{  
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	4603      	mov	r3, r0
 80022fc:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80022fe:	2300      	movs	r3, #0
 8002300:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8002302:	88fb      	ldrh	r3, [r7, #6]
 8002304:	b2db      	uxtb	r3, r3
 8002306:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8002308:	f107 030f 	add.w	r3, r7, #15
 800230c:	2201      	movs	r2, #1
 800230e:	2120      	movs	r1, #32
 8002310:	4618      	mov	r0, r3
 8002312:	f000 fa81 	bl	8002818 <GYRO_IO_Write>
}
 8002316:	bf00      	nop
 8002318:	3710      	adds	r7, #16
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}

0800231e <L3GD20_INT1InterruptConfig>:
  * @brief  Set L3GD20 Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	b084      	sub	sp, #16
 8002322:	af00      	add	r7, sp, #0
 8002324:	4603      	mov	r3, r0
 8002326:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8002328:	2300      	movs	r3, #0
 800232a:	73fb      	strb	r3, [r7, #15]
 800232c:	2300      	movs	r3, #0
 800232e:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8002330:	f107 030f 	add.w	r3, r7, #15
 8002334:	2201      	movs	r2, #1
 8002336:	2130      	movs	r1, #48	; 0x30
 8002338:	4618      	mov	r0, r3
 800233a:	f000 fa9f 	bl	800287c <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 800233e:	f107 030e 	add.w	r3, r7, #14
 8002342:	2201      	movs	r2, #1
 8002344:	2122      	movs	r1, #34	; 0x22
 8002346:	4618      	mov	r0, r3
 8002348:	f000 fa98 	bl	800287c <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 800234c:	7bfb      	ldrb	r3, [r7, #15]
 800234e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002352:	b2db      	uxtb	r3, r3
 8002354:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8002356:	88fb      	ldrh	r3, [r7, #6]
 8002358:	b2db      	uxtb	r3, r3
 800235a:	121b      	asrs	r3, r3, #8
 800235c:	b25a      	sxtb	r2, r3
 800235e:	7bfb      	ldrb	r3, [r7, #15]
 8002360:	b25b      	sxtb	r3, r3
 8002362:	4313      	orrs	r3, r2
 8002364:	b25b      	sxtb	r3, r3
 8002366:	b2db      	uxtb	r3, r3
 8002368:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 800236a:	7bbb      	ldrb	r3, [r7, #14]
 800236c:	f023 0320 	bic.w	r3, r3, #32
 8002370:	b2db      	uxtb	r3, r3
 8002372:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);   
 8002374:	88fb      	ldrh	r3, [r7, #6]
 8002376:	b2da      	uxtb	r2, r3
 8002378:	7bbb      	ldrb	r3, [r7, #14]
 800237a:	4313      	orrs	r3, r2
 800237c:	b2db      	uxtb	r3, r3
 800237e:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8002380:	f107 030f 	add.w	r3, r7, #15
 8002384:	2201      	movs	r2, #1
 8002386:	2130      	movs	r1, #48	; 0x30
 8002388:	4618      	mov	r0, r3
 800238a:	f000 fa45 	bl	8002818 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 800238e:	f107 030e 	add.w	r3, r7, #14
 8002392:	2201      	movs	r2, #1
 8002394:	2122      	movs	r1, #34	; 0x22
 8002396:	4618      	mov	r0, r3
 8002398:	f000 fa3e 	bl	8002818 <GYRO_IO_Write>
}
 800239c:	bf00      	nop
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 80023ae:	f107 030f 	add.w	r3, r7, #15
 80023b2:	2201      	movs	r2, #1
 80023b4:	2122      	movs	r1, #34	; 0x22
 80023b6:	4618      	mov	r0, r3
 80023b8:	f000 fa60 	bl	800287c <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d10a      	bne.n	80023d8 <L3GD20_EnableIT+0x34>
  {
    tmpreg &= 0x7F;	
 80023c2:	7bfb      	ldrb	r3, [r7, #15]
 80023c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 80023cc:	7bfb      	ldrb	r3, [r7, #15]
 80023ce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	73fb      	strb	r3, [r7, #15]
 80023d6:	e00c      	b.n	80023f2 <L3GD20_EnableIT+0x4e>
  }
  else if(IntSel == L3GD20_INT2)
 80023d8:	79fb      	ldrb	r3, [r7, #7]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d109      	bne.n	80023f2 <L3GD20_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 80023de:	7bfb      	ldrb	r3, [r7, #15]
 80023e0:	f023 0308 	bic.w	r3, r3, #8
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 80023e8:	7bfb      	ldrb	r3, [r7, #15]
 80023ea:	f043 0308 	orr.w	r3, r3, #8
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 80023f2:	f107 030f 	add.w	r3, r7, #15
 80023f6:	2201      	movs	r2, #1
 80023f8:	2122      	movs	r1, #34	; 0x22
 80023fa:	4618      	mov	r0, r3
 80023fc:	f000 fa0c 	bl	8002818 <GYRO_IO_Write>
}
 8002400:	bf00      	nop
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	4603      	mov	r3, r0
 8002410:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8002412:	f107 030f 	add.w	r3, r7, #15
 8002416:	2201      	movs	r2, #1
 8002418:	2122      	movs	r1, #34	; 0x22
 800241a:	4618      	mov	r0, r3
 800241c:	f000 fa2e 	bl	800287c <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8002420:	79fb      	ldrb	r3, [r7, #7]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d107      	bne.n	8002436 <L3GD20_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;	
 8002426:	7bfb      	ldrb	r3, [r7, #15]
 8002428:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800242c:	b2db      	uxtb	r3, r3
 800242e:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
 8002430:	7bfb      	ldrb	r3, [r7, #15]
 8002432:	73fb      	strb	r3, [r7, #15]
 8002434:	e009      	b.n	800244a <L3GD20_DisableIT+0x42>
  }
  else if(IntSel == L3GD20_INT2)
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	2b01      	cmp	r3, #1
 800243a:	d106      	bne.n	800244a <L3GD20_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 800243c:	7bfb      	ldrb	r3, [r7, #15]
 800243e:	f023 0308 	bic.w	r3, r3, #8
 8002442:	b2db      	uxtb	r3, r3
 8002444:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
 8002446:	7bfb      	ldrb	r3, [r7, #15]
 8002448:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 800244a:	f107 030f 	add.w	r3, r7, #15
 800244e:	2201      	movs	r2, #1
 8002450:	2122      	movs	r1, #34	; 0x22
 8002452:	4618      	mov	r0, r3
 8002454:	f000 f9e0 	bl	8002818 <GYRO_IO_Write>
}
 8002458:	bf00      	nop
 800245a:	3710      	adds	r7, #16
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}

08002460 <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 800246a:	f107 030f 	add.w	r3, r7, #15
 800246e:	2201      	movs	r2, #1
 8002470:	2121      	movs	r1, #33	; 0x21
 8002472:	4618      	mov	r0, r3
 8002474:	f000 fa02 	bl	800287c <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 8002478:	7bfb      	ldrb	r3, [r7, #15]
 800247a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800247e:	b2db      	uxtb	r3, r3
 8002480:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 8002482:	7bfa      	ldrb	r2, [r7, #15]
 8002484:	79fb      	ldrb	r3, [r7, #7]
 8002486:	4313      	orrs	r3, r2
 8002488:	b2db      	uxtb	r3, r3
 800248a:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 800248c:	f107 030f 	add.w	r3, r7, #15
 8002490:	2201      	movs	r2, #1
 8002492:	2121      	movs	r1, #33	; 0x21
 8002494:	4618      	mov	r0, r3
 8002496:	f000 f9bf 	bl	8002818 <GYRO_IO_Write>
}
 800249a:	bf00      	nop
 800249c:	3710      	adds	r7, #16
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b084      	sub	sp, #16
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	4603      	mov	r3, r0
 80024aa:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80024ac:	f107 030f 	add.w	r3, r7, #15
 80024b0:	2201      	movs	r2, #1
 80024b2:	2124      	movs	r1, #36	; 0x24
 80024b4:	4618      	mov	r0, r3
 80024b6:	f000 f9e1 	bl	800287c <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 80024ba:	7bfb      	ldrb	r3, [r7, #15]
 80024bc:	f023 0310 	bic.w	r3, r3, #16
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 80024c4:	7bfa      	ldrb	r2, [r7, #15]
 80024c6:	79fb      	ldrb	r3, [r7, #7]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80024ce:	f107 030f 	add.w	r3, r7, #15
 80024d2:	2201      	movs	r2, #1
 80024d4:	2124      	movs	r1, #36	; 0x24
 80024d6:	4618      	mov	r0, r3
 80024d8:	f000 f99e 	bl	8002818 <GYRO_IO_Write>
}
 80024dc:	bf00      	nop
 80024de:	3710      	adds	r7, #16
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float *pfData)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b08a      	sub	sp, #40	; 0x28
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 80024ec:	2300      	movs	r3, #0
 80024ee:	61bb      	str	r3, [r7, #24]
 80024f0:	2300      	movs	r3, #0
 80024f2:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 80024f4:	f107 0310 	add.w	r3, r7, #16
 80024f8:	2200      	movs	r2, #0
 80024fa:	601a      	str	r2, [r3, #0]
 80024fc:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 80024fe:	2300      	movs	r3, #0
 8002500:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 8002502:	f04f 0300 	mov.w	r3, #0
 8002506:	627b      	str	r3, [r7, #36]	; 0x24
  int i =0;
 8002508:	2300      	movs	r3, #0
 800250a:	623b      	str	r3, [r7, #32]
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 800250c:	f107 030f 	add.w	r3, r7, #15
 8002510:	2201      	movs	r2, #1
 8002512:	2123      	movs	r1, #35	; 0x23
 8002514:	4618      	mov	r0, r3
 8002516:	f000 f9b1 	bl	800287c <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 800251a:	f107 0318 	add.w	r3, r7, #24
 800251e:	2206      	movs	r2, #6
 8002520:	2128      	movs	r1, #40	; 0x28
 8002522:	4618      	mov	r0, r3
 8002524:	f000 f9aa 	bl	800287c <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 8002528:	7bfb      	ldrb	r3, [r7, #15]
 800252a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800252e:	2b00      	cmp	r3, #0
 8002530:	d126      	bne.n	8002580 <L3GD20_ReadXYZAngRate+0x9c>
  {
    for(i=0; i<3; i++)
 8002532:	2300      	movs	r3, #0
 8002534:	623b      	str	r3, [r7, #32]
 8002536:	e01f      	b.n	8002578 <L3GD20_ReadXYZAngRate+0x94>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8002538:	6a3b      	ldr	r3, [r7, #32]
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	3301      	adds	r3, #1
 800253e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002542:	4413      	add	r3, r2
 8002544:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002548:	b29b      	uxth	r3, r3
 800254a:	021b      	lsls	r3, r3, #8
 800254c:	b29a      	uxth	r2, r3
 800254e:	6a3b      	ldr	r3, [r7, #32]
 8002550:	005b      	lsls	r3, r3, #1
 8002552:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002556:	440b      	add	r3, r1
 8002558:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800255c:	b29b      	uxth	r3, r3
 800255e:	4413      	add	r3, r2
 8002560:	b29b      	uxth	r3, r3
 8002562:	b21a      	sxth	r2, r3
 8002564:	6a3b      	ldr	r3, [r7, #32]
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800256c:	440b      	add	r3, r1
 800256e:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8002572:	6a3b      	ldr	r3, [r7, #32]
 8002574:	3301      	adds	r3, #1
 8002576:	623b      	str	r3, [r7, #32]
 8002578:	6a3b      	ldr	r3, [r7, #32]
 800257a:	2b02      	cmp	r3, #2
 800257c:	dddc      	ble.n	8002538 <L3GD20_ReadXYZAngRate+0x54>
 800257e:	e025      	b.n	80025cc <L3GD20_ReadXYZAngRate+0xe8>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 8002580:	2300      	movs	r3, #0
 8002582:	623b      	str	r3, [r7, #32]
 8002584:	e01f      	b.n	80025c6 <L3GD20_ReadXYZAngRate+0xe2>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8002586:	6a3b      	ldr	r3, [r7, #32]
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800258e:	4413      	add	r3, r2
 8002590:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002594:	b29b      	uxth	r3, r3
 8002596:	021b      	lsls	r3, r3, #8
 8002598:	b29a      	uxth	r2, r3
 800259a:	6a3b      	ldr	r3, [r7, #32]
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	3301      	adds	r3, #1
 80025a0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80025a4:	440b      	add	r3, r1
 80025a6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	4413      	add	r3, r2
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	b21a      	sxth	r2, r3
 80025b2:	6a3b      	ldr	r3, [r7, #32]
 80025b4:	005b      	lsls	r3, r3, #1
 80025b6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80025ba:	440b      	add	r3, r1
 80025bc:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 80025c0:	6a3b      	ldr	r3, [r7, #32]
 80025c2:	3301      	adds	r3, #1
 80025c4:	623b      	str	r3, [r7, #32]
 80025c6:	6a3b      	ldr	r3, [r7, #32]
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	dddc      	ble.n	8002586 <L3GD20_ReadXYZAngRate+0xa2>
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80025d2:	2b20      	cmp	r3, #32
 80025d4:	d00c      	beq.n	80025f0 <L3GD20_ReadXYZAngRate+0x10c>
 80025d6:	2b20      	cmp	r3, #32
 80025d8:	dc0d      	bgt.n	80025f6 <L3GD20_ReadXYZAngRate+0x112>
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d002      	beq.n	80025e4 <L3GD20_ReadXYZAngRate+0x100>
 80025de:	2b10      	cmp	r3, #16
 80025e0:	d003      	beq.n	80025ea <L3GD20_ReadXYZAngRate+0x106>
 80025e2:	e008      	b.n	80025f6 <L3GD20_ReadXYZAngRate+0x112>
  {
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
 80025e4:	4b15      	ldr	r3, [pc, #84]	; (800263c <L3GD20_ReadXYZAngRate+0x158>)
 80025e6:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 80025e8:	e005      	b.n	80025f6 <L3GD20_ReadXYZAngRate+0x112>
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 80025ea:	4b15      	ldr	r3, [pc, #84]	; (8002640 <L3GD20_ReadXYZAngRate+0x15c>)
 80025ec:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 80025ee:	e002      	b.n	80025f6 <L3GD20_ReadXYZAngRate+0x112>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 80025f0:	4b14      	ldr	r3, [pc, #80]	; (8002644 <L3GD20_ReadXYZAngRate+0x160>)
 80025f2:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 80025f4:	bf00      	nop
  }
  /* Divide by sensitivity */
  for(i=0; i<3; i++)
 80025f6:	2300      	movs	r3, #0
 80025f8:	623b      	str	r3, [r7, #32]
 80025fa:	e017      	b.n	800262c <L3GD20_ReadXYZAngRate+0x148>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 80025fc:	6a3b      	ldr	r3, [r7, #32]
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002604:	4413      	add	r3, r2
 8002606:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 800260a:	ee07 3a90 	vmov	s15, r3
 800260e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002612:	6a3b      	ldr	r3, [r7, #32]
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	4413      	add	r3, r2
 800261a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800261e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002622:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8002626:	6a3b      	ldr	r3, [r7, #32]
 8002628:	3301      	adds	r3, #1
 800262a:	623b      	str	r3, [r7, #32]
 800262c:	6a3b      	ldr	r3, [r7, #32]
 800262e:	2b02      	cmp	r3, #2
 8002630:	dde4      	ble.n	80025fc <L3GD20_ReadXYZAngRate+0x118>
  }
}
 8002632:	bf00      	nop
 8002634:	bf00      	nop
 8002636:	3728      	adds	r7, #40	; 0x28
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	410c0000 	.word	0x410c0000
 8002640:	418c0000 	.word	0x418c0000
 8002644:	428c0000 	.word	0x428c0000

08002648 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization.
  */
static void SPIx_Init(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 800264c:	4819      	ldr	r0, [pc, #100]	; (80026b4 <SPIx_Init+0x6c>)
 800264e:	f002 f8fa 	bl	8004846 <HAL_SPI_GetState>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d12b      	bne.n	80026b0 <SPIx_Init+0x68>
  {
    /* SPI Configuration */
    SpiHandle.Instance = DISCOVERY_SPIx;
 8002658:	4b16      	ldr	r3, [pc, #88]	; (80026b4 <SPIx_Init+0x6c>)
 800265a:	4a17      	ldr	r2, [pc, #92]	; (80026b8 <SPIx_Init+0x70>)
 800265c:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       L3GD20 SPI interface max baudrate is 10MHz for write/read
       PCLK2 frequency is set to 90 MHz 
      */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800265e:	4b15      	ldr	r3, [pc, #84]	; (80026b4 <SPIx_Init+0x6c>)
 8002660:	2210      	movs	r2, #16
 8002662:	61da      	str	r2, [r3, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 8002664:	4b13      	ldr	r3, [pc, #76]	; (80026b4 <SPIx_Init+0x6c>)
 8002666:	2200      	movs	r2, #0
 8002668:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 800266a:	4b12      	ldr	r3, [pc, #72]	; (80026b4 <SPIx_Init+0x6c>)
 800266c:	2200      	movs	r2, #0
 800266e:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002670:	4b10      	ldr	r3, [pc, #64]	; (80026b4 <SPIx_Init+0x6c>)
 8002672:	2200      	movs	r2, #0
 8002674:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002676:	4b0f      	ldr	r3, [pc, #60]	; (80026b4 <SPIx_Init+0x6c>)
 8002678:	2200      	movs	r2, #0
 800267a:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial = 7;
 800267c:	4b0d      	ldr	r3, [pc, #52]	; (80026b4 <SPIx_Init+0x6c>)
 800267e:	2207      	movs	r2, #7
 8002680:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 8002682:	4b0c      	ldr	r3, [pc, #48]	; (80026b4 <SPIx_Init+0x6c>)
 8002684:	2200      	movs	r2, #0
 8002686:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002688:	4b0a      	ldr	r3, [pc, #40]	; (80026b4 <SPIx_Init+0x6c>)
 800268a:	2200      	movs	r2, #0
 800268c:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 800268e:	4b09      	ldr	r3, [pc, #36]	; (80026b4 <SPIx_Init+0x6c>)
 8002690:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002694:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
 8002696:	4b07      	ldr	r3, [pc, #28]	; (80026b4 <SPIx_Init+0x6c>)
 8002698:	2200      	movs	r2, #0
 800269a:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 800269c:	4b05      	ldr	r3, [pc, #20]	; (80026b4 <SPIx_Init+0x6c>)
 800269e:	f44f 7282 	mov.w	r2, #260	; 0x104
 80026a2:	605a      	str	r2, [r3, #4]
    
    SPIx_MspInit(&SpiHandle);
 80026a4:	4803      	ldr	r0, [pc, #12]	; (80026b4 <SPIx_Init+0x6c>)
 80026a6:	f000 f835 	bl	8002714 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80026aa:	4802      	ldr	r0, [pc, #8]	; (80026b4 <SPIx_Init+0x6c>)
 80026ac:	f001 fe78 	bl	80043a0 <HAL_SPI_Init>
  }
}
 80026b0:	bf00      	nop
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	2000067c 	.word	0x2000067c
 80026b8:	40013000 	.word	0x40013000

080026bc <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte: Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b086      	sub	sp, #24
 80026c0:	af02      	add	r7, sp, #8
 80026c2:	4603      	mov	r3, r0
 80026c4:	71fb      	strb	r3, [r7, #7]
  uint8_t receivedbyte = 0;
 80026c6:	2300      	movs	r3, #0
 80026c8:	73fb      	strb	r3, [r7, #15]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 80026ca:	4b0a      	ldr	r3, [pc, #40]	; (80026f4 <SPIx_WriteRead+0x38>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f107 020f 	add.w	r2, r7, #15
 80026d2:	1df9      	adds	r1, r7, #7
 80026d4:	9300      	str	r3, [sp, #0]
 80026d6:	2301      	movs	r3, #1
 80026d8:	4807      	ldr	r0, [pc, #28]	; (80026f8 <SPIx_WriteRead+0x3c>)
 80026da:	f001 ff12 	bl	8004502 <HAL_SPI_TransmitReceive>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d001      	beq.n	80026e8 <SPIx_WriteRead+0x2c>
  {
    SPIx_Error();
 80026e4:	f000 f80a 	bl	80026fc <SPIx_Error>
  }
  
  return receivedbyte;
 80026e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3710      	adds	r7, #16
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	20000074 	.word	0x20000074
 80026f8:	2000067c 	.word	0x2000067c

080026fc <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error (void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* De-initialize the SPI comunication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002700:	4803      	ldr	r0, [pc, #12]	; (8002710 <SPIx_Error+0x14>)
 8002702:	f001 fed6 	bl	80044b2 <HAL_SPI_DeInit>
  
  /* Re-Initiaize the SPI comunication BUS */
  SPIx_Init();
 8002706:	f7ff ff9f 	bl	8002648 <SPIx_Init>
}
 800270a:	bf00      	nop
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	2000067c 	.word	0x2000067c

08002714 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b08a      	sub	sp, #40	; 0x28
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;
  
  /* Enable SPIx clock  */
  DISCOVERY_SPIx_CLOCK_ENABLE();
 800271c:	2300      	movs	r3, #0
 800271e:	613b      	str	r3, [r7, #16]
 8002720:	4b16      	ldr	r3, [pc, #88]	; (800277c <SPIx_MspInit+0x68>)
 8002722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002724:	4a15      	ldr	r2, [pc, #84]	; (800277c <SPIx_MspInit+0x68>)
 8002726:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800272a:	6453      	str	r3, [r2, #68]	; 0x44
 800272c:	4b13      	ldr	r3, [pc, #76]	; (800277c <SPIx_MspInit+0x68>)
 800272e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002730:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002734:	613b      	str	r3, [r7, #16]
 8002736:	693b      	ldr	r3, [r7, #16]
  
  /* Enable SPIx GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002738:	2300      	movs	r3, #0
 800273a:	60fb      	str	r3, [r7, #12]
 800273c:	4b0f      	ldr	r3, [pc, #60]	; (800277c <SPIx_MspInit+0x68>)
 800273e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002740:	4a0e      	ldr	r2, [pc, #56]	; (800277c <SPIx_MspInit+0x68>)
 8002742:	f043 0301 	orr.w	r3, r3, #1
 8002746:	6313      	str	r3, [r2, #48]	; 0x30
 8002748:	4b0c      	ldr	r3, [pc, #48]	; (800277c <SPIx_MspInit+0x68>)
 800274a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	60fb      	str	r3, [r7, #12]
 8002752:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure SPIx SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8002754:	23e0      	movs	r3, #224	; 0xe0
 8002756:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8002758:	2302      	movs	r3, #2
 800275a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_PULLDOWN;
 800275c:	2302      	movs	r3, #2
 800275e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_MEDIUM;
 8002760:	2301      	movs	r3, #1
 8002762:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8002764:	2305      	movs	r3, #5
 8002766:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 8002768:	f107 0314 	add.w	r3, r7, #20
 800276c:	4619      	mov	r1, r3
 800276e:	4804      	ldr	r0, [pc, #16]	; (8002780 <SPIx_MspInit+0x6c>)
 8002770:	f000 fb04 	bl	8002d7c <HAL_GPIO_Init>
}
 8002774:	bf00      	nop
 8002776:	3728      	adds	r7, #40	; 0x28
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	40023800 	.word	0x40023800
 8002780:	40020000 	.word	0x40020000

08002784 <GYRO_IO_Init>:
/********************************* LINK GYROSCOPE *****************************/
/**
  * @brief  Configures the GYRO SPI interface.
  */
void GYRO_IO_Init(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b088      	sub	sp, #32
 8002788:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 800278a:	2300      	movs	r3, #0
 800278c:	60bb      	str	r3, [r7, #8]
 800278e:	4b20      	ldr	r3, [pc, #128]	; (8002810 <GYRO_IO_Init+0x8c>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002792:	4a1f      	ldr	r2, [pc, #124]	; (8002810 <GYRO_IO_Init+0x8c>)
 8002794:	f043 0310 	orr.w	r3, r3, #16
 8002798:	6313      	str	r3, [r2, #48]	; 0x30
 800279a:	4b1d      	ldr	r3, [pc, #116]	; (8002810 <GYRO_IO_Init+0x8c>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279e:	f003 0310 	and.w	r3, r3, #16
 80027a2:	60bb      	str	r3, [r7, #8]
 80027a4:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 80027a6:	2308      	movs	r3, #8
 80027a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80027aa:	2301      	movs	r3, #1
 80027ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80027ae:	2300      	movs	r3, #0
 80027b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_MEDIUM;
 80027b2:	2301      	movs	r3, #1
 80027b4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 80027b6:	f107 030c 	add.w	r3, r7, #12
 80027ba:	4619      	mov	r1, r3
 80027bc:	4815      	ldr	r0, [pc, #84]	; (8002814 <GYRO_IO_Init+0x90>)
 80027be:	f000 fadd 	bl	8002d7c <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();
 80027c2:	2201      	movs	r2, #1
 80027c4:	2108      	movs	r1, #8
 80027c6:	4813      	ldr	r0, [pc, #76]	; (8002814 <GYRO_IO_Init+0x90>)
 80027c8:	f000 fd40 	bl	800324c <HAL_GPIO_WritePin>

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 80027cc:	2300      	movs	r3, #0
 80027ce:	607b      	str	r3, [r7, #4]
 80027d0:	4b0f      	ldr	r3, [pc, #60]	; (8002810 <GYRO_IO_Init+0x8c>)
 80027d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d4:	4a0e      	ldr	r2, [pc, #56]	; (8002810 <GYRO_IO_Init+0x8c>)
 80027d6:	f043 0310 	orr.w	r3, r3, #16
 80027da:	6313      	str	r3, [r2, #48]	; 0x30
 80027dc:	4b0c      	ldr	r3, [pc, #48]	; (8002810 <GYRO_IO_Init+0x8c>)
 80027de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e0:	f003 0310 	and.w	r3, r3, #16
 80027e4:	607b      	str	r3, [r7, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 80027e8:	2303      	movs	r3, #3
 80027ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80027ec:	2300      	movs	r3, #0
 80027ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80027f0:	2302      	movs	r3, #2
 80027f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 80027f8:	f107 030c 	add.w	r3, r7, #12
 80027fc:	4619      	mov	r1, r3
 80027fe:	4805      	ldr	r0, [pc, #20]	; (8002814 <GYRO_IO_Init+0x90>)
 8002800:	f000 fabc 	bl	8002d7c <HAL_GPIO_Init>
  
  SPIx_Init();
 8002804:	f7ff ff20 	bl	8002648 <SPIx_Init>
}
 8002808:	bf00      	nop
 800280a:	3720      	adds	r7, #32
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	40023800 	.word	0x40023800
 8002814:	40021000 	.word	0x40021000

08002818 <GYRO_IO_Write>:
  * @param  pBuffer: pointer to the buffer  containing the data to be written to the GYRO.
  * @param  WriteAddr : GYRO's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	460b      	mov	r3, r1
 8002822:	70fb      	strb	r3, [r7, #3]
 8002824:	4613      	mov	r3, r2
 8002826:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit: 
     - When 0, the address will remain unchanged in multiple read/write commands.
     - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 8002828:	883b      	ldrh	r3, [r7, #0]
 800282a:	2b01      	cmp	r3, #1
 800282c:	d903      	bls.n	8002836 <GYRO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 800282e:	78fb      	ldrb	r3, [r7, #3]
 8002830:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002834:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8002836:	2200      	movs	r2, #0
 8002838:	2108      	movs	r1, #8
 800283a:	480f      	ldr	r0, [pc, #60]	; (8002878 <GYRO_IO_Write+0x60>)
 800283c:	f000 fd06 	bl	800324c <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 8002840:	78fb      	ldrb	r3, [r7, #3]
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff ff3a 	bl	80026bc <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8002848:	e00a      	b.n	8002860 <GYRO_IO_Write+0x48>
  {
    SPIx_WriteRead(*pBuffer);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	4618      	mov	r0, r3
 8002850:	f7ff ff34 	bl	80026bc <SPIx_WriteRead>
    NumByteToWrite--;
 8002854:	883b      	ldrh	r3, [r7, #0]
 8002856:	3b01      	subs	r3, #1
 8002858:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	3301      	adds	r3, #1
 800285e:	607b      	str	r3, [r7, #4]
  while(NumByteToWrite >= 0x01)
 8002860:	883b      	ldrh	r3, [r7, #0]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1f1      	bne.n	800284a <GYRO_IO_Write+0x32>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8002866:	2201      	movs	r2, #1
 8002868:	2108      	movs	r1, #8
 800286a:	4803      	ldr	r0, [pc, #12]	; (8002878 <GYRO_IO_Write+0x60>)
 800286c:	f000 fcee 	bl	800324c <HAL_GPIO_WritePin>
}
 8002870:	bf00      	nop
 8002872:	3708      	adds	r7, #8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	40021000 	.word	0x40021000

0800287c <GYRO_IO_Read>:
  * @param  pBuffer: pointer to the buffer that receives the data read from the GYRO.
  * @param  ReadAddr: GYRO's internal address to read from.
  * @param  NumByteToRead: Number of bytes to read from the GYRO.
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	460b      	mov	r3, r1
 8002886:	70fb      	strb	r3, [r7, #3]
 8002888:	4613      	mov	r3, r2
 800288a:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 800288c:	883b      	ldrh	r3, [r7, #0]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d904      	bls.n	800289c <GYRO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 8002892:	78fb      	ldrb	r3, [r7, #3]
 8002894:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8002898:	70fb      	strb	r3, [r7, #3]
 800289a:	e003      	b.n	80028a4 <GYRO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 800289c:	78fb      	ldrb	r3, [r7, #3]
 800289e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80028a2:	70fb      	strb	r3, [r7, #3]
  }
  
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 80028a4:	2200      	movs	r2, #0
 80028a6:	2108      	movs	r1, #8
 80028a8:	4810      	ldr	r0, [pc, #64]	; (80028ec <GYRO_IO_Read+0x70>)
 80028aa:	f000 fccf 	bl	800324c <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 80028ae:	78fb      	ldrb	r3, [r7, #3]
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7ff ff03 	bl	80026bc <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 80028b6:	e00c      	b.n	80028d2 <GYRO_IO_Read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYRO (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 80028b8:	2000      	movs	r0, #0
 80028ba:	f7ff feff 	bl	80026bc <SPIx_WriteRead>
 80028be:	4603      	mov	r3, r0
 80028c0:	461a      	mov	r2, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 80028c6:	883b      	ldrh	r3, [r7, #0]
 80028c8:	3b01      	subs	r3, #1
 80028ca:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	3301      	adds	r3, #1
 80028d0:	607b      	str	r3, [r7, #4]
  while(NumByteToRead > 0x00)
 80028d2:	883b      	ldrh	r3, [r7, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d1ef      	bne.n	80028b8 <GYRO_IO_Read+0x3c>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 80028d8:	2201      	movs	r2, #1
 80028da:	2108      	movs	r1, #8
 80028dc:	4803      	ldr	r0, [pc, #12]	; (80028ec <GYRO_IO_Read+0x70>)
 80028de:	f000 fcb5 	bl	800324c <HAL_GPIO_WritePin>
}  
 80028e2:	bf00      	nop
 80028e4:	3708      	adds	r7, #8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	40021000 	.word	0x40021000

080028f0 <BSP_GYRO_Init>:
/**
  * @brief  Set gyroscope Initialization.
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80028fa:	2300      	movs	r3, #0
 80028fc:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef         Gyro_InitStructure;
  GYRO_FilterConfigTypeDef Gyro_FilterStructure = {0,0};
 80028fe:	2300      	movs	r3, #0
 8002900:	703b      	strb	r3, [r7, #0]
 8002902:	2300      	movs	r3, #0
 8002904:	707b      	strb	r3, [r7, #1]

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 8002906:	4b52      	ldr	r3, [pc, #328]	; (8002a50 <BSP_GYRO_Init+0x160>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	4798      	blx	r3
 800290c:	4603      	mov	r3, r0
 800290e:	2bd4      	cmp	r3, #212	; 0xd4
 8002910:	d005      	beq.n	800291e <BSP_GYRO_Init+0x2e>
 8002912:	4b4f      	ldr	r3, [pc, #316]	; (8002a50 <BSP_GYRO_Init+0x160>)
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	4798      	blx	r3
 8002918:	4603      	mov	r3, r0
 800291a:	2bd5      	cmp	r3, #213	; 0xd5
 800291c:	d146      	bne.n	80029ac <BSP_GYRO_Init+0xbc>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 800291e:	4b4d      	ldr	r3, [pc, #308]	; (8002a54 <BSP_GYRO_Init+0x164>)
 8002920:	4a4b      	ldr	r2, [pc, #300]	; (8002a50 <BSP_GYRO_Init+0x160>)
 8002922:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the gyroscope structure */
    Gyro_InitStructure.Power_Mode       = L3GD20_MODE_ACTIVE;
 8002924:	2308      	movs	r3, #8
 8002926:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = L3GD20_OUTPUT_DATARATE_1;
 8002928:	2300      	movs	r3, #0
 800292a:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = L3GD20_AXES_ENABLE;
 800292c:	2307      	movs	r3, #7
 800292e:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = L3GD20_BANDWIDTH_4;
 8002930:	2330      	movs	r3, #48	; 0x30
 8002932:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 8002934:	2300      	movs	r3, #0
 8002936:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = L3GD20_BLE_LSB;
 8002938:	2300      	movs	r3, #0
 800293a:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = L3GD20_FULLSCALE_500;
 800293c:	2310      	movs	r3, #16
 800293e:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8002940:	793a      	ldrb	r2, [r7, #4]
 8002942:	797b      	ldrb	r3, [r7, #5]
 8002944:	4313      	orrs	r3, r2
 8002946:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8002948:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 800294a:	4313      	orrs	r3, r2
 800294c:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 800294e:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8002950:	4313      	orrs	r3, r2
 8002952:	b2db      	uxtb	r3, r3
 8002954:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8002956:	7a3a      	ldrb	r2, [r7, #8]
 8002958:	7a7b      	ldrb	r3, [r7, #9]
 800295a:	4313      	orrs	r3, r2
 800295c:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 800295e:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8002960:	4313      	orrs	r3, r2
 8002962:	b2db      	uxtb	r3, r3
 8002964:	b29b      	uxth	r3, r3
 8002966:	021b      	lsls	r3, r3, #8
 8002968:	b29a      	uxth	r2, r3
 800296a:	89bb      	ldrh	r3, [r7, #12]
 800296c:	4313      	orrs	r3, r2
 800296e:	81bb      	strh	r3, [r7, #12]

    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 8002970:	4b38      	ldr	r3, [pc, #224]	; (8002a54 <BSP_GYRO_Init+0x164>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	89ba      	ldrh	r2, [r7, #12]
 8002978:	4610      	mov	r0, r2
 800297a:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = L3GD20_HPM_NORMAL_MODE_RES;
 800297c:	2300      	movs	r3, #0
 800297e:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
 8002980:	2300      	movs	r3, #0
 8002982:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8002984:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 8002986:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8002988:	4313      	orrs	r3, r2
 800298a:	b2db      	uxtb	r3, r3
 800298c:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl);
 800298e:	4b31      	ldr	r3, [pc, #196]	; (8002a54 <BSP_GYRO_Init+0x164>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002994:	89ba      	ldrh	r2, [r7, #12]
 8002996:	b2d2      	uxtb	r2, r2
 8002998:	4610      	mov	r0, r2
 800299a:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 800299c:	4b2d      	ldr	r3, [pc, #180]	; (8002a54 <BSP_GYRO_Init+0x164>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a2:	2010      	movs	r0, #16
 80029a4:	4798      	blx	r3

    ret = GYRO_OK;
 80029a6:	2300      	movs	r3, #0
 80029a8:	73fb      	strb	r3, [r7, #15]
 80029aa:	e04b      	b.n	8002a44 <BSP_GYRO_Init+0x154>
  }
  else if (I3g4250Drv.ReadID() == I_AM_I3G4250D)
 80029ac:	4b2a      	ldr	r3, [pc, #168]	; (8002a58 <BSP_GYRO_Init+0x168>)
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	4798      	blx	r3
 80029b2:	4603      	mov	r3, r0
 80029b4:	2bd3      	cmp	r3, #211	; 0xd3
 80029b6:	d145      	bne.n	8002a44 <BSP_GYRO_Init+0x154>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &I3g4250Drv;
 80029b8:	4b26      	ldr	r3, [pc, #152]	; (8002a54 <BSP_GYRO_Init+0x164>)
 80029ba:	4a27      	ldr	r2, [pc, #156]	; (8002a58 <BSP_GYRO_Init+0x168>)
 80029bc:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    Gyro_InitStructure.Power_Mode       = I3G4250D_MODE_ACTIVE;
 80029be:	2308      	movs	r3, #8
 80029c0:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = I3G4250D_OUTPUT_DATARATE_1;
 80029c2:	2300      	movs	r3, #0
 80029c4:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = I3G4250D_AXES_ENABLE;
 80029c6:	2307      	movs	r3, #7
 80029c8:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = I3G4250D_BANDWIDTH_4;
 80029ca:	2330      	movs	r3, #48	; 0x30
 80029cc:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = I3G4250D_BlockDataUpdate_Continous;
 80029ce:	2300      	movs	r3, #0
 80029d0:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = I3G4250D_BLE_LSB;
 80029d2:	2300      	movs	r3, #0
 80029d4:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = I3G4250D_FULLSCALE_500;
 80029d6:	2310      	movs	r3, #16
 80029d8:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 80029da:	793a      	ldrb	r2, [r7, #4]
 80029dc:	797b      	ldrb	r3, [r7, #5]
 80029de:	4313      	orrs	r3, r2
 80029e0:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 80029e2:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 80029e4:	4313      	orrs	r3, r2
 80029e6:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 80029e8:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 80029ea:	4313      	orrs	r3, r2
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 80029f0:	7a3a      	ldrb	r2, [r7, #8]
 80029f2:	7a7b      	ldrb	r3, [r7, #9]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 80029f8:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 80029fa:	4313      	orrs	r3, r2
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	021b      	lsls	r3, r3, #8
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	89bb      	ldrh	r3, [r7, #12]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	81bb      	strh	r3, [r7, #12]

    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 8002a0a:	4b12      	ldr	r3, [pc, #72]	; (8002a54 <BSP_GYRO_Init+0x164>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	89ba      	ldrh	r2, [r7, #12]
 8002a12:	4610      	mov	r0, r2
 8002a14:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = I3G4250D_HPM_NORMAL_MODE_RES;
 8002a16:	2300      	movs	r3, #0
 8002a18:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = I3G4250D_HPFCF_0;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8002a1e:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 8002a20:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8002a22:	4313      	orrs	r3, r2
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl);
 8002a28:	4b0a      	ldr	r3, [pc, #40]	; (8002a54 <BSP_GYRO_Init+0x164>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a2e:	89ba      	ldrh	r2, [r7, #12]
 8002a30:	b2d2      	uxtb	r2, r2
 8002a32:	4610      	mov	r0, r2
 8002a34:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(I3G4250D_HIGHPASSFILTER_ENABLE);
 8002a36:	4b07      	ldr	r3, [pc, #28]	; (8002a54 <BSP_GYRO_Init+0x164>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a3c:	2010      	movs	r0, #16
 8002a3e:	4798      	blx	r3

    ret = GYRO_OK;
 8002a40:	2300      	movs	r3, #0
 8002a42:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3710      	adds	r7, #16
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	20000040 	.word	0x20000040
 8002a54:	200006d4 	.word	0x200006d4
 8002a58:	2000000c 	.word	0x2000000c

08002a5c <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration.
  * @param  pfData: pointer on floating array
  */
void BSP_GYRO_GetXYZ(float *pfData)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv->GetXYZ!= NULL)
 8002a64:	4b06      	ldr	r3, [pc, #24]	; (8002a80 <BSP_GYRO_GetXYZ+0x24>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d004      	beq.n	8002a78 <BSP_GYRO_GetXYZ+0x1c>
  {
    GyroscopeDrv->GetXYZ(pfData);
 8002a6e:	4b04      	ldr	r3, [pc, #16]	; (8002a80 <BSP_GYRO_GetXYZ+0x24>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	4798      	blx	r3
  }
}
 8002a78:	bf00      	nop
 8002a7a:	3708      	adds	r7, #8
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	200006d4 	.word	0x200006d4

08002a84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a88:	4b0e      	ldr	r3, [pc, #56]	; (8002ac4 <HAL_Init+0x40>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a0d      	ldr	r2, [pc, #52]	; (8002ac4 <HAL_Init+0x40>)
 8002a8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a94:	4b0b      	ldr	r3, [pc, #44]	; (8002ac4 <HAL_Init+0x40>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a0a      	ldr	r2, [pc, #40]	; (8002ac4 <HAL_Init+0x40>)
 8002a9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002aa0:	4b08      	ldr	r3, [pc, #32]	; (8002ac4 <HAL_Init+0x40>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a07      	ldr	r2, [pc, #28]	; (8002ac4 <HAL_Init+0x40>)
 8002aa6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aaa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002aac:	2003      	movs	r0, #3
 8002aae:	f000 f931 	bl	8002d14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ab2:	200f      	movs	r0, #15
 8002ab4:	f000 f808 	bl	8002ac8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ab8:	f7fe ffcc 	bl	8001a54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40023c00 	.word	0x40023c00

08002ac8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ad0:	4b12      	ldr	r3, [pc, #72]	; (8002b1c <HAL_InitTick+0x54>)
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	4b12      	ldr	r3, [pc, #72]	; (8002b20 <HAL_InitTick+0x58>)
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	4619      	mov	r1, r3
 8002ada:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ade:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f000 f93b 	bl	8002d62 <HAL_SYSTICK_Config>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e00e      	b.n	8002b14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2b0f      	cmp	r3, #15
 8002afa:	d80a      	bhi.n	8002b12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002afc:	2200      	movs	r2, #0
 8002afe:	6879      	ldr	r1, [r7, #4]
 8002b00:	f04f 30ff 	mov.w	r0, #4294967295
 8002b04:	f000 f911 	bl	8002d2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b08:	4a06      	ldr	r2, [pc, #24]	; (8002b24 <HAL_InitTick+0x5c>)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	e000      	b.n	8002b14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3708      	adds	r7, #8
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	20000008 	.word	0x20000008
 8002b20:	2000007c 	.word	0x2000007c
 8002b24:	20000078 	.word	0x20000078

08002b28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b2c:	4b06      	ldr	r3, [pc, #24]	; (8002b48 <HAL_IncTick+0x20>)
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	461a      	mov	r2, r3
 8002b32:	4b06      	ldr	r3, [pc, #24]	; (8002b4c <HAL_IncTick+0x24>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4413      	add	r3, r2
 8002b38:	4a04      	ldr	r2, [pc, #16]	; (8002b4c <HAL_IncTick+0x24>)
 8002b3a:	6013      	str	r3, [r2, #0]
}
 8002b3c:	bf00      	nop
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	2000007c 	.word	0x2000007c
 8002b4c:	2000078c 	.word	0x2000078c

08002b50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  return uwTick;
 8002b54:	4b03      	ldr	r3, [pc, #12]	; (8002b64 <HAL_GetTick+0x14>)
 8002b56:	681b      	ldr	r3, [r3, #0]
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	2000078c 	.word	0x2000078c

08002b68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b70:	f7ff ffee 	bl	8002b50 <HAL_GetTick>
 8002b74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b80:	d005      	beq.n	8002b8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b82:	4b0a      	ldr	r3, [pc, #40]	; (8002bac <HAL_Delay+0x44>)
 8002b84:	781b      	ldrb	r3, [r3, #0]
 8002b86:	461a      	mov	r2, r3
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	4413      	add	r3, r2
 8002b8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b8e:	bf00      	nop
 8002b90:	f7ff ffde 	bl	8002b50 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	68fa      	ldr	r2, [r7, #12]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d8f7      	bhi.n	8002b90 <HAL_Delay+0x28>
  {
  }
}
 8002ba0:	bf00      	nop
 8002ba2:	bf00      	nop
 8002ba4:	3710      	adds	r7, #16
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	2000007c 	.word	0x2000007c

08002bb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f003 0307 	and.w	r3, r3, #7
 8002bbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bc0:	4b0c      	ldr	r3, [pc, #48]	; (8002bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bc6:	68ba      	ldr	r2, [r7, #8]
 8002bc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bcc:	4013      	ands	r3, r2
 8002bce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002be0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002be2:	4a04      	ldr	r2, [pc, #16]	; (8002bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	60d3      	str	r3, [r2, #12]
}
 8002be8:	bf00      	nop
 8002bea:	3714      	adds	r7, #20
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	e000ed00 	.word	0xe000ed00

08002bf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bfc:	4b04      	ldr	r3, [pc, #16]	; (8002c10 <__NVIC_GetPriorityGrouping+0x18>)
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	0a1b      	lsrs	r3, r3, #8
 8002c02:	f003 0307 	and.w	r3, r3, #7
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr
 8002c10:	e000ed00 	.word	0xe000ed00

08002c14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	6039      	str	r1, [r7, #0]
 8002c1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	db0a      	blt.n	8002c3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	b2da      	uxtb	r2, r3
 8002c2c:	490c      	ldr	r1, [pc, #48]	; (8002c60 <__NVIC_SetPriority+0x4c>)
 8002c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c32:	0112      	lsls	r2, r2, #4
 8002c34:	b2d2      	uxtb	r2, r2
 8002c36:	440b      	add	r3, r1
 8002c38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c3c:	e00a      	b.n	8002c54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	b2da      	uxtb	r2, r3
 8002c42:	4908      	ldr	r1, [pc, #32]	; (8002c64 <__NVIC_SetPriority+0x50>)
 8002c44:	79fb      	ldrb	r3, [r7, #7]
 8002c46:	f003 030f 	and.w	r3, r3, #15
 8002c4a:	3b04      	subs	r3, #4
 8002c4c:	0112      	lsls	r2, r2, #4
 8002c4e:	b2d2      	uxtb	r2, r2
 8002c50:	440b      	add	r3, r1
 8002c52:	761a      	strb	r2, [r3, #24]
}
 8002c54:	bf00      	nop
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr
 8002c60:	e000e100 	.word	0xe000e100
 8002c64:	e000ed00 	.word	0xe000ed00

08002c68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b089      	sub	sp, #36	; 0x24
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f003 0307 	and.w	r3, r3, #7
 8002c7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	f1c3 0307 	rsb	r3, r3, #7
 8002c82:	2b04      	cmp	r3, #4
 8002c84:	bf28      	it	cs
 8002c86:	2304      	movcs	r3, #4
 8002c88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	3304      	adds	r3, #4
 8002c8e:	2b06      	cmp	r3, #6
 8002c90:	d902      	bls.n	8002c98 <NVIC_EncodePriority+0x30>
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	3b03      	subs	r3, #3
 8002c96:	e000      	b.n	8002c9a <NVIC_EncodePriority+0x32>
 8002c98:	2300      	movs	r3, #0
 8002c9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca6:	43da      	mvns	r2, r3
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	401a      	ands	r2, r3
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cba:	43d9      	mvns	r1, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc0:	4313      	orrs	r3, r2
         );
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3724      	adds	r7, #36	; 0x24
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
	...

08002cd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	3b01      	subs	r3, #1
 8002cdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ce0:	d301      	bcc.n	8002ce6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e00f      	b.n	8002d06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ce6:	4a0a      	ldr	r2, [pc, #40]	; (8002d10 <SysTick_Config+0x40>)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	3b01      	subs	r3, #1
 8002cec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cee:	210f      	movs	r1, #15
 8002cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8002cf4:	f7ff ff8e 	bl	8002c14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cf8:	4b05      	ldr	r3, [pc, #20]	; (8002d10 <SysTick_Config+0x40>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cfe:	4b04      	ldr	r3, [pc, #16]	; (8002d10 <SysTick_Config+0x40>)
 8002d00:	2207      	movs	r2, #7
 8002d02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3708      	adds	r7, #8
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	e000e010 	.word	0xe000e010

08002d14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f7ff ff47 	bl	8002bb0 <__NVIC_SetPriorityGrouping>
}
 8002d22:	bf00      	nop
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b086      	sub	sp, #24
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	4603      	mov	r3, r0
 8002d32:	60b9      	str	r1, [r7, #8]
 8002d34:	607a      	str	r2, [r7, #4]
 8002d36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d3c:	f7ff ff5c 	bl	8002bf8 <__NVIC_GetPriorityGrouping>
 8002d40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	68b9      	ldr	r1, [r7, #8]
 8002d46:	6978      	ldr	r0, [r7, #20]
 8002d48:	f7ff ff8e 	bl	8002c68 <NVIC_EncodePriority>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d52:	4611      	mov	r1, r2
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff ff5d 	bl	8002c14 <__NVIC_SetPriority>
}
 8002d5a:	bf00      	nop
 8002d5c:	3718      	adds	r7, #24
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b082      	sub	sp, #8
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f7ff ffb0 	bl	8002cd0 <SysTick_Config>
 8002d70:	4603      	mov	r3, r0
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3708      	adds	r7, #8
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
	...

08002d7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b089      	sub	sp, #36	; 0x24
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d86:	2300      	movs	r3, #0
 8002d88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d92:	2300      	movs	r3, #0
 8002d94:	61fb      	str	r3, [r7, #28]
 8002d96:	e159      	b.n	800304c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d98:	2201      	movs	r2, #1
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002da0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	697a      	ldr	r2, [r7, #20]
 8002da8:	4013      	ands	r3, r2
 8002daa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002dac:	693a      	ldr	r2, [r7, #16]
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	f040 8148 	bne.w	8003046 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f003 0303 	and.w	r3, r3, #3
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d005      	beq.n	8002dce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d130      	bne.n	8002e30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002dd4:	69fb      	ldr	r3, [r7, #28]
 8002dd6:	005b      	lsls	r3, r3, #1
 8002dd8:	2203      	movs	r2, #3
 8002dda:	fa02 f303 	lsl.w	r3, r2, r3
 8002dde:	43db      	mvns	r3, r3
 8002de0:	69ba      	ldr	r2, [r7, #24]
 8002de2:	4013      	ands	r3, r2
 8002de4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	68da      	ldr	r2, [r3, #12]
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	fa02 f303 	lsl.w	r3, r2, r3
 8002df2:	69ba      	ldr	r2, [r7, #24]
 8002df4:	4313      	orrs	r3, r2
 8002df6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	69ba      	ldr	r2, [r7, #24]
 8002dfc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e04:	2201      	movs	r2, #1
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	43db      	mvns	r3, r3
 8002e0e:	69ba      	ldr	r2, [r7, #24]
 8002e10:	4013      	ands	r3, r2
 8002e12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	091b      	lsrs	r3, r3, #4
 8002e1a:	f003 0201 	and.w	r2, r3, #1
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	69ba      	ldr	r2, [r7, #24]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	69ba      	ldr	r2, [r7, #24]
 8002e2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f003 0303 	and.w	r3, r3, #3
 8002e38:	2b03      	cmp	r3, #3
 8002e3a:	d017      	beq.n	8002e6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	005b      	lsls	r3, r3, #1
 8002e46:	2203      	movs	r2, #3
 8002e48:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4c:	43db      	mvns	r3, r3
 8002e4e:	69ba      	ldr	r2, [r7, #24]
 8002e50:	4013      	ands	r3, r2
 8002e52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	689a      	ldr	r2, [r3, #8]
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	005b      	lsls	r3, r3, #1
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f003 0303 	and.w	r3, r3, #3
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d123      	bne.n	8002ec0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	08da      	lsrs	r2, r3, #3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	3208      	adds	r2, #8
 8002e80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	f003 0307 	and.w	r3, r3, #7
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	220f      	movs	r2, #15
 8002e90:	fa02 f303 	lsl.w	r3, r2, r3
 8002e94:	43db      	mvns	r3, r3
 8002e96:	69ba      	ldr	r2, [r7, #24]
 8002e98:	4013      	ands	r3, r2
 8002e9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	691a      	ldr	r2, [r3, #16]
 8002ea0:	69fb      	ldr	r3, [r7, #28]
 8002ea2:	f003 0307 	and.w	r3, r3, #7
 8002ea6:	009b      	lsls	r3, r3, #2
 8002ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	08da      	lsrs	r2, r3, #3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	3208      	adds	r2, #8
 8002eba:	69b9      	ldr	r1, [r7, #24]
 8002ebc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	2203      	movs	r2, #3
 8002ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed0:	43db      	mvns	r3, r3
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f003 0203 	and.w	r2, r3, #3
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	005b      	lsls	r3, r3, #1
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	f000 80a2 	beq.w	8003046 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f02:	2300      	movs	r3, #0
 8002f04:	60fb      	str	r3, [r7, #12]
 8002f06:	4b57      	ldr	r3, [pc, #348]	; (8003064 <HAL_GPIO_Init+0x2e8>)
 8002f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f0a:	4a56      	ldr	r2, [pc, #344]	; (8003064 <HAL_GPIO_Init+0x2e8>)
 8002f0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f10:	6453      	str	r3, [r2, #68]	; 0x44
 8002f12:	4b54      	ldr	r3, [pc, #336]	; (8003064 <HAL_GPIO_Init+0x2e8>)
 8002f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f1a:	60fb      	str	r3, [r7, #12]
 8002f1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f1e:	4a52      	ldr	r2, [pc, #328]	; (8003068 <HAL_GPIO_Init+0x2ec>)
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	089b      	lsrs	r3, r3, #2
 8002f24:	3302      	adds	r3, #2
 8002f26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	f003 0303 	and.w	r3, r3, #3
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	220f      	movs	r2, #15
 8002f36:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3a:	43db      	mvns	r3, r3
 8002f3c:	69ba      	ldr	r2, [r7, #24]
 8002f3e:	4013      	ands	r3, r2
 8002f40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a49      	ldr	r2, [pc, #292]	; (800306c <HAL_GPIO_Init+0x2f0>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d019      	beq.n	8002f7e <HAL_GPIO_Init+0x202>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a48      	ldr	r2, [pc, #288]	; (8003070 <HAL_GPIO_Init+0x2f4>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d013      	beq.n	8002f7a <HAL_GPIO_Init+0x1fe>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a47      	ldr	r2, [pc, #284]	; (8003074 <HAL_GPIO_Init+0x2f8>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d00d      	beq.n	8002f76 <HAL_GPIO_Init+0x1fa>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a46      	ldr	r2, [pc, #280]	; (8003078 <HAL_GPIO_Init+0x2fc>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d007      	beq.n	8002f72 <HAL_GPIO_Init+0x1f6>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a45      	ldr	r2, [pc, #276]	; (800307c <HAL_GPIO_Init+0x300>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d101      	bne.n	8002f6e <HAL_GPIO_Init+0x1f2>
 8002f6a:	2304      	movs	r3, #4
 8002f6c:	e008      	b.n	8002f80 <HAL_GPIO_Init+0x204>
 8002f6e:	2307      	movs	r3, #7
 8002f70:	e006      	b.n	8002f80 <HAL_GPIO_Init+0x204>
 8002f72:	2303      	movs	r3, #3
 8002f74:	e004      	b.n	8002f80 <HAL_GPIO_Init+0x204>
 8002f76:	2302      	movs	r3, #2
 8002f78:	e002      	b.n	8002f80 <HAL_GPIO_Init+0x204>
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e000      	b.n	8002f80 <HAL_GPIO_Init+0x204>
 8002f7e:	2300      	movs	r3, #0
 8002f80:	69fa      	ldr	r2, [r7, #28]
 8002f82:	f002 0203 	and.w	r2, r2, #3
 8002f86:	0092      	lsls	r2, r2, #2
 8002f88:	4093      	lsls	r3, r2
 8002f8a:	69ba      	ldr	r2, [r7, #24]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f90:	4935      	ldr	r1, [pc, #212]	; (8003068 <HAL_GPIO_Init+0x2ec>)
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	089b      	lsrs	r3, r3, #2
 8002f96:	3302      	adds	r3, #2
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f9e:	4b38      	ldr	r3, [pc, #224]	; (8003080 <HAL_GPIO_Init+0x304>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	43db      	mvns	r3, r3
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	4013      	ands	r3, r2
 8002fac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002fba:	69ba      	ldr	r2, [r7, #24]
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002fc2:	4a2f      	ldr	r2, [pc, #188]	; (8003080 <HAL_GPIO_Init+0x304>)
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002fc8:	4b2d      	ldr	r3, [pc, #180]	; (8003080 <HAL_GPIO_Init+0x304>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	43db      	mvns	r3, r3
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d003      	beq.n	8002fec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002fe4:	69ba      	ldr	r2, [r7, #24]
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002fec:	4a24      	ldr	r2, [pc, #144]	; (8003080 <HAL_GPIO_Init+0x304>)
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ff2:	4b23      	ldr	r3, [pc, #140]	; (8003080 <HAL_GPIO_Init+0x304>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	43db      	mvns	r3, r3
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	4013      	ands	r3, r2
 8003000:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d003      	beq.n	8003016 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	4313      	orrs	r3, r2
 8003014:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003016:	4a1a      	ldr	r2, [pc, #104]	; (8003080 <HAL_GPIO_Init+0x304>)
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800301c:	4b18      	ldr	r3, [pc, #96]	; (8003080 <HAL_GPIO_Init+0x304>)
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	43db      	mvns	r3, r3
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	4013      	ands	r3, r2
 800302a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d003      	beq.n	8003040 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	4313      	orrs	r3, r2
 800303e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003040:	4a0f      	ldr	r2, [pc, #60]	; (8003080 <HAL_GPIO_Init+0x304>)
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	3301      	adds	r3, #1
 800304a:	61fb      	str	r3, [r7, #28]
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	2b0f      	cmp	r3, #15
 8003050:	f67f aea2 	bls.w	8002d98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003054:	bf00      	nop
 8003056:	bf00      	nop
 8003058:	3724      	adds	r7, #36	; 0x24
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	40023800 	.word	0x40023800
 8003068:	40013800 	.word	0x40013800
 800306c:	40020000 	.word	0x40020000
 8003070:	40020400 	.word	0x40020400
 8003074:	40020800 	.word	0x40020800
 8003078:	40020c00 	.word	0x40020c00
 800307c:	40021000 	.word	0x40021000
 8003080:	40013c00 	.word	0x40013c00

08003084 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003084:	b480      	push	{r7}
 8003086:	b087      	sub	sp, #28
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800308e:	2300      	movs	r3, #0
 8003090:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003092:	2300      	movs	r3, #0
 8003094:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003096:	2300      	movs	r3, #0
 8003098:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800309a:	2300      	movs	r3, #0
 800309c:	617b      	str	r3, [r7, #20]
 800309e:	e0bb      	b.n	8003218 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030a0:	2201      	movs	r2, #1
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	4013      	ands	r3, r2
 80030b0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80030b2:	68fa      	ldr	r2, [r7, #12]
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	f040 80ab 	bne.w	8003212 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80030bc:	4a5c      	ldr	r2, [pc, #368]	; (8003230 <HAL_GPIO_DeInit+0x1ac>)
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	089b      	lsrs	r3, r3, #2
 80030c2:	3302      	adds	r3, #2
 80030c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030c8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	f003 0303 	and.w	r3, r3, #3
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	220f      	movs	r2, #15
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	68ba      	ldr	r2, [r7, #8]
 80030da:	4013      	ands	r3, r2
 80030dc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a54      	ldr	r2, [pc, #336]	; (8003234 <HAL_GPIO_DeInit+0x1b0>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d019      	beq.n	800311a <HAL_GPIO_DeInit+0x96>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a53      	ldr	r2, [pc, #332]	; (8003238 <HAL_GPIO_DeInit+0x1b4>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d013      	beq.n	8003116 <HAL_GPIO_DeInit+0x92>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a52      	ldr	r2, [pc, #328]	; (800323c <HAL_GPIO_DeInit+0x1b8>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d00d      	beq.n	8003112 <HAL_GPIO_DeInit+0x8e>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a51      	ldr	r2, [pc, #324]	; (8003240 <HAL_GPIO_DeInit+0x1bc>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d007      	beq.n	800310e <HAL_GPIO_DeInit+0x8a>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a50      	ldr	r2, [pc, #320]	; (8003244 <HAL_GPIO_DeInit+0x1c0>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d101      	bne.n	800310a <HAL_GPIO_DeInit+0x86>
 8003106:	2304      	movs	r3, #4
 8003108:	e008      	b.n	800311c <HAL_GPIO_DeInit+0x98>
 800310a:	2307      	movs	r3, #7
 800310c:	e006      	b.n	800311c <HAL_GPIO_DeInit+0x98>
 800310e:	2303      	movs	r3, #3
 8003110:	e004      	b.n	800311c <HAL_GPIO_DeInit+0x98>
 8003112:	2302      	movs	r3, #2
 8003114:	e002      	b.n	800311c <HAL_GPIO_DeInit+0x98>
 8003116:	2301      	movs	r3, #1
 8003118:	e000      	b.n	800311c <HAL_GPIO_DeInit+0x98>
 800311a:	2300      	movs	r3, #0
 800311c:	697a      	ldr	r2, [r7, #20]
 800311e:	f002 0203 	and.w	r2, r2, #3
 8003122:	0092      	lsls	r2, r2, #2
 8003124:	4093      	lsls	r3, r2
 8003126:	68ba      	ldr	r2, [r7, #8]
 8003128:	429a      	cmp	r2, r3
 800312a:	d132      	bne.n	8003192 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800312c:	4b46      	ldr	r3, [pc, #280]	; (8003248 <HAL_GPIO_DeInit+0x1c4>)
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	43db      	mvns	r3, r3
 8003134:	4944      	ldr	r1, [pc, #272]	; (8003248 <HAL_GPIO_DeInit+0x1c4>)
 8003136:	4013      	ands	r3, r2
 8003138:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800313a:	4b43      	ldr	r3, [pc, #268]	; (8003248 <HAL_GPIO_DeInit+0x1c4>)
 800313c:	685a      	ldr	r2, [r3, #4]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	43db      	mvns	r3, r3
 8003142:	4941      	ldr	r1, [pc, #260]	; (8003248 <HAL_GPIO_DeInit+0x1c4>)
 8003144:	4013      	ands	r3, r2
 8003146:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003148:	4b3f      	ldr	r3, [pc, #252]	; (8003248 <HAL_GPIO_DeInit+0x1c4>)
 800314a:	689a      	ldr	r2, [r3, #8]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	43db      	mvns	r3, r3
 8003150:	493d      	ldr	r1, [pc, #244]	; (8003248 <HAL_GPIO_DeInit+0x1c4>)
 8003152:	4013      	ands	r3, r2
 8003154:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003156:	4b3c      	ldr	r3, [pc, #240]	; (8003248 <HAL_GPIO_DeInit+0x1c4>)
 8003158:	68da      	ldr	r2, [r3, #12]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	43db      	mvns	r3, r3
 800315e:	493a      	ldr	r1, [pc, #232]	; (8003248 <HAL_GPIO_DeInit+0x1c4>)
 8003160:	4013      	ands	r3, r2
 8003162:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	f003 0303 	and.w	r3, r3, #3
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	220f      	movs	r2, #15
 800316e:	fa02 f303 	lsl.w	r3, r2, r3
 8003172:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003174:	4a2e      	ldr	r2, [pc, #184]	; (8003230 <HAL_GPIO_DeInit+0x1ac>)
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	089b      	lsrs	r3, r3, #2
 800317a:	3302      	adds	r3, #2
 800317c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	43da      	mvns	r2, r3
 8003184:	482a      	ldr	r0, [pc, #168]	; (8003230 <HAL_GPIO_DeInit+0x1ac>)
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	089b      	lsrs	r3, r3, #2
 800318a:	400a      	ands	r2, r1
 800318c:	3302      	adds	r3, #2
 800318e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	005b      	lsls	r3, r3, #1
 800319a:	2103      	movs	r1, #3
 800319c:	fa01 f303 	lsl.w	r3, r1, r3
 80031a0:	43db      	mvns	r3, r3
 80031a2:	401a      	ands	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	08da      	lsrs	r2, r3, #3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	3208      	adds	r2, #8
 80031b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	f003 0307 	and.w	r3, r3, #7
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	220f      	movs	r2, #15
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	43db      	mvns	r3, r3
 80031c4:	697a      	ldr	r2, [r7, #20]
 80031c6:	08d2      	lsrs	r2, r2, #3
 80031c8:	4019      	ands	r1, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	3208      	adds	r2, #8
 80031ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	68da      	ldr	r2, [r3, #12]
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	2103      	movs	r1, #3
 80031dc:	fa01 f303 	lsl.w	r3, r1, r3
 80031e0:	43db      	mvns	r3, r3
 80031e2:	401a      	ands	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	685a      	ldr	r2, [r3, #4]
 80031ec:	2101      	movs	r1, #1
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	fa01 f303 	lsl.w	r3, r1, r3
 80031f4:	43db      	mvns	r3, r3
 80031f6:	401a      	ands	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	689a      	ldr	r2, [r3, #8]
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	2103      	movs	r1, #3
 8003206:	fa01 f303 	lsl.w	r3, r1, r3
 800320a:	43db      	mvns	r3, r3
 800320c:	401a      	ands	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	3301      	adds	r3, #1
 8003216:	617b      	str	r3, [r7, #20]
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	2b0f      	cmp	r3, #15
 800321c:	f67f af40 	bls.w	80030a0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003220:	bf00      	nop
 8003222:	bf00      	nop
 8003224:	371c      	adds	r7, #28
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	40013800 	.word	0x40013800
 8003234:	40020000 	.word	0x40020000
 8003238:	40020400 	.word	0x40020400
 800323c:	40020800 	.word	0x40020800
 8003240:	40020c00 	.word	0x40020c00
 8003244:	40021000 	.word	0x40021000
 8003248:	40013c00 	.word	0x40013c00

0800324c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	460b      	mov	r3, r1
 8003256:	807b      	strh	r3, [r7, #2]
 8003258:	4613      	mov	r3, r2
 800325a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800325c:	787b      	ldrb	r3, [r7, #1]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d003      	beq.n	800326a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003262:	887a      	ldrh	r2, [r7, #2]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003268:	e003      	b.n	8003272 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800326a:	887b      	ldrh	r3, [r7, #2]
 800326c:	041a      	lsls	r2, r3, #16
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	619a      	str	r2, [r3, #24]
}
 8003272:	bf00      	nop
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
	...

08003280 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d101      	bne.n	8003292 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e12b      	b.n	80034ea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003298:	b2db      	uxtb	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d106      	bne.n	80032ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f7fe fbfc 	bl	8001aa4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2224      	movs	r2, #36	; 0x24
 80032b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f022 0201 	bic.w	r2, r2, #1
 80032c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032e4:	f001 f848 	bl	8004378 <HAL_RCC_GetPCLK1Freq>
 80032e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	4a81      	ldr	r2, [pc, #516]	; (80034f4 <HAL_I2C_Init+0x274>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d807      	bhi.n	8003304 <HAL_I2C_Init+0x84>
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	4a80      	ldr	r2, [pc, #512]	; (80034f8 <HAL_I2C_Init+0x278>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	bf94      	ite	ls
 80032fc:	2301      	movls	r3, #1
 80032fe:	2300      	movhi	r3, #0
 8003300:	b2db      	uxtb	r3, r3
 8003302:	e006      	b.n	8003312 <HAL_I2C_Init+0x92>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	4a7d      	ldr	r2, [pc, #500]	; (80034fc <HAL_I2C_Init+0x27c>)
 8003308:	4293      	cmp	r3, r2
 800330a:	bf94      	ite	ls
 800330c:	2301      	movls	r3, #1
 800330e:	2300      	movhi	r3, #0
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e0e7      	b.n	80034ea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	4a78      	ldr	r2, [pc, #480]	; (8003500 <HAL_I2C_Init+0x280>)
 800331e:	fba2 2303 	umull	r2, r3, r2, r3
 8003322:	0c9b      	lsrs	r3, r3, #18
 8003324:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	68ba      	ldr	r2, [r7, #8]
 8003336:	430a      	orrs	r2, r1
 8003338:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	6a1b      	ldr	r3, [r3, #32]
 8003340:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	4a6a      	ldr	r2, [pc, #424]	; (80034f4 <HAL_I2C_Init+0x274>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d802      	bhi.n	8003354 <HAL_I2C_Init+0xd4>
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	3301      	adds	r3, #1
 8003352:	e009      	b.n	8003368 <HAL_I2C_Init+0xe8>
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800335a:	fb02 f303 	mul.w	r3, r2, r3
 800335e:	4a69      	ldr	r2, [pc, #420]	; (8003504 <HAL_I2C_Init+0x284>)
 8003360:	fba2 2303 	umull	r2, r3, r2, r3
 8003364:	099b      	lsrs	r3, r3, #6
 8003366:	3301      	adds	r3, #1
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	6812      	ldr	r2, [r2, #0]
 800336c:	430b      	orrs	r3, r1
 800336e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	69db      	ldr	r3, [r3, #28]
 8003376:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800337a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	495c      	ldr	r1, [pc, #368]	; (80034f4 <HAL_I2C_Init+0x274>)
 8003384:	428b      	cmp	r3, r1
 8003386:	d819      	bhi.n	80033bc <HAL_I2C_Init+0x13c>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	1e59      	subs	r1, r3, #1
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	005b      	lsls	r3, r3, #1
 8003392:	fbb1 f3f3 	udiv	r3, r1, r3
 8003396:	1c59      	adds	r1, r3, #1
 8003398:	f640 73fc 	movw	r3, #4092	; 0xffc
 800339c:	400b      	ands	r3, r1
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d00a      	beq.n	80033b8 <HAL_I2C_Init+0x138>
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	1e59      	subs	r1, r3, #1
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80033b0:	3301      	adds	r3, #1
 80033b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033b6:	e051      	b.n	800345c <HAL_I2C_Init+0x1dc>
 80033b8:	2304      	movs	r3, #4
 80033ba:	e04f      	b.n	800345c <HAL_I2C_Init+0x1dc>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d111      	bne.n	80033e8 <HAL_I2C_Init+0x168>
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	1e58      	subs	r0, r3, #1
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6859      	ldr	r1, [r3, #4]
 80033cc:	460b      	mov	r3, r1
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	440b      	add	r3, r1
 80033d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80033d6:	3301      	adds	r3, #1
 80033d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033dc:	2b00      	cmp	r3, #0
 80033de:	bf0c      	ite	eq
 80033e0:	2301      	moveq	r3, #1
 80033e2:	2300      	movne	r3, #0
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	e012      	b.n	800340e <HAL_I2C_Init+0x18e>
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	1e58      	subs	r0, r3, #1
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6859      	ldr	r1, [r3, #4]
 80033f0:	460b      	mov	r3, r1
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	440b      	add	r3, r1
 80033f6:	0099      	lsls	r1, r3, #2
 80033f8:	440b      	add	r3, r1
 80033fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80033fe:	3301      	adds	r3, #1
 8003400:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003404:	2b00      	cmp	r3, #0
 8003406:	bf0c      	ite	eq
 8003408:	2301      	moveq	r3, #1
 800340a:	2300      	movne	r3, #0
 800340c:	b2db      	uxtb	r3, r3
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <HAL_I2C_Init+0x196>
 8003412:	2301      	movs	r3, #1
 8003414:	e022      	b.n	800345c <HAL_I2C_Init+0x1dc>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d10e      	bne.n	800343c <HAL_I2C_Init+0x1bc>
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	1e58      	subs	r0, r3, #1
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6859      	ldr	r1, [r3, #4]
 8003426:	460b      	mov	r3, r1
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	440b      	add	r3, r1
 800342c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003430:	3301      	adds	r3, #1
 8003432:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003436:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800343a:	e00f      	b.n	800345c <HAL_I2C_Init+0x1dc>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	1e58      	subs	r0, r3, #1
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6859      	ldr	r1, [r3, #4]
 8003444:	460b      	mov	r3, r1
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	440b      	add	r3, r1
 800344a:	0099      	lsls	r1, r3, #2
 800344c:	440b      	add	r3, r1
 800344e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003452:	3301      	adds	r3, #1
 8003454:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003458:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800345c:	6879      	ldr	r1, [r7, #4]
 800345e:	6809      	ldr	r1, [r1, #0]
 8003460:	4313      	orrs	r3, r2
 8003462:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	69da      	ldr	r2, [r3, #28]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a1b      	ldr	r3, [r3, #32]
 8003476:	431a      	orrs	r2, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	430a      	orrs	r2, r1
 800347e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800348a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	6911      	ldr	r1, [r2, #16]
 8003492:	687a      	ldr	r2, [r7, #4]
 8003494:	68d2      	ldr	r2, [r2, #12]
 8003496:	4311      	orrs	r1, r2
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	6812      	ldr	r2, [r2, #0]
 800349c:	430b      	orrs	r3, r1
 800349e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	695a      	ldr	r2, [r3, #20]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	699b      	ldr	r3, [r3, #24]
 80034b2:	431a      	orrs	r2, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	430a      	orrs	r2, r1
 80034ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f042 0201 	orr.w	r2, r2, #1
 80034ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2220      	movs	r2, #32
 80034d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2200      	movs	r2, #0
 80034de:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3710      	adds	r7, #16
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	000186a0 	.word	0x000186a0
 80034f8:	001e847f 	.word	0x001e847f
 80034fc:	003d08ff 	.word	0x003d08ff
 8003500:	431bde83 	.word	0x431bde83
 8003504:	10624dd3 	.word	0x10624dd3

08003508 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b088      	sub	sp, #32
 800350c:	af02      	add	r7, sp, #8
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	4608      	mov	r0, r1
 8003512:	4611      	mov	r1, r2
 8003514:	461a      	mov	r2, r3
 8003516:	4603      	mov	r3, r0
 8003518:	817b      	strh	r3, [r7, #10]
 800351a:	460b      	mov	r3, r1
 800351c:	813b      	strh	r3, [r7, #8]
 800351e:	4613      	mov	r3, r2
 8003520:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003522:	f7ff fb15 	bl	8002b50 <HAL_GetTick>
 8003526:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800352e:	b2db      	uxtb	r3, r3
 8003530:	2b20      	cmp	r3, #32
 8003532:	f040 80d9 	bne.w	80036e8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	9300      	str	r3, [sp, #0]
 800353a:	2319      	movs	r3, #25
 800353c:	2201      	movs	r2, #1
 800353e:	496d      	ldr	r1, [pc, #436]	; (80036f4 <HAL_I2C_Mem_Write+0x1ec>)
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f000 f971 	bl	8003828 <I2C_WaitOnFlagUntilTimeout>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d001      	beq.n	8003550 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800354c:	2302      	movs	r3, #2
 800354e:	e0cc      	b.n	80036ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003556:	2b01      	cmp	r3, #1
 8003558:	d101      	bne.n	800355e <HAL_I2C_Mem_Write+0x56>
 800355a:	2302      	movs	r3, #2
 800355c:	e0c5      	b.n	80036ea <HAL_I2C_Mem_Write+0x1e2>
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2201      	movs	r2, #1
 8003562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0301 	and.w	r3, r3, #1
 8003570:	2b01      	cmp	r3, #1
 8003572:	d007      	beq.n	8003584 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f042 0201 	orr.w	r2, r2, #1
 8003582:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003592:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2221      	movs	r2, #33	; 0x21
 8003598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2240      	movs	r2, #64	; 0x40
 80035a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6a3a      	ldr	r2, [r7, #32]
 80035ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80035b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ba:	b29a      	uxth	r2, r3
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	4a4d      	ldr	r2, [pc, #308]	; (80036f8 <HAL_I2C_Mem_Write+0x1f0>)
 80035c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80035c6:	88f8      	ldrh	r0, [r7, #6]
 80035c8:	893a      	ldrh	r2, [r7, #8]
 80035ca:	8979      	ldrh	r1, [r7, #10]
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	9301      	str	r3, [sp, #4]
 80035d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035d2:	9300      	str	r3, [sp, #0]
 80035d4:	4603      	mov	r3, r0
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 f890 	bl	80036fc <I2C_RequestMemoryWrite>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d052      	beq.n	8003688 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e081      	b.n	80036ea <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035e6:	697a      	ldr	r2, [r7, #20]
 80035e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80035ea:	68f8      	ldr	r0, [r7, #12]
 80035ec:	f000 f9f2 	bl	80039d4 <I2C_WaitOnTXEFlagUntilTimeout>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00d      	beq.n	8003612 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fa:	2b04      	cmp	r3, #4
 80035fc:	d107      	bne.n	800360e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800360c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e06b      	b.n	80036ea <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003616:	781a      	ldrb	r2, [r3, #0]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003622:	1c5a      	adds	r2, r3, #1
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800362c:	3b01      	subs	r3, #1
 800362e:	b29a      	uxth	r2, r3
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003638:	b29b      	uxth	r3, r3
 800363a:	3b01      	subs	r3, #1
 800363c:	b29a      	uxth	r2, r3
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	695b      	ldr	r3, [r3, #20]
 8003648:	f003 0304 	and.w	r3, r3, #4
 800364c:	2b04      	cmp	r3, #4
 800364e:	d11b      	bne.n	8003688 <HAL_I2C_Mem_Write+0x180>
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003654:	2b00      	cmp	r3, #0
 8003656:	d017      	beq.n	8003688 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365c:	781a      	ldrb	r2, [r3, #0]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003668:	1c5a      	adds	r2, r3, #1
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003672:	3b01      	subs	r3, #1
 8003674:	b29a      	uxth	r2, r3
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800367e:	b29b      	uxth	r3, r3
 8003680:	3b01      	subs	r3, #1
 8003682:	b29a      	uxth	r2, r3
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800368c:	2b00      	cmp	r3, #0
 800368e:	d1aa      	bne.n	80035e6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003690:	697a      	ldr	r2, [r7, #20]
 8003692:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003694:	68f8      	ldr	r0, [r7, #12]
 8003696:	f000 f9de 	bl	8003a56 <I2C_WaitOnBTFFlagUntilTimeout>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d00d      	beq.n	80036bc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a4:	2b04      	cmp	r3, #4
 80036a6:	d107      	bne.n	80036b8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036b6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e016      	b.n	80036ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2220      	movs	r2, #32
 80036d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80036e4:	2300      	movs	r3, #0
 80036e6:	e000      	b.n	80036ea <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80036e8:	2302      	movs	r3, #2
  }
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3718      	adds	r7, #24
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	00100002 	.word	0x00100002
 80036f8:	ffff0000 	.word	0xffff0000

080036fc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b088      	sub	sp, #32
 8003700:	af02      	add	r7, sp, #8
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	4608      	mov	r0, r1
 8003706:	4611      	mov	r1, r2
 8003708:	461a      	mov	r2, r3
 800370a:	4603      	mov	r3, r0
 800370c:	817b      	strh	r3, [r7, #10]
 800370e:	460b      	mov	r3, r1
 8003710:	813b      	strh	r3, [r7, #8]
 8003712:	4613      	mov	r3, r2
 8003714:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003724:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003728:	9300      	str	r3, [sp, #0]
 800372a:	6a3b      	ldr	r3, [r7, #32]
 800372c:	2200      	movs	r2, #0
 800372e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f000 f878 	bl	8003828 <I2C_WaitOnFlagUntilTimeout>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d00d      	beq.n	800375a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003748:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800374c:	d103      	bne.n	8003756 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003754:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e05f      	b.n	800381a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800375a:	897b      	ldrh	r3, [r7, #10]
 800375c:	b2db      	uxtb	r3, r3
 800375e:	461a      	mov	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003768:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800376a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376c:	6a3a      	ldr	r2, [r7, #32]
 800376e:	492d      	ldr	r1, [pc, #180]	; (8003824 <I2C_RequestMemoryWrite+0x128>)
 8003770:	68f8      	ldr	r0, [r7, #12]
 8003772:	f000 f8b0 	bl	80038d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d001      	beq.n	8003780 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e04c      	b.n	800381a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003780:	2300      	movs	r3, #0
 8003782:	617b      	str	r3, [r7, #20]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	617b      	str	r3, [r7, #20]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	617b      	str	r3, [r7, #20]
 8003794:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003796:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003798:	6a39      	ldr	r1, [r7, #32]
 800379a:	68f8      	ldr	r0, [r7, #12]
 800379c:	f000 f91a 	bl	80039d4 <I2C_WaitOnTXEFlagUntilTimeout>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00d      	beq.n	80037c2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037aa:	2b04      	cmp	r3, #4
 80037ac:	d107      	bne.n	80037be <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037bc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e02b      	b.n	800381a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80037c2:	88fb      	ldrh	r3, [r7, #6]
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d105      	bne.n	80037d4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037c8:	893b      	ldrh	r3, [r7, #8]
 80037ca:	b2da      	uxtb	r2, r3
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	611a      	str	r2, [r3, #16]
 80037d2:	e021      	b.n	8003818 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80037d4:	893b      	ldrh	r3, [r7, #8]
 80037d6:	0a1b      	lsrs	r3, r3, #8
 80037d8:	b29b      	uxth	r3, r3
 80037da:	b2da      	uxtb	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037e4:	6a39      	ldr	r1, [r7, #32]
 80037e6:	68f8      	ldr	r0, [r7, #12]
 80037e8:	f000 f8f4 	bl	80039d4 <I2C_WaitOnTXEFlagUntilTimeout>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d00d      	beq.n	800380e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f6:	2b04      	cmp	r3, #4
 80037f8:	d107      	bne.n	800380a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003808:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e005      	b.n	800381a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800380e:	893b      	ldrh	r3, [r7, #8]
 8003810:	b2da      	uxtb	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003818:	2300      	movs	r3, #0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3718      	adds	r7, #24
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	00010002 	.word	0x00010002

08003828 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	60b9      	str	r1, [r7, #8]
 8003832:	603b      	str	r3, [r7, #0]
 8003834:	4613      	mov	r3, r2
 8003836:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003838:	e025      	b.n	8003886 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003840:	d021      	beq.n	8003886 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003842:	f7ff f985 	bl	8002b50 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	683a      	ldr	r2, [r7, #0]
 800384e:	429a      	cmp	r2, r3
 8003850:	d302      	bcc.n	8003858 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d116      	bne.n	8003886 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2220      	movs	r2, #32
 8003862:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2200      	movs	r2, #0
 800386a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003872:	f043 0220 	orr.w	r2, r3, #32
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2200      	movs	r2, #0
 800387e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e023      	b.n	80038ce <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	0c1b      	lsrs	r3, r3, #16
 800388a:	b2db      	uxtb	r3, r3
 800388c:	2b01      	cmp	r3, #1
 800388e:	d10d      	bne.n	80038ac <I2C_WaitOnFlagUntilTimeout+0x84>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	695b      	ldr	r3, [r3, #20]
 8003896:	43da      	mvns	r2, r3
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	4013      	ands	r3, r2
 800389c:	b29b      	uxth	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	bf0c      	ite	eq
 80038a2:	2301      	moveq	r3, #1
 80038a4:	2300      	movne	r3, #0
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	461a      	mov	r2, r3
 80038aa:	e00c      	b.n	80038c6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	699b      	ldr	r3, [r3, #24]
 80038b2:	43da      	mvns	r2, r3
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	4013      	ands	r3, r2
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	bf0c      	ite	eq
 80038be:	2301      	moveq	r3, #1
 80038c0:	2300      	movne	r3, #0
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	461a      	mov	r2, r3
 80038c6:	79fb      	ldrb	r3, [r7, #7]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d0b6      	beq.n	800383a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80038cc:	2300      	movs	r3, #0
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3710      	adds	r7, #16
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}

080038d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80038d6:	b580      	push	{r7, lr}
 80038d8:	b084      	sub	sp, #16
 80038da:	af00      	add	r7, sp, #0
 80038dc:	60f8      	str	r0, [r7, #12]
 80038de:	60b9      	str	r1, [r7, #8]
 80038e0:	607a      	str	r2, [r7, #4]
 80038e2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038e4:	e051      	b.n	800398a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	695b      	ldr	r3, [r3, #20]
 80038ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038f4:	d123      	bne.n	800393e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003904:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800390e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2200      	movs	r2, #0
 8003914:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2220      	movs	r2, #32
 800391a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392a:	f043 0204 	orr.w	r2, r3, #4
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2200      	movs	r2, #0
 8003936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e046      	b.n	80039cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003944:	d021      	beq.n	800398a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003946:	f7ff f903 	bl	8002b50 <HAL_GetTick>
 800394a:	4602      	mov	r2, r0
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	429a      	cmp	r2, r3
 8003954:	d302      	bcc.n	800395c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d116      	bne.n	800398a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2200      	movs	r2, #0
 8003960:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2220      	movs	r2, #32
 8003966:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003976:	f043 0220 	orr.w	r2, r3, #32
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e020      	b.n	80039cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	0c1b      	lsrs	r3, r3, #16
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b01      	cmp	r3, #1
 8003992:	d10c      	bne.n	80039ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	695b      	ldr	r3, [r3, #20]
 800399a:	43da      	mvns	r2, r3
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	4013      	ands	r3, r2
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	bf14      	ite	ne
 80039a6:	2301      	movne	r3, #1
 80039a8:	2300      	moveq	r3, #0
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	e00b      	b.n	80039c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	43da      	mvns	r2, r3
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	4013      	ands	r3, r2
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	2b00      	cmp	r3, #0
 80039be:	bf14      	ite	ne
 80039c0:	2301      	movne	r3, #1
 80039c2:	2300      	moveq	r3, #0
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d18d      	bne.n	80038e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80039ca:	2300      	movs	r3, #0
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3710      	adds	r7, #16
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	60f8      	str	r0, [r7, #12]
 80039dc:	60b9      	str	r1, [r7, #8]
 80039de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039e0:	e02d      	b.n	8003a3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039e2:	68f8      	ldr	r0, [r7, #12]
 80039e4:	f000 f878 	bl	8003ad8 <I2C_IsAcknowledgeFailed>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d001      	beq.n	80039f2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e02d      	b.n	8003a4e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f8:	d021      	beq.n	8003a3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039fa:	f7ff f8a9 	bl	8002b50 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	68ba      	ldr	r2, [r7, #8]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d302      	bcc.n	8003a10 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d116      	bne.n	8003a3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2220      	movs	r2, #32
 8003a1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2a:	f043 0220 	orr.w	r2, r3, #32
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e007      	b.n	8003a4e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	695b      	ldr	r3, [r3, #20]
 8003a44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a48:	2b80      	cmp	r3, #128	; 0x80
 8003a4a:	d1ca      	bne.n	80039e2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3710      	adds	r7, #16
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}

08003a56 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a56:	b580      	push	{r7, lr}
 8003a58:	b084      	sub	sp, #16
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	60f8      	str	r0, [r7, #12]
 8003a5e:	60b9      	str	r1, [r7, #8]
 8003a60:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a62:	e02d      	b.n	8003ac0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a64:	68f8      	ldr	r0, [r7, #12]
 8003a66:	f000 f837 	bl	8003ad8 <I2C_IsAcknowledgeFailed>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d001      	beq.n	8003a74 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e02d      	b.n	8003ad0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a7a:	d021      	beq.n	8003ac0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a7c:	f7ff f868 	bl	8002b50 <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	68ba      	ldr	r2, [r7, #8]
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d302      	bcc.n	8003a92 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d116      	bne.n	8003ac0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2200      	movs	r2, #0
 8003a96:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2220      	movs	r2, #32
 8003a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aac:	f043 0220 	orr.w	r2, r3, #32
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e007      	b.n	8003ad0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	f003 0304 	and.w	r3, r3, #4
 8003aca:	2b04      	cmp	r3, #4
 8003acc:	d1ca      	bne.n	8003a64 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3710      	adds	r7, #16
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aee:	d11b      	bne.n	8003b28 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003af8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2200      	movs	r2, #0
 8003afe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2220      	movs	r2, #32
 8003b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b14:	f043 0204 	orr.w	r2, r3, #4
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e000      	b.n	8003b2a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b28:	2300      	movs	r3, #0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	370c      	adds	r7, #12
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr
	...

08003b38 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b086      	sub	sp, #24
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e264      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d075      	beq.n	8003c42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b56:	4ba3      	ldr	r3, [pc, #652]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f003 030c 	and.w	r3, r3, #12
 8003b5e:	2b04      	cmp	r3, #4
 8003b60:	d00c      	beq.n	8003b7c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b62:	4ba0      	ldr	r3, [pc, #640]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b6a:	2b08      	cmp	r3, #8
 8003b6c:	d112      	bne.n	8003b94 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b6e:	4b9d      	ldr	r3, [pc, #628]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b76:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b7a:	d10b      	bne.n	8003b94 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b7c:	4b99      	ldr	r3, [pc, #612]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d05b      	beq.n	8003c40 <HAL_RCC_OscConfig+0x108>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d157      	bne.n	8003c40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e23f      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b9c:	d106      	bne.n	8003bac <HAL_RCC_OscConfig+0x74>
 8003b9e:	4b91      	ldr	r3, [pc, #580]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a90      	ldr	r2, [pc, #576]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003ba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ba8:	6013      	str	r3, [r2, #0]
 8003baa:	e01d      	b.n	8003be8 <HAL_RCC_OscConfig+0xb0>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bb4:	d10c      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x98>
 8003bb6:	4b8b      	ldr	r3, [pc, #556]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a8a      	ldr	r2, [pc, #552]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003bbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bc0:	6013      	str	r3, [r2, #0]
 8003bc2:	4b88      	ldr	r3, [pc, #544]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a87      	ldr	r2, [pc, #540]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003bc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bcc:	6013      	str	r3, [r2, #0]
 8003bce:	e00b      	b.n	8003be8 <HAL_RCC_OscConfig+0xb0>
 8003bd0:	4b84      	ldr	r3, [pc, #528]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a83      	ldr	r2, [pc, #524]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003bd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bda:	6013      	str	r3, [r2, #0]
 8003bdc:	4b81      	ldr	r3, [pc, #516]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a80      	ldr	r2, [pc, #512]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003be2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003be6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d013      	beq.n	8003c18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf0:	f7fe ffae 	bl	8002b50 <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bf6:	e008      	b.n	8003c0a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bf8:	f7fe ffaa 	bl	8002b50 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b64      	cmp	r3, #100	; 0x64
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e204      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c0a:	4b76      	ldr	r3, [pc, #472]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d0f0      	beq.n	8003bf8 <HAL_RCC_OscConfig+0xc0>
 8003c16:	e014      	b.n	8003c42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c18:	f7fe ff9a 	bl	8002b50 <HAL_GetTick>
 8003c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c1e:	e008      	b.n	8003c32 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c20:	f7fe ff96 	bl	8002b50 <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	2b64      	cmp	r3, #100	; 0x64
 8003c2c:	d901      	bls.n	8003c32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e1f0      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c32:	4b6c      	ldr	r3, [pc, #432]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d1f0      	bne.n	8003c20 <HAL_RCC_OscConfig+0xe8>
 8003c3e:	e000      	b.n	8003c42 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d063      	beq.n	8003d16 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c4e:	4b65      	ldr	r3, [pc, #404]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	f003 030c 	and.w	r3, r3, #12
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00b      	beq.n	8003c72 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c5a:	4b62      	ldr	r3, [pc, #392]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c62:	2b08      	cmp	r3, #8
 8003c64:	d11c      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c66:	4b5f      	ldr	r3, [pc, #380]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d116      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c72:	4b5c      	ldr	r3, [pc, #368]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d005      	beq.n	8003c8a <HAL_RCC_OscConfig+0x152>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	68db      	ldr	r3, [r3, #12]
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d001      	beq.n	8003c8a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e1c4      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c8a:	4b56      	ldr	r3, [pc, #344]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	00db      	lsls	r3, r3, #3
 8003c98:	4952      	ldr	r1, [pc, #328]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c9e:	e03a      	b.n	8003d16 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d020      	beq.n	8003cea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ca8:	4b4f      	ldr	r3, [pc, #316]	; (8003de8 <HAL_RCC_OscConfig+0x2b0>)
 8003caa:	2201      	movs	r2, #1
 8003cac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cae:	f7fe ff4f 	bl	8002b50 <HAL_GetTick>
 8003cb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cb4:	e008      	b.n	8003cc8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cb6:	f7fe ff4b 	bl	8002b50 <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d901      	bls.n	8003cc8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003cc4:	2303      	movs	r3, #3
 8003cc6:	e1a5      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cc8:	4b46      	ldr	r3, [pc, #280]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0302 	and.w	r3, r3, #2
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d0f0      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cd4:	4b43      	ldr	r3, [pc, #268]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	691b      	ldr	r3, [r3, #16]
 8003ce0:	00db      	lsls	r3, r3, #3
 8003ce2:	4940      	ldr	r1, [pc, #256]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	600b      	str	r3, [r1, #0]
 8003ce8:	e015      	b.n	8003d16 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cea:	4b3f      	ldr	r3, [pc, #252]	; (8003de8 <HAL_RCC_OscConfig+0x2b0>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf0:	f7fe ff2e 	bl	8002b50 <HAL_GetTick>
 8003cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cf6:	e008      	b.n	8003d0a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cf8:	f7fe ff2a 	bl	8002b50 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d901      	bls.n	8003d0a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e184      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d0a:	4b36      	ldr	r3, [pc, #216]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 0302 	and.w	r3, r3, #2
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1f0      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0308 	and.w	r3, r3, #8
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d030      	beq.n	8003d84 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	695b      	ldr	r3, [r3, #20]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d016      	beq.n	8003d58 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d2a:	4b30      	ldr	r3, [pc, #192]	; (8003dec <HAL_RCC_OscConfig+0x2b4>)
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d30:	f7fe ff0e 	bl	8002b50 <HAL_GetTick>
 8003d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d36:	e008      	b.n	8003d4a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d38:	f7fe ff0a 	bl	8002b50 <HAL_GetTick>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d901      	bls.n	8003d4a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e164      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d4a:	4b26      	ldr	r3, [pc, #152]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003d4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d0f0      	beq.n	8003d38 <HAL_RCC_OscConfig+0x200>
 8003d56:	e015      	b.n	8003d84 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d58:	4b24      	ldr	r3, [pc, #144]	; (8003dec <HAL_RCC_OscConfig+0x2b4>)
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d5e:	f7fe fef7 	bl	8002b50 <HAL_GetTick>
 8003d62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d64:	e008      	b.n	8003d78 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d66:	f7fe fef3 	bl	8002b50 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d901      	bls.n	8003d78 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	e14d      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d78:	4b1a      	ldr	r3, [pc, #104]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003d7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d7c:	f003 0302 	and.w	r3, r3, #2
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d1f0      	bne.n	8003d66 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0304 	and.w	r3, r3, #4
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f000 80a0 	beq.w	8003ed2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d92:	2300      	movs	r3, #0
 8003d94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d96:	4b13      	ldr	r3, [pc, #76]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d10f      	bne.n	8003dc2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003da2:	2300      	movs	r3, #0
 8003da4:	60bb      	str	r3, [r7, #8]
 8003da6:	4b0f      	ldr	r3, [pc, #60]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003daa:	4a0e      	ldr	r2, [pc, #56]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003dac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003db0:	6413      	str	r3, [r2, #64]	; 0x40
 8003db2:	4b0c      	ldr	r3, [pc, #48]	; (8003de4 <HAL_RCC_OscConfig+0x2ac>)
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dba:	60bb      	str	r3, [r7, #8]
 8003dbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dc2:	4b0b      	ldr	r3, [pc, #44]	; (8003df0 <HAL_RCC_OscConfig+0x2b8>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d121      	bne.n	8003e12 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dce:	4b08      	ldr	r3, [pc, #32]	; (8003df0 <HAL_RCC_OscConfig+0x2b8>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a07      	ldr	r2, [pc, #28]	; (8003df0 <HAL_RCC_OscConfig+0x2b8>)
 8003dd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dda:	f7fe feb9 	bl	8002b50 <HAL_GetTick>
 8003dde:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003de0:	e011      	b.n	8003e06 <HAL_RCC_OscConfig+0x2ce>
 8003de2:	bf00      	nop
 8003de4:	40023800 	.word	0x40023800
 8003de8:	42470000 	.word	0x42470000
 8003dec:	42470e80 	.word	0x42470e80
 8003df0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003df4:	f7fe feac 	bl	8002b50 <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e106      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e06:	4b85      	ldr	r3, [pc, #532]	; (800401c <HAL_RCC_OscConfig+0x4e4>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d0f0      	beq.n	8003df4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d106      	bne.n	8003e28 <HAL_RCC_OscConfig+0x2f0>
 8003e1a:	4b81      	ldr	r3, [pc, #516]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e1e:	4a80      	ldr	r2, [pc, #512]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003e20:	f043 0301 	orr.w	r3, r3, #1
 8003e24:	6713      	str	r3, [r2, #112]	; 0x70
 8003e26:	e01c      	b.n	8003e62 <HAL_RCC_OscConfig+0x32a>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	2b05      	cmp	r3, #5
 8003e2e:	d10c      	bne.n	8003e4a <HAL_RCC_OscConfig+0x312>
 8003e30:	4b7b      	ldr	r3, [pc, #492]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003e32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e34:	4a7a      	ldr	r2, [pc, #488]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003e36:	f043 0304 	orr.w	r3, r3, #4
 8003e3a:	6713      	str	r3, [r2, #112]	; 0x70
 8003e3c:	4b78      	ldr	r3, [pc, #480]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003e3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e40:	4a77      	ldr	r2, [pc, #476]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003e42:	f043 0301 	orr.w	r3, r3, #1
 8003e46:	6713      	str	r3, [r2, #112]	; 0x70
 8003e48:	e00b      	b.n	8003e62 <HAL_RCC_OscConfig+0x32a>
 8003e4a:	4b75      	ldr	r3, [pc, #468]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003e4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e4e:	4a74      	ldr	r2, [pc, #464]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003e50:	f023 0301 	bic.w	r3, r3, #1
 8003e54:	6713      	str	r3, [r2, #112]	; 0x70
 8003e56:	4b72      	ldr	r3, [pc, #456]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e5a:	4a71      	ldr	r2, [pc, #452]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003e5c:	f023 0304 	bic.w	r3, r3, #4
 8003e60:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d015      	beq.n	8003e96 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e6a:	f7fe fe71 	bl	8002b50 <HAL_GetTick>
 8003e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e70:	e00a      	b.n	8003e88 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e72:	f7fe fe6d 	bl	8002b50 <HAL_GetTick>
 8003e76:	4602      	mov	r2, r0
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	1ad3      	subs	r3, r2, r3
 8003e7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d901      	bls.n	8003e88 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e0c5      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e88:	4b65      	ldr	r3, [pc, #404]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003e8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e8c:	f003 0302 	and.w	r3, r3, #2
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d0ee      	beq.n	8003e72 <HAL_RCC_OscConfig+0x33a>
 8003e94:	e014      	b.n	8003ec0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e96:	f7fe fe5b 	bl	8002b50 <HAL_GetTick>
 8003e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e9c:	e00a      	b.n	8003eb4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e9e:	f7fe fe57 	bl	8002b50 <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d901      	bls.n	8003eb4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e0af      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eb4:	4b5a      	ldr	r3, [pc, #360]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003eb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d1ee      	bne.n	8003e9e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ec0:	7dfb      	ldrb	r3, [r7, #23]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d105      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ec6:	4b56      	ldr	r3, [pc, #344]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eca:	4a55      	ldr	r2, [pc, #340]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003ecc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ed0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	f000 809b 	beq.w	8004012 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003edc:	4b50      	ldr	r3, [pc, #320]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f003 030c 	and.w	r3, r3, #12
 8003ee4:	2b08      	cmp	r3, #8
 8003ee6:	d05c      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	699b      	ldr	r3, [r3, #24]
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d141      	bne.n	8003f74 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ef0:	4b4c      	ldr	r3, [pc, #304]	; (8004024 <HAL_RCC_OscConfig+0x4ec>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef6:	f7fe fe2b 	bl	8002b50 <HAL_GetTick>
 8003efa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003efc:	e008      	b.n	8003f10 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003efe:	f7fe fe27 	bl	8002b50 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d901      	bls.n	8003f10 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e081      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f10:	4b43      	ldr	r3, [pc, #268]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1f0      	bne.n	8003efe <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	69da      	ldr	r2, [r3, #28]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a1b      	ldr	r3, [r3, #32]
 8003f24:	431a      	orrs	r2, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2a:	019b      	lsls	r3, r3, #6
 8003f2c:	431a      	orrs	r2, r3
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f32:	085b      	lsrs	r3, r3, #1
 8003f34:	3b01      	subs	r3, #1
 8003f36:	041b      	lsls	r3, r3, #16
 8003f38:	431a      	orrs	r2, r3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f3e:	061b      	lsls	r3, r3, #24
 8003f40:	4937      	ldr	r1, [pc, #220]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003f42:	4313      	orrs	r3, r2
 8003f44:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f46:	4b37      	ldr	r3, [pc, #220]	; (8004024 <HAL_RCC_OscConfig+0x4ec>)
 8003f48:	2201      	movs	r2, #1
 8003f4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f4c:	f7fe fe00 	bl	8002b50 <HAL_GetTick>
 8003f50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f52:	e008      	b.n	8003f66 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f54:	f7fe fdfc 	bl	8002b50 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d901      	bls.n	8003f66 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e056      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f66:	4b2e      	ldr	r3, [pc, #184]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d0f0      	beq.n	8003f54 <HAL_RCC_OscConfig+0x41c>
 8003f72:	e04e      	b.n	8004012 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f74:	4b2b      	ldr	r3, [pc, #172]	; (8004024 <HAL_RCC_OscConfig+0x4ec>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f7a:	f7fe fde9 	bl	8002b50 <HAL_GetTick>
 8003f7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f80:	e008      	b.n	8003f94 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f82:	f7fe fde5 	bl	8002b50 <HAL_GetTick>
 8003f86:	4602      	mov	r2, r0
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d901      	bls.n	8003f94 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e03f      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f94:	4b22      	ldr	r3, [pc, #136]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1f0      	bne.n	8003f82 <HAL_RCC_OscConfig+0x44a>
 8003fa0:	e037      	b.n	8004012 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d101      	bne.n	8003fae <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e032      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fae:	4b1c      	ldr	r3, [pc, #112]	; (8004020 <HAL_RCC_OscConfig+0x4e8>)
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d028      	beq.n	800400e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d121      	bne.n	800400e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d11a      	bne.n	800400e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fd8:	68fa      	ldr	r2, [r7, #12]
 8003fda:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003fde:	4013      	ands	r3, r2
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003fe4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d111      	bne.n	800400e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff4:	085b      	lsrs	r3, r3, #1
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d107      	bne.n	800400e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004008:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800400a:	429a      	cmp	r2, r3
 800400c:	d001      	beq.n	8004012 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e000      	b.n	8004014 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004012:	2300      	movs	r3, #0
}
 8004014:	4618      	mov	r0, r3
 8004016:	3718      	adds	r7, #24
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}
 800401c:	40007000 	.word	0x40007000
 8004020:	40023800 	.word	0x40023800
 8004024:	42470060 	.word	0x42470060

08004028 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d101      	bne.n	800403c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e0cc      	b.n	80041d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800403c:	4b68      	ldr	r3, [pc, #416]	; (80041e0 <HAL_RCC_ClockConfig+0x1b8>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0307 	and.w	r3, r3, #7
 8004044:	683a      	ldr	r2, [r7, #0]
 8004046:	429a      	cmp	r2, r3
 8004048:	d90c      	bls.n	8004064 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800404a:	4b65      	ldr	r3, [pc, #404]	; (80041e0 <HAL_RCC_ClockConfig+0x1b8>)
 800404c:	683a      	ldr	r2, [r7, #0]
 800404e:	b2d2      	uxtb	r2, r2
 8004050:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004052:	4b63      	ldr	r3, [pc, #396]	; (80041e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 0307 	and.w	r3, r3, #7
 800405a:	683a      	ldr	r2, [r7, #0]
 800405c:	429a      	cmp	r2, r3
 800405e:	d001      	beq.n	8004064 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e0b8      	b.n	80041d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0302 	and.w	r3, r3, #2
 800406c:	2b00      	cmp	r3, #0
 800406e:	d020      	beq.n	80040b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0304 	and.w	r3, r3, #4
 8004078:	2b00      	cmp	r3, #0
 800407a:	d005      	beq.n	8004088 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800407c:	4b59      	ldr	r3, [pc, #356]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	4a58      	ldr	r2, [pc, #352]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004082:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004086:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0308 	and.w	r3, r3, #8
 8004090:	2b00      	cmp	r3, #0
 8004092:	d005      	beq.n	80040a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004094:	4b53      	ldr	r3, [pc, #332]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	4a52      	ldr	r2, [pc, #328]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 800409a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800409e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040a0:	4b50      	ldr	r3, [pc, #320]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	494d      	ldr	r1, [pc, #308]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0301 	and.w	r3, r3, #1
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d044      	beq.n	8004148 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d107      	bne.n	80040d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040c6:	4b47      	ldr	r3, [pc, #284]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d119      	bne.n	8004106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e07f      	b.n	80041d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d003      	beq.n	80040e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040e2:	2b03      	cmp	r3, #3
 80040e4:	d107      	bne.n	80040f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040e6:	4b3f      	ldr	r3, [pc, #252]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d109      	bne.n	8004106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e06f      	b.n	80041d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040f6:	4b3b      	ldr	r3, [pc, #236]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d101      	bne.n	8004106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e067      	b.n	80041d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004106:	4b37      	ldr	r3, [pc, #220]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	f023 0203 	bic.w	r2, r3, #3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	4934      	ldr	r1, [pc, #208]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004114:	4313      	orrs	r3, r2
 8004116:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004118:	f7fe fd1a 	bl	8002b50 <HAL_GetTick>
 800411c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800411e:	e00a      	b.n	8004136 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004120:	f7fe fd16 	bl	8002b50 <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	f241 3288 	movw	r2, #5000	; 0x1388
 800412e:	4293      	cmp	r3, r2
 8004130:	d901      	bls.n	8004136 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e04f      	b.n	80041d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004136:	4b2b      	ldr	r3, [pc, #172]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f003 020c 	and.w	r2, r3, #12
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	429a      	cmp	r2, r3
 8004146:	d1eb      	bne.n	8004120 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004148:	4b25      	ldr	r3, [pc, #148]	; (80041e0 <HAL_RCC_ClockConfig+0x1b8>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0307 	and.w	r3, r3, #7
 8004150:	683a      	ldr	r2, [r7, #0]
 8004152:	429a      	cmp	r2, r3
 8004154:	d20c      	bcs.n	8004170 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004156:	4b22      	ldr	r3, [pc, #136]	; (80041e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004158:	683a      	ldr	r2, [r7, #0]
 800415a:	b2d2      	uxtb	r2, r2
 800415c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800415e:	4b20      	ldr	r3, [pc, #128]	; (80041e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0307 	and.w	r3, r3, #7
 8004166:	683a      	ldr	r2, [r7, #0]
 8004168:	429a      	cmp	r2, r3
 800416a:	d001      	beq.n	8004170 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e032      	b.n	80041d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0304 	and.w	r3, r3, #4
 8004178:	2b00      	cmp	r3, #0
 800417a:	d008      	beq.n	800418e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800417c:	4b19      	ldr	r3, [pc, #100]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	4916      	ldr	r1, [pc, #88]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 800418a:	4313      	orrs	r3, r2
 800418c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0308 	and.w	r3, r3, #8
 8004196:	2b00      	cmp	r3, #0
 8004198:	d009      	beq.n	80041ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800419a:	4b12      	ldr	r3, [pc, #72]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	691b      	ldr	r3, [r3, #16]
 80041a6:	00db      	lsls	r3, r3, #3
 80041a8:	490e      	ldr	r1, [pc, #56]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80041ae:	f000 f821 	bl	80041f4 <HAL_RCC_GetSysClockFreq>
 80041b2:	4602      	mov	r2, r0
 80041b4:	4b0b      	ldr	r3, [pc, #44]	; (80041e4 <HAL_RCC_ClockConfig+0x1bc>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	091b      	lsrs	r3, r3, #4
 80041ba:	f003 030f 	and.w	r3, r3, #15
 80041be:	490a      	ldr	r1, [pc, #40]	; (80041e8 <HAL_RCC_ClockConfig+0x1c0>)
 80041c0:	5ccb      	ldrb	r3, [r1, r3]
 80041c2:	fa22 f303 	lsr.w	r3, r2, r3
 80041c6:	4a09      	ldr	r2, [pc, #36]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 80041c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80041ca:	4b09      	ldr	r3, [pc, #36]	; (80041f0 <HAL_RCC_ClockConfig+0x1c8>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4618      	mov	r0, r3
 80041d0:	f7fe fc7a 	bl	8002ac8 <HAL_InitTick>

  return HAL_OK;
 80041d4:	2300      	movs	r3, #0
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3710      	adds	r7, #16
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	40023c00 	.word	0x40023c00
 80041e4:	40023800 	.word	0x40023800
 80041e8:	0800a02c 	.word	0x0800a02c
 80041ec:	20000008 	.word	0x20000008
 80041f0:	20000078 	.word	0x20000078

080041f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041f4:	b5b0      	push	{r4, r5, r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80041fa:	2100      	movs	r1, #0
 80041fc:	6079      	str	r1, [r7, #4]
 80041fe:	2100      	movs	r1, #0
 8004200:	60f9      	str	r1, [r7, #12]
 8004202:	2100      	movs	r1, #0
 8004204:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004206:	2100      	movs	r1, #0
 8004208:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800420a:	4952      	ldr	r1, [pc, #328]	; (8004354 <HAL_RCC_GetSysClockFreq+0x160>)
 800420c:	6889      	ldr	r1, [r1, #8]
 800420e:	f001 010c 	and.w	r1, r1, #12
 8004212:	2908      	cmp	r1, #8
 8004214:	d00d      	beq.n	8004232 <HAL_RCC_GetSysClockFreq+0x3e>
 8004216:	2908      	cmp	r1, #8
 8004218:	f200 8094 	bhi.w	8004344 <HAL_RCC_GetSysClockFreq+0x150>
 800421c:	2900      	cmp	r1, #0
 800421e:	d002      	beq.n	8004226 <HAL_RCC_GetSysClockFreq+0x32>
 8004220:	2904      	cmp	r1, #4
 8004222:	d003      	beq.n	800422c <HAL_RCC_GetSysClockFreq+0x38>
 8004224:	e08e      	b.n	8004344 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004226:	4b4c      	ldr	r3, [pc, #304]	; (8004358 <HAL_RCC_GetSysClockFreq+0x164>)
 8004228:	60bb      	str	r3, [r7, #8]
       break;
 800422a:	e08e      	b.n	800434a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800422c:	4b4b      	ldr	r3, [pc, #300]	; (800435c <HAL_RCC_GetSysClockFreq+0x168>)
 800422e:	60bb      	str	r3, [r7, #8]
      break;
 8004230:	e08b      	b.n	800434a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004232:	4948      	ldr	r1, [pc, #288]	; (8004354 <HAL_RCC_GetSysClockFreq+0x160>)
 8004234:	6849      	ldr	r1, [r1, #4]
 8004236:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800423a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800423c:	4945      	ldr	r1, [pc, #276]	; (8004354 <HAL_RCC_GetSysClockFreq+0x160>)
 800423e:	6849      	ldr	r1, [r1, #4]
 8004240:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004244:	2900      	cmp	r1, #0
 8004246:	d024      	beq.n	8004292 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004248:	4942      	ldr	r1, [pc, #264]	; (8004354 <HAL_RCC_GetSysClockFreq+0x160>)
 800424a:	6849      	ldr	r1, [r1, #4]
 800424c:	0989      	lsrs	r1, r1, #6
 800424e:	4608      	mov	r0, r1
 8004250:	f04f 0100 	mov.w	r1, #0
 8004254:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004258:	f04f 0500 	mov.w	r5, #0
 800425c:	ea00 0204 	and.w	r2, r0, r4
 8004260:	ea01 0305 	and.w	r3, r1, r5
 8004264:	493d      	ldr	r1, [pc, #244]	; (800435c <HAL_RCC_GetSysClockFreq+0x168>)
 8004266:	fb01 f003 	mul.w	r0, r1, r3
 800426a:	2100      	movs	r1, #0
 800426c:	fb01 f102 	mul.w	r1, r1, r2
 8004270:	1844      	adds	r4, r0, r1
 8004272:	493a      	ldr	r1, [pc, #232]	; (800435c <HAL_RCC_GetSysClockFreq+0x168>)
 8004274:	fba2 0101 	umull	r0, r1, r2, r1
 8004278:	1863      	adds	r3, r4, r1
 800427a:	4619      	mov	r1, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	461a      	mov	r2, r3
 8004280:	f04f 0300 	mov.w	r3, #0
 8004284:	f7fc fd08 	bl	8000c98 <__aeabi_uldivmod>
 8004288:	4602      	mov	r2, r0
 800428a:	460b      	mov	r3, r1
 800428c:	4613      	mov	r3, r2
 800428e:	60fb      	str	r3, [r7, #12]
 8004290:	e04a      	b.n	8004328 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004292:	4b30      	ldr	r3, [pc, #192]	; (8004354 <HAL_RCC_GetSysClockFreq+0x160>)
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	099b      	lsrs	r3, r3, #6
 8004298:	461a      	mov	r2, r3
 800429a:	f04f 0300 	mov.w	r3, #0
 800429e:	f240 10ff 	movw	r0, #511	; 0x1ff
 80042a2:	f04f 0100 	mov.w	r1, #0
 80042a6:	ea02 0400 	and.w	r4, r2, r0
 80042aa:	ea03 0501 	and.w	r5, r3, r1
 80042ae:	4620      	mov	r0, r4
 80042b0:	4629      	mov	r1, r5
 80042b2:	f04f 0200 	mov.w	r2, #0
 80042b6:	f04f 0300 	mov.w	r3, #0
 80042ba:	014b      	lsls	r3, r1, #5
 80042bc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80042c0:	0142      	lsls	r2, r0, #5
 80042c2:	4610      	mov	r0, r2
 80042c4:	4619      	mov	r1, r3
 80042c6:	1b00      	subs	r0, r0, r4
 80042c8:	eb61 0105 	sbc.w	r1, r1, r5
 80042cc:	f04f 0200 	mov.w	r2, #0
 80042d0:	f04f 0300 	mov.w	r3, #0
 80042d4:	018b      	lsls	r3, r1, #6
 80042d6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80042da:	0182      	lsls	r2, r0, #6
 80042dc:	1a12      	subs	r2, r2, r0
 80042de:	eb63 0301 	sbc.w	r3, r3, r1
 80042e2:	f04f 0000 	mov.w	r0, #0
 80042e6:	f04f 0100 	mov.w	r1, #0
 80042ea:	00d9      	lsls	r1, r3, #3
 80042ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80042f0:	00d0      	lsls	r0, r2, #3
 80042f2:	4602      	mov	r2, r0
 80042f4:	460b      	mov	r3, r1
 80042f6:	1912      	adds	r2, r2, r4
 80042f8:	eb45 0303 	adc.w	r3, r5, r3
 80042fc:	f04f 0000 	mov.w	r0, #0
 8004300:	f04f 0100 	mov.w	r1, #0
 8004304:	0299      	lsls	r1, r3, #10
 8004306:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800430a:	0290      	lsls	r0, r2, #10
 800430c:	4602      	mov	r2, r0
 800430e:	460b      	mov	r3, r1
 8004310:	4610      	mov	r0, r2
 8004312:	4619      	mov	r1, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	461a      	mov	r2, r3
 8004318:	f04f 0300 	mov.w	r3, #0
 800431c:	f7fc fcbc 	bl	8000c98 <__aeabi_uldivmod>
 8004320:	4602      	mov	r2, r0
 8004322:	460b      	mov	r3, r1
 8004324:	4613      	mov	r3, r2
 8004326:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004328:	4b0a      	ldr	r3, [pc, #40]	; (8004354 <HAL_RCC_GetSysClockFreq+0x160>)
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	0c1b      	lsrs	r3, r3, #16
 800432e:	f003 0303 	and.w	r3, r3, #3
 8004332:	3301      	adds	r3, #1
 8004334:	005b      	lsls	r3, r3, #1
 8004336:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004338:	68fa      	ldr	r2, [r7, #12]
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004340:	60bb      	str	r3, [r7, #8]
      break;
 8004342:	e002      	b.n	800434a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004344:	4b04      	ldr	r3, [pc, #16]	; (8004358 <HAL_RCC_GetSysClockFreq+0x164>)
 8004346:	60bb      	str	r3, [r7, #8]
      break;
 8004348:	bf00      	nop
    }
  }
  return sysclockfreq;
 800434a:	68bb      	ldr	r3, [r7, #8]
}
 800434c:	4618      	mov	r0, r3
 800434e:	3710      	adds	r7, #16
 8004350:	46bd      	mov	sp, r7
 8004352:	bdb0      	pop	{r4, r5, r7, pc}
 8004354:	40023800 	.word	0x40023800
 8004358:	00f42400 	.word	0x00f42400
 800435c:	017d7840 	.word	0x017d7840

08004360 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004360:	b480      	push	{r7}
 8004362:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004364:	4b03      	ldr	r3, [pc, #12]	; (8004374 <HAL_RCC_GetHCLKFreq+0x14>)
 8004366:	681b      	ldr	r3, [r3, #0]
}
 8004368:	4618      	mov	r0, r3
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr
 8004372:	bf00      	nop
 8004374:	20000008 	.word	0x20000008

08004378 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800437c:	f7ff fff0 	bl	8004360 <HAL_RCC_GetHCLKFreq>
 8004380:	4602      	mov	r2, r0
 8004382:	4b05      	ldr	r3, [pc, #20]	; (8004398 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	0a9b      	lsrs	r3, r3, #10
 8004388:	f003 0307 	and.w	r3, r3, #7
 800438c:	4903      	ldr	r1, [pc, #12]	; (800439c <HAL_RCC_GetPCLK1Freq+0x24>)
 800438e:	5ccb      	ldrb	r3, [r1, r3]
 8004390:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004394:	4618      	mov	r0, r3
 8004396:	bd80      	pop	{r7, pc}
 8004398:	40023800 	.word	0x40023800
 800439c:	0800a03c 	.word	0x0800a03c

080043a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d101      	bne.n	80043b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e07b      	b.n	80044aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d108      	bne.n	80043cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043c2:	d009      	beq.n	80043d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	61da      	str	r2, [r3, #28]
 80043ca:	e005      	b.n	80043d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2200      	movs	r2, #0
 80043d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d106      	bne.n	80043f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f7fd fb9e 	bl	8001b34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2202      	movs	r2, #2
 80043fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800440e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004420:	431a      	orrs	r2, r3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800442a:	431a      	orrs	r2, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	431a      	orrs	r2, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	f003 0301 	and.w	r3, r3, #1
 800443e:	431a      	orrs	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004448:	431a      	orrs	r2, r3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	69db      	ldr	r3, [r3, #28]
 800444e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004452:	431a      	orrs	r2, r3
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6a1b      	ldr	r3, [r3, #32]
 8004458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800445c:	ea42 0103 	orr.w	r1, r2, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004464:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	430a      	orrs	r2, r1
 800446e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	699b      	ldr	r3, [r3, #24]
 8004474:	0c1b      	lsrs	r3, r3, #16
 8004476:	f003 0104 	and.w	r1, r3, #4
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447e:	f003 0210 	and.w	r2, r3, #16
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	430a      	orrs	r2, r1
 8004488:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	69da      	ldr	r2, [r3, #28]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004498:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3708      	adds	r7, #8
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}

080044b2 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80044b2:	b580      	push	{r7, lr}
 80044b4:	b082      	sub	sp, #8
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d101      	bne.n	80044c4 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e01a      	b.n	80044fa <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2202      	movs	r2, #2
 80044c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044da:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f7fd fb71 	bl	8001bc4 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3708      	adds	r7, #8
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}

08004502 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004502:	b580      	push	{r7, lr}
 8004504:	b08c      	sub	sp, #48	; 0x30
 8004506:	af00      	add	r7, sp, #0
 8004508:	60f8      	str	r0, [r7, #12]
 800450a:	60b9      	str	r1, [r7, #8]
 800450c:	607a      	str	r2, [r7, #4]
 800450e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004510:	2301      	movs	r3, #1
 8004512:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004514:	2300      	movs	r3, #0
 8004516:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004520:	2b01      	cmp	r3, #1
 8004522:	d101      	bne.n	8004528 <HAL_SPI_TransmitReceive+0x26>
 8004524:	2302      	movs	r3, #2
 8004526:	e18a      	b.n	800483e <HAL_SPI_TransmitReceive+0x33c>
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004530:	f7fe fb0e 	bl	8002b50 <HAL_GetTick>
 8004534:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800453c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004546:	887b      	ldrh	r3, [r7, #2]
 8004548:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800454a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800454e:	2b01      	cmp	r3, #1
 8004550:	d00f      	beq.n	8004572 <HAL_SPI_TransmitReceive+0x70>
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004558:	d107      	bne.n	800456a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d103      	bne.n	800456a <HAL_SPI_TransmitReceive+0x68>
 8004562:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004566:	2b04      	cmp	r3, #4
 8004568:	d003      	beq.n	8004572 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800456a:	2302      	movs	r3, #2
 800456c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004570:	e15b      	b.n	800482a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d005      	beq.n	8004584 <HAL_SPI_TransmitReceive+0x82>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d002      	beq.n	8004584 <HAL_SPI_TransmitReceive+0x82>
 800457e:	887b      	ldrh	r3, [r7, #2]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d103      	bne.n	800458c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800458a:	e14e      	b.n	800482a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004592:	b2db      	uxtb	r3, r3
 8004594:	2b04      	cmp	r3, #4
 8004596:	d003      	beq.n	80045a0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2205      	movs	r2, #5
 800459c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2200      	movs	r2, #0
 80045a4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	887a      	ldrh	r2, [r7, #2]
 80045b0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	887a      	ldrh	r2, [r7, #2]
 80045b6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	68ba      	ldr	r2, [r7, #8]
 80045bc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	887a      	ldrh	r2, [r7, #2]
 80045c2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	887a      	ldrh	r2, [r7, #2]
 80045c8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2200      	movs	r2, #0
 80045ce:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2200      	movs	r2, #0
 80045d4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045e0:	2b40      	cmp	r3, #64	; 0x40
 80045e2:	d007      	beq.n	80045f4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045fc:	d178      	bne.n	80046f0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d002      	beq.n	800460c <HAL_SPI_TransmitReceive+0x10a>
 8004606:	8b7b      	ldrh	r3, [r7, #26]
 8004608:	2b01      	cmp	r3, #1
 800460a:	d166      	bne.n	80046da <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004610:	881a      	ldrh	r2, [r3, #0]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800461c:	1c9a      	adds	r2, r3, #2
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004626:	b29b      	uxth	r3, r3
 8004628:	3b01      	subs	r3, #1
 800462a:	b29a      	uxth	r2, r3
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004630:	e053      	b.n	80046da <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f003 0302 	and.w	r3, r3, #2
 800463c:	2b02      	cmp	r3, #2
 800463e:	d11b      	bne.n	8004678 <HAL_SPI_TransmitReceive+0x176>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004644:	b29b      	uxth	r3, r3
 8004646:	2b00      	cmp	r3, #0
 8004648:	d016      	beq.n	8004678 <HAL_SPI_TransmitReceive+0x176>
 800464a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800464c:	2b01      	cmp	r3, #1
 800464e:	d113      	bne.n	8004678 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004654:	881a      	ldrh	r2, [r3, #0]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004660:	1c9a      	adds	r2, r3, #2
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800466a:	b29b      	uxth	r3, r3
 800466c:	3b01      	subs	r3, #1
 800466e:	b29a      	uxth	r2, r3
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004674:	2300      	movs	r3, #0
 8004676:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f003 0301 	and.w	r3, r3, #1
 8004682:	2b01      	cmp	r3, #1
 8004684:	d119      	bne.n	80046ba <HAL_SPI_TransmitReceive+0x1b8>
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800468a:	b29b      	uxth	r3, r3
 800468c:	2b00      	cmp	r3, #0
 800468e:	d014      	beq.n	80046ba <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	68da      	ldr	r2, [r3, #12]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469a:	b292      	uxth	r2, r2
 800469c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046a2:	1c9a      	adds	r2, r3, #2
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	3b01      	subs	r3, #1
 80046b0:	b29a      	uxth	r2, r3
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80046b6:	2301      	movs	r3, #1
 80046b8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80046ba:	f7fe fa49 	bl	8002b50 <HAL_GetTick>
 80046be:	4602      	mov	r2, r0
 80046c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d807      	bhi.n	80046da <HAL_SPI_TransmitReceive+0x1d8>
 80046ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d0:	d003      	beq.n	80046da <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80046d8:	e0a7      	b.n	800482a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046de:	b29b      	uxth	r3, r3
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d1a6      	bne.n	8004632 <HAL_SPI_TransmitReceive+0x130>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1a1      	bne.n	8004632 <HAL_SPI_TransmitReceive+0x130>
 80046ee:	e07c      	b.n	80047ea <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d002      	beq.n	80046fe <HAL_SPI_TransmitReceive+0x1fc>
 80046f8:	8b7b      	ldrh	r3, [r7, #26]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d16b      	bne.n	80047d6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	330c      	adds	r3, #12
 8004708:	7812      	ldrb	r2, [r2, #0]
 800470a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004710:	1c5a      	adds	r2, r3, #1
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800471a:	b29b      	uxth	r3, r3
 800471c:	3b01      	subs	r3, #1
 800471e:	b29a      	uxth	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004724:	e057      	b.n	80047d6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f003 0302 	and.w	r3, r3, #2
 8004730:	2b02      	cmp	r3, #2
 8004732:	d11c      	bne.n	800476e <HAL_SPI_TransmitReceive+0x26c>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004738:	b29b      	uxth	r3, r3
 800473a:	2b00      	cmp	r3, #0
 800473c:	d017      	beq.n	800476e <HAL_SPI_TransmitReceive+0x26c>
 800473e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004740:	2b01      	cmp	r3, #1
 8004742:	d114      	bne.n	800476e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	330c      	adds	r3, #12
 800474e:	7812      	ldrb	r2, [r2, #0]
 8004750:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004756:	1c5a      	adds	r2, r3, #1
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004760:	b29b      	uxth	r3, r3
 8004762:	3b01      	subs	r3, #1
 8004764:	b29a      	uxth	r2, r3
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800476a:	2300      	movs	r3, #0
 800476c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	f003 0301 	and.w	r3, r3, #1
 8004778:	2b01      	cmp	r3, #1
 800477a:	d119      	bne.n	80047b0 <HAL_SPI_TransmitReceive+0x2ae>
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004780:	b29b      	uxth	r3, r3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d014      	beq.n	80047b0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	68da      	ldr	r2, [r3, #12]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004790:	b2d2      	uxtb	r2, r2
 8004792:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004798:	1c5a      	adds	r2, r3, #1
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	3b01      	subs	r3, #1
 80047a6:	b29a      	uxth	r2, r3
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047ac:	2301      	movs	r3, #1
 80047ae:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80047b0:	f7fe f9ce 	bl	8002b50 <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047bc:	429a      	cmp	r2, r3
 80047be:	d803      	bhi.n	80047c8 <HAL_SPI_TransmitReceive+0x2c6>
 80047c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c6:	d102      	bne.n	80047ce <HAL_SPI_TransmitReceive+0x2cc>
 80047c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d103      	bne.n	80047d6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80047d4:	e029      	b.n	800482a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047da:	b29b      	uxth	r3, r3
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d1a2      	bne.n	8004726 <HAL_SPI_TransmitReceive+0x224>
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d19d      	bne.n	8004726 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047ec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80047ee:	68f8      	ldr	r0, [r7, #12]
 80047f0:	f000 f8c0 	bl	8004974 <SPI_EndRxTxTransaction>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d006      	beq.n	8004808 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2220      	movs	r2, #32
 8004804:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004806:	e010      	b.n	800482a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d10b      	bne.n	8004828 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004810:	2300      	movs	r3, #0
 8004812:	617b      	str	r3, [r7, #20]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	617b      	str	r3, [r7, #20]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	617b      	str	r3, [r7, #20]
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	e000      	b.n	800482a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004828:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2201      	movs	r2, #1
 800482e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800483a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800483e:	4618      	mov	r0, r3
 8004840:	3730      	adds	r7, #48	; 0x30
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}

08004846 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004846:	b480      	push	{r7}
 8004848:	b083      	sub	sp, #12
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004854:	b2db      	uxtb	r3, r3
}
 8004856:	4618      	mov	r0, r3
 8004858:	370c      	adds	r7, #12
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
	...

08004864 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b088      	sub	sp, #32
 8004868:	af00      	add	r7, sp, #0
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	603b      	str	r3, [r7, #0]
 8004870:	4613      	mov	r3, r2
 8004872:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004874:	f7fe f96c 	bl	8002b50 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800487c:	1a9b      	subs	r3, r3, r2
 800487e:	683a      	ldr	r2, [r7, #0]
 8004880:	4413      	add	r3, r2
 8004882:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004884:	f7fe f964 	bl	8002b50 <HAL_GetTick>
 8004888:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800488a:	4b39      	ldr	r3, [pc, #228]	; (8004970 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	015b      	lsls	r3, r3, #5
 8004890:	0d1b      	lsrs	r3, r3, #20
 8004892:	69fa      	ldr	r2, [r7, #28]
 8004894:	fb02 f303 	mul.w	r3, r2, r3
 8004898:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800489a:	e054      	b.n	8004946 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a2:	d050      	beq.n	8004946 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80048a4:	f7fe f954 	bl	8002b50 <HAL_GetTick>
 80048a8:	4602      	mov	r2, r0
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	69fa      	ldr	r2, [r7, #28]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d902      	bls.n	80048ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d13d      	bne.n	8004936 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	685a      	ldr	r2, [r3, #4]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80048c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048d2:	d111      	bne.n	80048f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048dc:	d004      	beq.n	80048e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048e6:	d107      	bne.n	80048f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004900:	d10f      	bne.n	8004922 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004910:	601a      	str	r2, [r3, #0]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004920:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2201      	movs	r2, #1
 8004926:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2200      	movs	r2, #0
 800492e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e017      	b.n	8004966 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d101      	bne.n	8004940 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800493c:	2300      	movs	r3, #0
 800493e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	3b01      	subs	r3, #1
 8004944:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	689a      	ldr	r2, [r3, #8]
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	4013      	ands	r3, r2
 8004950:	68ba      	ldr	r2, [r7, #8]
 8004952:	429a      	cmp	r2, r3
 8004954:	bf0c      	ite	eq
 8004956:	2301      	moveq	r3, #1
 8004958:	2300      	movne	r3, #0
 800495a:	b2db      	uxtb	r3, r3
 800495c:	461a      	mov	r2, r3
 800495e:	79fb      	ldrb	r3, [r7, #7]
 8004960:	429a      	cmp	r2, r3
 8004962:	d19b      	bne.n	800489c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	3720      	adds	r7, #32
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
 800496e:	bf00      	nop
 8004970:	20000008 	.word	0x20000008

08004974 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b088      	sub	sp, #32
 8004978:	af02      	add	r7, sp, #8
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004980:	4b1b      	ldr	r3, [pc, #108]	; (80049f0 <SPI_EndRxTxTransaction+0x7c>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a1b      	ldr	r2, [pc, #108]	; (80049f4 <SPI_EndRxTxTransaction+0x80>)
 8004986:	fba2 2303 	umull	r2, r3, r2, r3
 800498a:	0d5b      	lsrs	r3, r3, #21
 800498c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004990:	fb02 f303 	mul.w	r3, r2, r3
 8004994:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800499e:	d112      	bne.n	80049c6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	9300      	str	r3, [sp, #0]
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	2200      	movs	r2, #0
 80049a8:	2180      	movs	r1, #128	; 0x80
 80049aa:	68f8      	ldr	r0, [r7, #12]
 80049ac:	f7ff ff5a 	bl	8004864 <SPI_WaitFlagStateUntilTimeout>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d016      	beq.n	80049e4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049ba:	f043 0220 	orr.w	r2, r3, #32
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e00f      	b.n	80049e6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d00a      	beq.n	80049e2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	3b01      	subs	r3, #1
 80049d0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049dc:	2b80      	cmp	r3, #128	; 0x80
 80049de:	d0f2      	beq.n	80049c6 <SPI_EndRxTxTransaction+0x52>
 80049e0:	e000      	b.n	80049e4 <SPI_EndRxTxTransaction+0x70>
        break;
 80049e2:	bf00      	nop
  }

  return HAL_OK;
 80049e4:	2300      	movs	r3, #0
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3718      	adds	r7, #24
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	20000008 	.word	0x20000008
 80049f4:	165e9f81 	.word	0x165e9f81

080049f8 <__errno>:
 80049f8:	4b01      	ldr	r3, [pc, #4]	; (8004a00 <__errno+0x8>)
 80049fa:	6818      	ldr	r0, [r3, #0]
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	20000080 	.word	0x20000080

08004a04 <__libc_init_array>:
 8004a04:	b570      	push	{r4, r5, r6, lr}
 8004a06:	4d0d      	ldr	r5, [pc, #52]	; (8004a3c <__libc_init_array+0x38>)
 8004a08:	4c0d      	ldr	r4, [pc, #52]	; (8004a40 <__libc_init_array+0x3c>)
 8004a0a:	1b64      	subs	r4, r4, r5
 8004a0c:	10a4      	asrs	r4, r4, #2
 8004a0e:	2600      	movs	r6, #0
 8004a10:	42a6      	cmp	r6, r4
 8004a12:	d109      	bne.n	8004a28 <__libc_init_array+0x24>
 8004a14:	4d0b      	ldr	r5, [pc, #44]	; (8004a44 <__libc_init_array+0x40>)
 8004a16:	4c0c      	ldr	r4, [pc, #48]	; (8004a48 <__libc_init_array+0x44>)
 8004a18:	f004 fc46 	bl	80092a8 <_init>
 8004a1c:	1b64      	subs	r4, r4, r5
 8004a1e:	10a4      	asrs	r4, r4, #2
 8004a20:	2600      	movs	r6, #0
 8004a22:	42a6      	cmp	r6, r4
 8004a24:	d105      	bne.n	8004a32 <__libc_init_array+0x2e>
 8004a26:	bd70      	pop	{r4, r5, r6, pc}
 8004a28:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a2c:	4798      	blx	r3
 8004a2e:	3601      	adds	r6, #1
 8004a30:	e7ee      	b.n	8004a10 <__libc_init_array+0xc>
 8004a32:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a36:	4798      	blx	r3
 8004a38:	3601      	adds	r6, #1
 8004a3a:	e7f2      	b.n	8004a22 <__libc_init_array+0x1e>
 8004a3c:	0800a504 	.word	0x0800a504
 8004a40:	0800a504 	.word	0x0800a504
 8004a44:	0800a504 	.word	0x0800a504
 8004a48:	0800a508 	.word	0x0800a508

08004a4c <memset>:
 8004a4c:	4402      	add	r2, r0
 8004a4e:	4603      	mov	r3, r0
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d100      	bne.n	8004a56 <memset+0xa>
 8004a54:	4770      	bx	lr
 8004a56:	f803 1b01 	strb.w	r1, [r3], #1
 8004a5a:	e7f9      	b.n	8004a50 <memset+0x4>

08004a5c <__cvt>:
 8004a5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a60:	ec55 4b10 	vmov	r4, r5, d0
 8004a64:	2d00      	cmp	r5, #0
 8004a66:	460e      	mov	r6, r1
 8004a68:	4619      	mov	r1, r3
 8004a6a:	462b      	mov	r3, r5
 8004a6c:	bfbb      	ittet	lt
 8004a6e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004a72:	461d      	movlt	r5, r3
 8004a74:	2300      	movge	r3, #0
 8004a76:	232d      	movlt	r3, #45	; 0x2d
 8004a78:	700b      	strb	r3, [r1, #0]
 8004a7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a7c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004a80:	4691      	mov	r9, r2
 8004a82:	f023 0820 	bic.w	r8, r3, #32
 8004a86:	bfbc      	itt	lt
 8004a88:	4622      	movlt	r2, r4
 8004a8a:	4614      	movlt	r4, r2
 8004a8c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004a90:	d005      	beq.n	8004a9e <__cvt+0x42>
 8004a92:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004a96:	d100      	bne.n	8004a9a <__cvt+0x3e>
 8004a98:	3601      	adds	r6, #1
 8004a9a:	2102      	movs	r1, #2
 8004a9c:	e000      	b.n	8004aa0 <__cvt+0x44>
 8004a9e:	2103      	movs	r1, #3
 8004aa0:	ab03      	add	r3, sp, #12
 8004aa2:	9301      	str	r3, [sp, #4]
 8004aa4:	ab02      	add	r3, sp, #8
 8004aa6:	9300      	str	r3, [sp, #0]
 8004aa8:	ec45 4b10 	vmov	d0, r4, r5
 8004aac:	4653      	mov	r3, sl
 8004aae:	4632      	mov	r2, r6
 8004ab0:	f001 fdb6 	bl	8006620 <_dtoa_r>
 8004ab4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004ab8:	4607      	mov	r7, r0
 8004aba:	d102      	bne.n	8004ac2 <__cvt+0x66>
 8004abc:	f019 0f01 	tst.w	r9, #1
 8004ac0:	d022      	beq.n	8004b08 <__cvt+0xac>
 8004ac2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004ac6:	eb07 0906 	add.w	r9, r7, r6
 8004aca:	d110      	bne.n	8004aee <__cvt+0x92>
 8004acc:	783b      	ldrb	r3, [r7, #0]
 8004ace:	2b30      	cmp	r3, #48	; 0x30
 8004ad0:	d10a      	bne.n	8004ae8 <__cvt+0x8c>
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	4620      	mov	r0, r4
 8004ad8:	4629      	mov	r1, r5
 8004ada:	f7fb fffd 	bl	8000ad8 <__aeabi_dcmpeq>
 8004ade:	b918      	cbnz	r0, 8004ae8 <__cvt+0x8c>
 8004ae0:	f1c6 0601 	rsb	r6, r6, #1
 8004ae4:	f8ca 6000 	str.w	r6, [sl]
 8004ae8:	f8da 3000 	ldr.w	r3, [sl]
 8004aec:	4499      	add	r9, r3
 8004aee:	2200      	movs	r2, #0
 8004af0:	2300      	movs	r3, #0
 8004af2:	4620      	mov	r0, r4
 8004af4:	4629      	mov	r1, r5
 8004af6:	f7fb ffef 	bl	8000ad8 <__aeabi_dcmpeq>
 8004afa:	b108      	cbz	r0, 8004b00 <__cvt+0xa4>
 8004afc:	f8cd 900c 	str.w	r9, [sp, #12]
 8004b00:	2230      	movs	r2, #48	; 0x30
 8004b02:	9b03      	ldr	r3, [sp, #12]
 8004b04:	454b      	cmp	r3, r9
 8004b06:	d307      	bcc.n	8004b18 <__cvt+0xbc>
 8004b08:	9b03      	ldr	r3, [sp, #12]
 8004b0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b0c:	1bdb      	subs	r3, r3, r7
 8004b0e:	4638      	mov	r0, r7
 8004b10:	6013      	str	r3, [r2, #0]
 8004b12:	b004      	add	sp, #16
 8004b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b18:	1c59      	adds	r1, r3, #1
 8004b1a:	9103      	str	r1, [sp, #12]
 8004b1c:	701a      	strb	r2, [r3, #0]
 8004b1e:	e7f0      	b.n	8004b02 <__cvt+0xa6>

08004b20 <__exponent>:
 8004b20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b22:	4603      	mov	r3, r0
 8004b24:	2900      	cmp	r1, #0
 8004b26:	bfb8      	it	lt
 8004b28:	4249      	neglt	r1, r1
 8004b2a:	f803 2b02 	strb.w	r2, [r3], #2
 8004b2e:	bfb4      	ite	lt
 8004b30:	222d      	movlt	r2, #45	; 0x2d
 8004b32:	222b      	movge	r2, #43	; 0x2b
 8004b34:	2909      	cmp	r1, #9
 8004b36:	7042      	strb	r2, [r0, #1]
 8004b38:	dd2a      	ble.n	8004b90 <__exponent+0x70>
 8004b3a:	f10d 0407 	add.w	r4, sp, #7
 8004b3e:	46a4      	mov	ip, r4
 8004b40:	270a      	movs	r7, #10
 8004b42:	46a6      	mov	lr, r4
 8004b44:	460a      	mov	r2, r1
 8004b46:	fb91 f6f7 	sdiv	r6, r1, r7
 8004b4a:	fb07 1516 	mls	r5, r7, r6, r1
 8004b4e:	3530      	adds	r5, #48	; 0x30
 8004b50:	2a63      	cmp	r2, #99	; 0x63
 8004b52:	f104 34ff 	add.w	r4, r4, #4294967295
 8004b56:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004b5a:	4631      	mov	r1, r6
 8004b5c:	dcf1      	bgt.n	8004b42 <__exponent+0x22>
 8004b5e:	3130      	adds	r1, #48	; 0x30
 8004b60:	f1ae 0502 	sub.w	r5, lr, #2
 8004b64:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004b68:	1c44      	adds	r4, r0, #1
 8004b6a:	4629      	mov	r1, r5
 8004b6c:	4561      	cmp	r1, ip
 8004b6e:	d30a      	bcc.n	8004b86 <__exponent+0x66>
 8004b70:	f10d 0209 	add.w	r2, sp, #9
 8004b74:	eba2 020e 	sub.w	r2, r2, lr
 8004b78:	4565      	cmp	r5, ip
 8004b7a:	bf88      	it	hi
 8004b7c:	2200      	movhi	r2, #0
 8004b7e:	4413      	add	r3, r2
 8004b80:	1a18      	subs	r0, r3, r0
 8004b82:	b003      	add	sp, #12
 8004b84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b8a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004b8e:	e7ed      	b.n	8004b6c <__exponent+0x4c>
 8004b90:	2330      	movs	r3, #48	; 0x30
 8004b92:	3130      	adds	r1, #48	; 0x30
 8004b94:	7083      	strb	r3, [r0, #2]
 8004b96:	70c1      	strb	r1, [r0, #3]
 8004b98:	1d03      	adds	r3, r0, #4
 8004b9a:	e7f1      	b.n	8004b80 <__exponent+0x60>

08004b9c <_printf_float>:
 8004b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ba0:	ed2d 8b02 	vpush	{d8}
 8004ba4:	b08d      	sub	sp, #52	; 0x34
 8004ba6:	460c      	mov	r4, r1
 8004ba8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004bac:	4616      	mov	r6, r2
 8004bae:	461f      	mov	r7, r3
 8004bb0:	4605      	mov	r5, r0
 8004bb2:	f002 fe91 	bl	80078d8 <_localeconv_r>
 8004bb6:	f8d0 a000 	ldr.w	sl, [r0]
 8004bba:	4650      	mov	r0, sl
 8004bbc:	f7fb fb10 	bl	80001e0 <strlen>
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	930a      	str	r3, [sp, #40]	; 0x28
 8004bc4:	6823      	ldr	r3, [r4, #0]
 8004bc6:	9305      	str	r3, [sp, #20]
 8004bc8:	f8d8 3000 	ldr.w	r3, [r8]
 8004bcc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004bd0:	3307      	adds	r3, #7
 8004bd2:	f023 0307 	bic.w	r3, r3, #7
 8004bd6:	f103 0208 	add.w	r2, r3, #8
 8004bda:	f8c8 2000 	str.w	r2, [r8]
 8004bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004be2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004be6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004bea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004bee:	9307      	str	r3, [sp, #28]
 8004bf0:	f8cd 8018 	str.w	r8, [sp, #24]
 8004bf4:	ee08 0a10 	vmov	s16, r0
 8004bf8:	4b9f      	ldr	r3, [pc, #636]	; (8004e78 <_printf_float+0x2dc>)
 8004bfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004bfe:	f04f 32ff 	mov.w	r2, #4294967295
 8004c02:	f7fb ff9b 	bl	8000b3c <__aeabi_dcmpun>
 8004c06:	bb88      	cbnz	r0, 8004c6c <_printf_float+0xd0>
 8004c08:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c0c:	4b9a      	ldr	r3, [pc, #616]	; (8004e78 <_printf_float+0x2dc>)
 8004c0e:	f04f 32ff 	mov.w	r2, #4294967295
 8004c12:	f7fb ff75 	bl	8000b00 <__aeabi_dcmple>
 8004c16:	bb48      	cbnz	r0, 8004c6c <_printf_float+0xd0>
 8004c18:	2200      	movs	r2, #0
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	4640      	mov	r0, r8
 8004c1e:	4649      	mov	r1, r9
 8004c20:	f7fb ff64 	bl	8000aec <__aeabi_dcmplt>
 8004c24:	b110      	cbz	r0, 8004c2c <_printf_float+0x90>
 8004c26:	232d      	movs	r3, #45	; 0x2d
 8004c28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c2c:	4b93      	ldr	r3, [pc, #588]	; (8004e7c <_printf_float+0x2e0>)
 8004c2e:	4894      	ldr	r0, [pc, #592]	; (8004e80 <_printf_float+0x2e4>)
 8004c30:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004c34:	bf94      	ite	ls
 8004c36:	4698      	movls	r8, r3
 8004c38:	4680      	movhi	r8, r0
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	6123      	str	r3, [r4, #16]
 8004c3e:	9b05      	ldr	r3, [sp, #20]
 8004c40:	f023 0204 	bic.w	r2, r3, #4
 8004c44:	6022      	str	r2, [r4, #0]
 8004c46:	f04f 0900 	mov.w	r9, #0
 8004c4a:	9700      	str	r7, [sp, #0]
 8004c4c:	4633      	mov	r3, r6
 8004c4e:	aa0b      	add	r2, sp, #44	; 0x2c
 8004c50:	4621      	mov	r1, r4
 8004c52:	4628      	mov	r0, r5
 8004c54:	f000 f9d8 	bl	8005008 <_printf_common>
 8004c58:	3001      	adds	r0, #1
 8004c5a:	f040 8090 	bne.w	8004d7e <_printf_float+0x1e2>
 8004c5e:	f04f 30ff 	mov.w	r0, #4294967295
 8004c62:	b00d      	add	sp, #52	; 0x34
 8004c64:	ecbd 8b02 	vpop	{d8}
 8004c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c6c:	4642      	mov	r2, r8
 8004c6e:	464b      	mov	r3, r9
 8004c70:	4640      	mov	r0, r8
 8004c72:	4649      	mov	r1, r9
 8004c74:	f7fb ff62 	bl	8000b3c <__aeabi_dcmpun>
 8004c78:	b140      	cbz	r0, 8004c8c <_printf_float+0xf0>
 8004c7a:	464b      	mov	r3, r9
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	bfbc      	itt	lt
 8004c80:	232d      	movlt	r3, #45	; 0x2d
 8004c82:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004c86:	487f      	ldr	r0, [pc, #508]	; (8004e84 <_printf_float+0x2e8>)
 8004c88:	4b7f      	ldr	r3, [pc, #508]	; (8004e88 <_printf_float+0x2ec>)
 8004c8a:	e7d1      	b.n	8004c30 <_printf_float+0x94>
 8004c8c:	6863      	ldr	r3, [r4, #4]
 8004c8e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004c92:	9206      	str	r2, [sp, #24]
 8004c94:	1c5a      	adds	r2, r3, #1
 8004c96:	d13f      	bne.n	8004d18 <_printf_float+0x17c>
 8004c98:	2306      	movs	r3, #6
 8004c9a:	6063      	str	r3, [r4, #4]
 8004c9c:	9b05      	ldr	r3, [sp, #20]
 8004c9e:	6861      	ldr	r1, [r4, #4]
 8004ca0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	9303      	str	r3, [sp, #12]
 8004ca8:	ab0a      	add	r3, sp, #40	; 0x28
 8004caa:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004cae:	ab09      	add	r3, sp, #36	; 0x24
 8004cb0:	ec49 8b10 	vmov	d0, r8, r9
 8004cb4:	9300      	str	r3, [sp, #0]
 8004cb6:	6022      	str	r2, [r4, #0]
 8004cb8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004cbc:	4628      	mov	r0, r5
 8004cbe:	f7ff fecd 	bl	8004a5c <__cvt>
 8004cc2:	9b06      	ldr	r3, [sp, #24]
 8004cc4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004cc6:	2b47      	cmp	r3, #71	; 0x47
 8004cc8:	4680      	mov	r8, r0
 8004cca:	d108      	bne.n	8004cde <_printf_float+0x142>
 8004ccc:	1cc8      	adds	r0, r1, #3
 8004cce:	db02      	blt.n	8004cd6 <_printf_float+0x13a>
 8004cd0:	6863      	ldr	r3, [r4, #4]
 8004cd2:	4299      	cmp	r1, r3
 8004cd4:	dd41      	ble.n	8004d5a <_printf_float+0x1be>
 8004cd6:	f1ab 0b02 	sub.w	fp, fp, #2
 8004cda:	fa5f fb8b 	uxtb.w	fp, fp
 8004cde:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004ce2:	d820      	bhi.n	8004d26 <_printf_float+0x18a>
 8004ce4:	3901      	subs	r1, #1
 8004ce6:	465a      	mov	r2, fp
 8004ce8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004cec:	9109      	str	r1, [sp, #36]	; 0x24
 8004cee:	f7ff ff17 	bl	8004b20 <__exponent>
 8004cf2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004cf4:	1813      	adds	r3, r2, r0
 8004cf6:	2a01      	cmp	r2, #1
 8004cf8:	4681      	mov	r9, r0
 8004cfa:	6123      	str	r3, [r4, #16]
 8004cfc:	dc02      	bgt.n	8004d04 <_printf_float+0x168>
 8004cfe:	6822      	ldr	r2, [r4, #0]
 8004d00:	07d2      	lsls	r2, r2, #31
 8004d02:	d501      	bpl.n	8004d08 <_printf_float+0x16c>
 8004d04:	3301      	adds	r3, #1
 8004d06:	6123      	str	r3, [r4, #16]
 8004d08:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d09c      	beq.n	8004c4a <_printf_float+0xae>
 8004d10:	232d      	movs	r3, #45	; 0x2d
 8004d12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d16:	e798      	b.n	8004c4a <_printf_float+0xae>
 8004d18:	9a06      	ldr	r2, [sp, #24]
 8004d1a:	2a47      	cmp	r2, #71	; 0x47
 8004d1c:	d1be      	bne.n	8004c9c <_printf_float+0x100>
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1bc      	bne.n	8004c9c <_printf_float+0x100>
 8004d22:	2301      	movs	r3, #1
 8004d24:	e7b9      	b.n	8004c9a <_printf_float+0xfe>
 8004d26:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004d2a:	d118      	bne.n	8004d5e <_printf_float+0x1c2>
 8004d2c:	2900      	cmp	r1, #0
 8004d2e:	6863      	ldr	r3, [r4, #4]
 8004d30:	dd0b      	ble.n	8004d4a <_printf_float+0x1ae>
 8004d32:	6121      	str	r1, [r4, #16]
 8004d34:	b913      	cbnz	r3, 8004d3c <_printf_float+0x1a0>
 8004d36:	6822      	ldr	r2, [r4, #0]
 8004d38:	07d0      	lsls	r0, r2, #31
 8004d3a:	d502      	bpl.n	8004d42 <_printf_float+0x1a6>
 8004d3c:	3301      	adds	r3, #1
 8004d3e:	440b      	add	r3, r1
 8004d40:	6123      	str	r3, [r4, #16]
 8004d42:	65a1      	str	r1, [r4, #88]	; 0x58
 8004d44:	f04f 0900 	mov.w	r9, #0
 8004d48:	e7de      	b.n	8004d08 <_printf_float+0x16c>
 8004d4a:	b913      	cbnz	r3, 8004d52 <_printf_float+0x1b6>
 8004d4c:	6822      	ldr	r2, [r4, #0]
 8004d4e:	07d2      	lsls	r2, r2, #31
 8004d50:	d501      	bpl.n	8004d56 <_printf_float+0x1ba>
 8004d52:	3302      	adds	r3, #2
 8004d54:	e7f4      	b.n	8004d40 <_printf_float+0x1a4>
 8004d56:	2301      	movs	r3, #1
 8004d58:	e7f2      	b.n	8004d40 <_printf_float+0x1a4>
 8004d5a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004d5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d60:	4299      	cmp	r1, r3
 8004d62:	db05      	blt.n	8004d70 <_printf_float+0x1d4>
 8004d64:	6823      	ldr	r3, [r4, #0]
 8004d66:	6121      	str	r1, [r4, #16]
 8004d68:	07d8      	lsls	r0, r3, #31
 8004d6a:	d5ea      	bpl.n	8004d42 <_printf_float+0x1a6>
 8004d6c:	1c4b      	adds	r3, r1, #1
 8004d6e:	e7e7      	b.n	8004d40 <_printf_float+0x1a4>
 8004d70:	2900      	cmp	r1, #0
 8004d72:	bfd4      	ite	le
 8004d74:	f1c1 0202 	rsble	r2, r1, #2
 8004d78:	2201      	movgt	r2, #1
 8004d7a:	4413      	add	r3, r2
 8004d7c:	e7e0      	b.n	8004d40 <_printf_float+0x1a4>
 8004d7e:	6823      	ldr	r3, [r4, #0]
 8004d80:	055a      	lsls	r2, r3, #21
 8004d82:	d407      	bmi.n	8004d94 <_printf_float+0x1f8>
 8004d84:	6923      	ldr	r3, [r4, #16]
 8004d86:	4642      	mov	r2, r8
 8004d88:	4631      	mov	r1, r6
 8004d8a:	4628      	mov	r0, r5
 8004d8c:	47b8      	blx	r7
 8004d8e:	3001      	adds	r0, #1
 8004d90:	d12c      	bne.n	8004dec <_printf_float+0x250>
 8004d92:	e764      	b.n	8004c5e <_printf_float+0xc2>
 8004d94:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004d98:	f240 80e0 	bls.w	8004f5c <_printf_float+0x3c0>
 8004d9c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004da0:	2200      	movs	r2, #0
 8004da2:	2300      	movs	r3, #0
 8004da4:	f7fb fe98 	bl	8000ad8 <__aeabi_dcmpeq>
 8004da8:	2800      	cmp	r0, #0
 8004daa:	d034      	beq.n	8004e16 <_printf_float+0x27a>
 8004dac:	4a37      	ldr	r2, [pc, #220]	; (8004e8c <_printf_float+0x2f0>)
 8004dae:	2301      	movs	r3, #1
 8004db0:	4631      	mov	r1, r6
 8004db2:	4628      	mov	r0, r5
 8004db4:	47b8      	blx	r7
 8004db6:	3001      	adds	r0, #1
 8004db8:	f43f af51 	beq.w	8004c5e <_printf_float+0xc2>
 8004dbc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	db02      	blt.n	8004dca <_printf_float+0x22e>
 8004dc4:	6823      	ldr	r3, [r4, #0]
 8004dc6:	07d8      	lsls	r0, r3, #31
 8004dc8:	d510      	bpl.n	8004dec <_printf_float+0x250>
 8004dca:	ee18 3a10 	vmov	r3, s16
 8004dce:	4652      	mov	r2, sl
 8004dd0:	4631      	mov	r1, r6
 8004dd2:	4628      	mov	r0, r5
 8004dd4:	47b8      	blx	r7
 8004dd6:	3001      	adds	r0, #1
 8004dd8:	f43f af41 	beq.w	8004c5e <_printf_float+0xc2>
 8004ddc:	f04f 0800 	mov.w	r8, #0
 8004de0:	f104 091a 	add.w	r9, r4, #26
 8004de4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004de6:	3b01      	subs	r3, #1
 8004de8:	4543      	cmp	r3, r8
 8004dea:	dc09      	bgt.n	8004e00 <_printf_float+0x264>
 8004dec:	6823      	ldr	r3, [r4, #0]
 8004dee:	079b      	lsls	r3, r3, #30
 8004df0:	f100 8105 	bmi.w	8004ffe <_printf_float+0x462>
 8004df4:	68e0      	ldr	r0, [r4, #12]
 8004df6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004df8:	4298      	cmp	r0, r3
 8004dfa:	bfb8      	it	lt
 8004dfc:	4618      	movlt	r0, r3
 8004dfe:	e730      	b.n	8004c62 <_printf_float+0xc6>
 8004e00:	2301      	movs	r3, #1
 8004e02:	464a      	mov	r2, r9
 8004e04:	4631      	mov	r1, r6
 8004e06:	4628      	mov	r0, r5
 8004e08:	47b8      	blx	r7
 8004e0a:	3001      	adds	r0, #1
 8004e0c:	f43f af27 	beq.w	8004c5e <_printf_float+0xc2>
 8004e10:	f108 0801 	add.w	r8, r8, #1
 8004e14:	e7e6      	b.n	8004de4 <_printf_float+0x248>
 8004e16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	dc39      	bgt.n	8004e90 <_printf_float+0x2f4>
 8004e1c:	4a1b      	ldr	r2, [pc, #108]	; (8004e8c <_printf_float+0x2f0>)
 8004e1e:	2301      	movs	r3, #1
 8004e20:	4631      	mov	r1, r6
 8004e22:	4628      	mov	r0, r5
 8004e24:	47b8      	blx	r7
 8004e26:	3001      	adds	r0, #1
 8004e28:	f43f af19 	beq.w	8004c5e <_printf_float+0xc2>
 8004e2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e30:	4313      	orrs	r3, r2
 8004e32:	d102      	bne.n	8004e3a <_printf_float+0x29e>
 8004e34:	6823      	ldr	r3, [r4, #0]
 8004e36:	07d9      	lsls	r1, r3, #31
 8004e38:	d5d8      	bpl.n	8004dec <_printf_float+0x250>
 8004e3a:	ee18 3a10 	vmov	r3, s16
 8004e3e:	4652      	mov	r2, sl
 8004e40:	4631      	mov	r1, r6
 8004e42:	4628      	mov	r0, r5
 8004e44:	47b8      	blx	r7
 8004e46:	3001      	adds	r0, #1
 8004e48:	f43f af09 	beq.w	8004c5e <_printf_float+0xc2>
 8004e4c:	f04f 0900 	mov.w	r9, #0
 8004e50:	f104 0a1a 	add.w	sl, r4, #26
 8004e54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e56:	425b      	negs	r3, r3
 8004e58:	454b      	cmp	r3, r9
 8004e5a:	dc01      	bgt.n	8004e60 <_printf_float+0x2c4>
 8004e5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e5e:	e792      	b.n	8004d86 <_printf_float+0x1ea>
 8004e60:	2301      	movs	r3, #1
 8004e62:	4652      	mov	r2, sl
 8004e64:	4631      	mov	r1, r6
 8004e66:	4628      	mov	r0, r5
 8004e68:	47b8      	blx	r7
 8004e6a:	3001      	adds	r0, #1
 8004e6c:	f43f aef7 	beq.w	8004c5e <_printf_float+0xc2>
 8004e70:	f109 0901 	add.w	r9, r9, #1
 8004e74:	e7ee      	b.n	8004e54 <_printf_float+0x2b8>
 8004e76:	bf00      	nop
 8004e78:	7fefffff 	.word	0x7fefffff
 8004e7c:	0800a048 	.word	0x0800a048
 8004e80:	0800a04c 	.word	0x0800a04c
 8004e84:	0800a054 	.word	0x0800a054
 8004e88:	0800a050 	.word	0x0800a050
 8004e8c:	0800a058 	.word	0x0800a058
 8004e90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e92:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004e94:	429a      	cmp	r2, r3
 8004e96:	bfa8      	it	ge
 8004e98:	461a      	movge	r2, r3
 8004e9a:	2a00      	cmp	r2, #0
 8004e9c:	4691      	mov	r9, r2
 8004e9e:	dc37      	bgt.n	8004f10 <_printf_float+0x374>
 8004ea0:	f04f 0b00 	mov.w	fp, #0
 8004ea4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ea8:	f104 021a 	add.w	r2, r4, #26
 8004eac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004eae:	9305      	str	r3, [sp, #20]
 8004eb0:	eba3 0309 	sub.w	r3, r3, r9
 8004eb4:	455b      	cmp	r3, fp
 8004eb6:	dc33      	bgt.n	8004f20 <_printf_float+0x384>
 8004eb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	db3b      	blt.n	8004f38 <_printf_float+0x39c>
 8004ec0:	6823      	ldr	r3, [r4, #0]
 8004ec2:	07da      	lsls	r2, r3, #31
 8004ec4:	d438      	bmi.n	8004f38 <_printf_float+0x39c>
 8004ec6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ec8:	9b05      	ldr	r3, [sp, #20]
 8004eca:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	eba2 0901 	sub.w	r9, r2, r1
 8004ed2:	4599      	cmp	r9, r3
 8004ed4:	bfa8      	it	ge
 8004ed6:	4699      	movge	r9, r3
 8004ed8:	f1b9 0f00 	cmp.w	r9, #0
 8004edc:	dc35      	bgt.n	8004f4a <_printf_float+0x3ae>
 8004ede:	f04f 0800 	mov.w	r8, #0
 8004ee2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ee6:	f104 0a1a 	add.w	sl, r4, #26
 8004eea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004eee:	1a9b      	subs	r3, r3, r2
 8004ef0:	eba3 0309 	sub.w	r3, r3, r9
 8004ef4:	4543      	cmp	r3, r8
 8004ef6:	f77f af79 	ble.w	8004dec <_printf_float+0x250>
 8004efa:	2301      	movs	r3, #1
 8004efc:	4652      	mov	r2, sl
 8004efe:	4631      	mov	r1, r6
 8004f00:	4628      	mov	r0, r5
 8004f02:	47b8      	blx	r7
 8004f04:	3001      	adds	r0, #1
 8004f06:	f43f aeaa 	beq.w	8004c5e <_printf_float+0xc2>
 8004f0a:	f108 0801 	add.w	r8, r8, #1
 8004f0e:	e7ec      	b.n	8004eea <_printf_float+0x34e>
 8004f10:	4613      	mov	r3, r2
 8004f12:	4631      	mov	r1, r6
 8004f14:	4642      	mov	r2, r8
 8004f16:	4628      	mov	r0, r5
 8004f18:	47b8      	blx	r7
 8004f1a:	3001      	adds	r0, #1
 8004f1c:	d1c0      	bne.n	8004ea0 <_printf_float+0x304>
 8004f1e:	e69e      	b.n	8004c5e <_printf_float+0xc2>
 8004f20:	2301      	movs	r3, #1
 8004f22:	4631      	mov	r1, r6
 8004f24:	4628      	mov	r0, r5
 8004f26:	9205      	str	r2, [sp, #20]
 8004f28:	47b8      	blx	r7
 8004f2a:	3001      	adds	r0, #1
 8004f2c:	f43f ae97 	beq.w	8004c5e <_printf_float+0xc2>
 8004f30:	9a05      	ldr	r2, [sp, #20]
 8004f32:	f10b 0b01 	add.w	fp, fp, #1
 8004f36:	e7b9      	b.n	8004eac <_printf_float+0x310>
 8004f38:	ee18 3a10 	vmov	r3, s16
 8004f3c:	4652      	mov	r2, sl
 8004f3e:	4631      	mov	r1, r6
 8004f40:	4628      	mov	r0, r5
 8004f42:	47b8      	blx	r7
 8004f44:	3001      	adds	r0, #1
 8004f46:	d1be      	bne.n	8004ec6 <_printf_float+0x32a>
 8004f48:	e689      	b.n	8004c5e <_printf_float+0xc2>
 8004f4a:	9a05      	ldr	r2, [sp, #20]
 8004f4c:	464b      	mov	r3, r9
 8004f4e:	4442      	add	r2, r8
 8004f50:	4631      	mov	r1, r6
 8004f52:	4628      	mov	r0, r5
 8004f54:	47b8      	blx	r7
 8004f56:	3001      	adds	r0, #1
 8004f58:	d1c1      	bne.n	8004ede <_printf_float+0x342>
 8004f5a:	e680      	b.n	8004c5e <_printf_float+0xc2>
 8004f5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f5e:	2a01      	cmp	r2, #1
 8004f60:	dc01      	bgt.n	8004f66 <_printf_float+0x3ca>
 8004f62:	07db      	lsls	r3, r3, #31
 8004f64:	d538      	bpl.n	8004fd8 <_printf_float+0x43c>
 8004f66:	2301      	movs	r3, #1
 8004f68:	4642      	mov	r2, r8
 8004f6a:	4631      	mov	r1, r6
 8004f6c:	4628      	mov	r0, r5
 8004f6e:	47b8      	blx	r7
 8004f70:	3001      	adds	r0, #1
 8004f72:	f43f ae74 	beq.w	8004c5e <_printf_float+0xc2>
 8004f76:	ee18 3a10 	vmov	r3, s16
 8004f7a:	4652      	mov	r2, sl
 8004f7c:	4631      	mov	r1, r6
 8004f7e:	4628      	mov	r0, r5
 8004f80:	47b8      	blx	r7
 8004f82:	3001      	adds	r0, #1
 8004f84:	f43f ae6b 	beq.w	8004c5e <_printf_float+0xc2>
 8004f88:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	2300      	movs	r3, #0
 8004f90:	f7fb fda2 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f94:	b9d8      	cbnz	r0, 8004fce <_printf_float+0x432>
 8004f96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f98:	f108 0201 	add.w	r2, r8, #1
 8004f9c:	3b01      	subs	r3, #1
 8004f9e:	4631      	mov	r1, r6
 8004fa0:	4628      	mov	r0, r5
 8004fa2:	47b8      	blx	r7
 8004fa4:	3001      	adds	r0, #1
 8004fa6:	d10e      	bne.n	8004fc6 <_printf_float+0x42a>
 8004fa8:	e659      	b.n	8004c5e <_printf_float+0xc2>
 8004faa:	2301      	movs	r3, #1
 8004fac:	4652      	mov	r2, sl
 8004fae:	4631      	mov	r1, r6
 8004fb0:	4628      	mov	r0, r5
 8004fb2:	47b8      	blx	r7
 8004fb4:	3001      	adds	r0, #1
 8004fb6:	f43f ae52 	beq.w	8004c5e <_printf_float+0xc2>
 8004fba:	f108 0801 	add.w	r8, r8, #1
 8004fbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fc0:	3b01      	subs	r3, #1
 8004fc2:	4543      	cmp	r3, r8
 8004fc4:	dcf1      	bgt.n	8004faa <_printf_float+0x40e>
 8004fc6:	464b      	mov	r3, r9
 8004fc8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004fcc:	e6dc      	b.n	8004d88 <_printf_float+0x1ec>
 8004fce:	f04f 0800 	mov.w	r8, #0
 8004fd2:	f104 0a1a 	add.w	sl, r4, #26
 8004fd6:	e7f2      	b.n	8004fbe <_printf_float+0x422>
 8004fd8:	2301      	movs	r3, #1
 8004fda:	4642      	mov	r2, r8
 8004fdc:	e7df      	b.n	8004f9e <_printf_float+0x402>
 8004fde:	2301      	movs	r3, #1
 8004fe0:	464a      	mov	r2, r9
 8004fe2:	4631      	mov	r1, r6
 8004fe4:	4628      	mov	r0, r5
 8004fe6:	47b8      	blx	r7
 8004fe8:	3001      	adds	r0, #1
 8004fea:	f43f ae38 	beq.w	8004c5e <_printf_float+0xc2>
 8004fee:	f108 0801 	add.w	r8, r8, #1
 8004ff2:	68e3      	ldr	r3, [r4, #12]
 8004ff4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004ff6:	1a5b      	subs	r3, r3, r1
 8004ff8:	4543      	cmp	r3, r8
 8004ffa:	dcf0      	bgt.n	8004fde <_printf_float+0x442>
 8004ffc:	e6fa      	b.n	8004df4 <_printf_float+0x258>
 8004ffe:	f04f 0800 	mov.w	r8, #0
 8005002:	f104 0919 	add.w	r9, r4, #25
 8005006:	e7f4      	b.n	8004ff2 <_printf_float+0x456>

08005008 <_printf_common>:
 8005008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800500c:	4616      	mov	r6, r2
 800500e:	4699      	mov	r9, r3
 8005010:	688a      	ldr	r2, [r1, #8]
 8005012:	690b      	ldr	r3, [r1, #16]
 8005014:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005018:	4293      	cmp	r3, r2
 800501a:	bfb8      	it	lt
 800501c:	4613      	movlt	r3, r2
 800501e:	6033      	str	r3, [r6, #0]
 8005020:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005024:	4607      	mov	r7, r0
 8005026:	460c      	mov	r4, r1
 8005028:	b10a      	cbz	r2, 800502e <_printf_common+0x26>
 800502a:	3301      	adds	r3, #1
 800502c:	6033      	str	r3, [r6, #0]
 800502e:	6823      	ldr	r3, [r4, #0]
 8005030:	0699      	lsls	r1, r3, #26
 8005032:	bf42      	ittt	mi
 8005034:	6833      	ldrmi	r3, [r6, #0]
 8005036:	3302      	addmi	r3, #2
 8005038:	6033      	strmi	r3, [r6, #0]
 800503a:	6825      	ldr	r5, [r4, #0]
 800503c:	f015 0506 	ands.w	r5, r5, #6
 8005040:	d106      	bne.n	8005050 <_printf_common+0x48>
 8005042:	f104 0a19 	add.w	sl, r4, #25
 8005046:	68e3      	ldr	r3, [r4, #12]
 8005048:	6832      	ldr	r2, [r6, #0]
 800504a:	1a9b      	subs	r3, r3, r2
 800504c:	42ab      	cmp	r3, r5
 800504e:	dc26      	bgt.n	800509e <_printf_common+0x96>
 8005050:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005054:	1e13      	subs	r3, r2, #0
 8005056:	6822      	ldr	r2, [r4, #0]
 8005058:	bf18      	it	ne
 800505a:	2301      	movne	r3, #1
 800505c:	0692      	lsls	r2, r2, #26
 800505e:	d42b      	bmi.n	80050b8 <_printf_common+0xb0>
 8005060:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005064:	4649      	mov	r1, r9
 8005066:	4638      	mov	r0, r7
 8005068:	47c0      	blx	r8
 800506a:	3001      	adds	r0, #1
 800506c:	d01e      	beq.n	80050ac <_printf_common+0xa4>
 800506e:	6823      	ldr	r3, [r4, #0]
 8005070:	68e5      	ldr	r5, [r4, #12]
 8005072:	6832      	ldr	r2, [r6, #0]
 8005074:	f003 0306 	and.w	r3, r3, #6
 8005078:	2b04      	cmp	r3, #4
 800507a:	bf08      	it	eq
 800507c:	1aad      	subeq	r5, r5, r2
 800507e:	68a3      	ldr	r3, [r4, #8]
 8005080:	6922      	ldr	r2, [r4, #16]
 8005082:	bf0c      	ite	eq
 8005084:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005088:	2500      	movne	r5, #0
 800508a:	4293      	cmp	r3, r2
 800508c:	bfc4      	itt	gt
 800508e:	1a9b      	subgt	r3, r3, r2
 8005090:	18ed      	addgt	r5, r5, r3
 8005092:	2600      	movs	r6, #0
 8005094:	341a      	adds	r4, #26
 8005096:	42b5      	cmp	r5, r6
 8005098:	d11a      	bne.n	80050d0 <_printf_common+0xc8>
 800509a:	2000      	movs	r0, #0
 800509c:	e008      	b.n	80050b0 <_printf_common+0xa8>
 800509e:	2301      	movs	r3, #1
 80050a0:	4652      	mov	r2, sl
 80050a2:	4649      	mov	r1, r9
 80050a4:	4638      	mov	r0, r7
 80050a6:	47c0      	blx	r8
 80050a8:	3001      	adds	r0, #1
 80050aa:	d103      	bne.n	80050b4 <_printf_common+0xac>
 80050ac:	f04f 30ff 	mov.w	r0, #4294967295
 80050b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050b4:	3501      	adds	r5, #1
 80050b6:	e7c6      	b.n	8005046 <_printf_common+0x3e>
 80050b8:	18e1      	adds	r1, r4, r3
 80050ba:	1c5a      	adds	r2, r3, #1
 80050bc:	2030      	movs	r0, #48	; 0x30
 80050be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80050c2:	4422      	add	r2, r4
 80050c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80050c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80050cc:	3302      	adds	r3, #2
 80050ce:	e7c7      	b.n	8005060 <_printf_common+0x58>
 80050d0:	2301      	movs	r3, #1
 80050d2:	4622      	mov	r2, r4
 80050d4:	4649      	mov	r1, r9
 80050d6:	4638      	mov	r0, r7
 80050d8:	47c0      	blx	r8
 80050da:	3001      	adds	r0, #1
 80050dc:	d0e6      	beq.n	80050ac <_printf_common+0xa4>
 80050de:	3601      	adds	r6, #1
 80050e0:	e7d9      	b.n	8005096 <_printf_common+0x8e>
	...

080050e4 <_printf_i>:
 80050e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050e8:	460c      	mov	r4, r1
 80050ea:	4691      	mov	r9, r2
 80050ec:	7e27      	ldrb	r7, [r4, #24]
 80050ee:	990c      	ldr	r1, [sp, #48]	; 0x30
 80050f0:	2f78      	cmp	r7, #120	; 0x78
 80050f2:	4680      	mov	r8, r0
 80050f4:	469a      	mov	sl, r3
 80050f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80050fa:	d807      	bhi.n	800510c <_printf_i+0x28>
 80050fc:	2f62      	cmp	r7, #98	; 0x62
 80050fe:	d80a      	bhi.n	8005116 <_printf_i+0x32>
 8005100:	2f00      	cmp	r7, #0
 8005102:	f000 80d8 	beq.w	80052b6 <_printf_i+0x1d2>
 8005106:	2f58      	cmp	r7, #88	; 0x58
 8005108:	f000 80a3 	beq.w	8005252 <_printf_i+0x16e>
 800510c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005110:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005114:	e03a      	b.n	800518c <_printf_i+0xa8>
 8005116:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800511a:	2b15      	cmp	r3, #21
 800511c:	d8f6      	bhi.n	800510c <_printf_i+0x28>
 800511e:	a001      	add	r0, pc, #4	; (adr r0, 8005124 <_printf_i+0x40>)
 8005120:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005124:	0800517d 	.word	0x0800517d
 8005128:	08005191 	.word	0x08005191
 800512c:	0800510d 	.word	0x0800510d
 8005130:	0800510d 	.word	0x0800510d
 8005134:	0800510d 	.word	0x0800510d
 8005138:	0800510d 	.word	0x0800510d
 800513c:	08005191 	.word	0x08005191
 8005140:	0800510d 	.word	0x0800510d
 8005144:	0800510d 	.word	0x0800510d
 8005148:	0800510d 	.word	0x0800510d
 800514c:	0800510d 	.word	0x0800510d
 8005150:	0800529d 	.word	0x0800529d
 8005154:	080051c1 	.word	0x080051c1
 8005158:	0800527f 	.word	0x0800527f
 800515c:	0800510d 	.word	0x0800510d
 8005160:	0800510d 	.word	0x0800510d
 8005164:	080052bf 	.word	0x080052bf
 8005168:	0800510d 	.word	0x0800510d
 800516c:	080051c1 	.word	0x080051c1
 8005170:	0800510d 	.word	0x0800510d
 8005174:	0800510d 	.word	0x0800510d
 8005178:	08005287 	.word	0x08005287
 800517c:	680b      	ldr	r3, [r1, #0]
 800517e:	1d1a      	adds	r2, r3, #4
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	600a      	str	r2, [r1, #0]
 8005184:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005188:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800518c:	2301      	movs	r3, #1
 800518e:	e0a3      	b.n	80052d8 <_printf_i+0x1f4>
 8005190:	6825      	ldr	r5, [r4, #0]
 8005192:	6808      	ldr	r0, [r1, #0]
 8005194:	062e      	lsls	r6, r5, #24
 8005196:	f100 0304 	add.w	r3, r0, #4
 800519a:	d50a      	bpl.n	80051b2 <_printf_i+0xce>
 800519c:	6805      	ldr	r5, [r0, #0]
 800519e:	600b      	str	r3, [r1, #0]
 80051a0:	2d00      	cmp	r5, #0
 80051a2:	da03      	bge.n	80051ac <_printf_i+0xc8>
 80051a4:	232d      	movs	r3, #45	; 0x2d
 80051a6:	426d      	negs	r5, r5
 80051a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051ac:	485e      	ldr	r0, [pc, #376]	; (8005328 <_printf_i+0x244>)
 80051ae:	230a      	movs	r3, #10
 80051b0:	e019      	b.n	80051e6 <_printf_i+0x102>
 80051b2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80051b6:	6805      	ldr	r5, [r0, #0]
 80051b8:	600b      	str	r3, [r1, #0]
 80051ba:	bf18      	it	ne
 80051bc:	b22d      	sxthne	r5, r5
 80051be:	e7ef      	b.n	80051a0 <_printf_i+0xbc>
 80051c0:	680b      	ldr	r3, [r1, #0]
 80051c2:	6825      	ldr	r5, [r4, #0]
 80051c4:	1d18      	adds	r0, r3, #4
 80051c6:	6008      	str	r0, [r1, #0]
 80051c8:	0628      	lsls	r0, r5, #24
 80051ca:	d501      	bpl.n	80051d0 <_printf_i+0xec>
 80051cc:	681d      	ldr	r5, [r3, #0]
 80051ce:	e002      	b.n	80051d6 <_printf_i+0xf2>
 80051d0:	0669      	lsls	r1, r5, #25
 80051d2:	d5fb      	bpl.n	80051cc <_printf_i+0xe8>
 80051d4:	881d      	ldrh	r5, [r3, #0]
 80051d6:	4854      	ldr	r0, [pc, #336]	; (8005328 <_printf_i+0x244>)
 80051d8:	2f6f      	cmp	r7, #111	; 0x6f
 80051da:	bf0c      	ite	eq
 80051dc:	2308      	moveq	r3, #8
 80051de:	230a      	movne	r3, #10
 80051e0:	2100      	movs	r1, #0
 80051e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80051e6:	6866      	ldr	r6, [r4, #4]
 80051e8:	60a6      	str	r6, [r4, #8]
 80051ea:	2e00      	cmp	r6, #0
 80051ec:	bfa2      	ittt	ge
 80051ee:	6821      	ldrge	r1, [r4, #0]
 80051f0:	f021 0104 	bicge.w	r1, r1, #4
 80051f4:	6021      	strge	r1, [r4, #0]
 80051f6:	b90d      	cbnz	r5, 80051fc <_printf_i+0x118>
 80051f8:	2e00      	cmp	r6, #0
 80051fa:	d04d      	beq.n	8005298 <_printf_i+0x1b4>
 80051fc:	4616      	mov	r6, r2
 80051fe:	fbb5 f1f3 	udiv	r1, r5, r3
 8005202:	fb03 5711 	mls	r7, r3, r1, r5
 8005206:	5dc7      	ldrb	r7, [r0, r7]
 8005208:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800520c:	462f      	mov	r7, r5
 800520e:	42bb      	cmp	r3, r7
 8005210:	460d      	mov	r5, r1
 8005212:	d9f4      	bls.n	80051fe <_printf_i+0x11a>
 8005214:	2b08      	cmp	r3, #8
 8005216:	d10b      	bne.n	8005230 <_printf_i+0x14c>
 8005218:	6823      	ldr	r3, [r4, #0]
 800521a:	07df      	lsls	r7, r3, #31
 800521c:	d508      	bpl.n	8005230 <_printf_i+0x14c>
 800521e:	6923      	ldr	r3, [r4, #16]
 8005220:	6861      	ldr	r1, [r4, #4]
 8005222:	4299      	cmp	r1, r3
 8005224:	bfde      	ittt	le
 8005226:	2330      	movle	r3, #48	; 0x30
 8005228:	f806 3c01 	strble.w	r3, [r6, #-1]
 800522c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005230:	1b92      	subs	r2, r2, r6
 8005232:	6122      	str	r2, [r4, #16]
 8005234:	f8cd a000 	str.w	sl, [sp]
 8005238:	464b      	mov	r3, r9
 800523a:	aa03      	add	r2, sp, #12
 800523c:	4621      	mov	r1, r4
 800523e:	4640      	mov	r0, r8
 8005240:	f7ff fee2 	bl	8005008 <_printf_common>
 8005244:	3001      	adds	r0, #1
 8005246:	d14c      	bne.n	80052e2 <_printf_i+0x1fe>
 8005248:	f04f 30ff 	mov.w	r0, #4294967295
 800524c:	b004      	add	sp, #16
 800524e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005252:	4835      	ldr	r0, [pc, #212]	; (8005328 <_printf_i+0x244>)
 8005254:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005258:	6823      	ldr	r3, [r4, #0]
 800525a:	680e      	ldr	r6, [r1, #0]
 800525c:	061f      	lsls	r7, r3, #24
 800525e:	f856 5b04 	ldr.w	r5, [r6], #4
 8005262:	600e      	str	r6, [r1, #0]
 8005264:	d514      	bpl.n	8005290 <_printf_i+0x1ac>
 8005266:	07d9      	lsls	r1, r3, #31
 8005268:	bf44      	itt	mi
 800526a:	f043 0320 	orrmi.w	r3, r3, #32
 800526e:	6023      	strmi	r3, [r4, #0]
 8005270:	b91d      	cbnz	r5, 800527a <_printf_i+0x196>
 8005272:	6823      	ldr	r3, [r4, #0]
 8005274:	f023 0320 	bic.w	r3, r3, #32
 8005278:	6023      	str	r3, [r4, #0]
 800527a:	2310      	movs	r3, #16
 800527c:	e7b0      	b.n	80051e0 <_printf_i+0xfc>
 800527e:	6823      	ldr	r3, [r4, #0]
 8005280:	f043 0320 	orr.w	r3, r3, #32
 8005284:	6023      	str	r3, [r4, #0]
 8005286:	2378      	movs	r3, #120	; 0x78
 8005288:	4828      	ldr	r0, [pc, #160]	; (800532c <_printf_i+0x248>)
 800528a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800528e:	e7e3      	b.n	8005258 <_printf_i+0x174>
 8005290:	065e      	lsls	r6, r3, #25
 8005292:	bf48      	it	mi
 8005294:	b2ad      	uxthmi	r5, r5
 8005296:	e7e6      	b.n	8005266 <_printf_i+0x182>
 8005298:	4616      	mov	r6, r2
 800529a:	e7bb      	b.n	8005214 <_printf_i+0x130>
 800529c:	680b      	ldr	r3, [r1, #0]
 800529e:	6826      	ldr	r6, [r4, #0]
 80052a0:	6960      	ldr	r0, [r4, #20]
 80052a2:	1d1d      	adds	r5, r3, #4
 80052a4:	600d      	str	r5, [r1, #0]
 80052a6:	0635      	lsls	r5, r6, #24
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	d501      	bpl.n	80052b0 <_printf_i+0x1cc>
 80052ac:	6018      	str	r0, [r3, #0]
 80052ae:	e002      	b.n	80052b6 <_printf_i+0x1d2>
 80052b0:	0671      	lsls	r1, r6, #25
 80052b2:	d5fb      	bpl.n	80052ac <_printf_i+0x1c8>
 80052b4:	8018      	strh	r0, [r3, #0]
 80052b6:	2300      	movs	r3, #0
 80052b8:	6123      	str	r3, [r4, #16]
 80052ba:	4616      	mov	r6, r2
 80052bc:	e7ba      	b.n	8005234 <_printf_i+0x150>
 80052be:	680b      	ldr	r3, [r1, #0]
 80052c0:	1d1a      	adds	r2, r3, #4
 80052c2:	600a      	str	r2, [r1, #0]
 80052c4:	681e      	ldr	r6, [r3, #0]
 80052c6:	6862      	ldr	r2, [r4, #4]
 80052c8:	2100      	movs	r1, #0
 80052ca:	4630      	mov	r0, r6
 80052cc:	f7fa ff90 	bl	80001f0 <memchr>
 80052d0:	b108      	cbz	r0, 80052d6 <_printf_i+0x1f2>
 80052d2:	1b80      	subs	r0, r0, r6
 80052d4:	6060      	str	r0, [r4, #4]
 80052d6:	6863      	ldr	r3, [r4, #4]
 80052d8:	6123      	str	r3, [r4, #16]
 80052da:	2300      	movs	r3, #0
 80052dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052e0:	e7a8      	b.n	8005234 <_printf_i+0x150>
 80052e2:	6923      	ldr	r3, [r4, #16]
 80052e4:	4632      	mov	r2, r6
 80052e6:	4649      	mov	r1, r9
 80052e8:	4640      	mov	r0, r8
 80052ea:	47d0      	blx	sl
 80052ec:	3001      	adds	r0, #1
 80052ee:	d0ab      	beq.n	8005248 <_printf_i+0x164>
 80052f0:	6823      	ldr	r3, [r4, #0]
 80052f2:	079b      	lsls	r3, r3, #30
 80052f4:	d413      	bmi.n	800531e <_printf_i+0x23a>
 80052f6:	68e0      	ldr	r0, [r4, #12]
 80052f8:	9b03      	ldr	r3, [sp, #12]
 80052fa:	4298      	cmp	r0, r3
 80052fc:	bfb8      	it	lt
 80052fe:	4618      	movlt	r0, r3
 8005300:	e7a4      	b.n	800524c <_printf_i+0x168>
 8005302:	2301      	movs	r3, #1
 8005304:	4632      	mov	r2, r6
 8005306:	4649      	mov	r1, r9
 8005308:	4640      	mov	r0, r8
 800530a:	47d0      	blx	sl
 800530c:	3001      	adds	r0, #1
 800530e:	d09b      	beq.n	8005248 <_printf_i+0x164>
 8005310:	3501      	adds	r5, #1
 8005312:	68e3      	ldr	r3, [r4, #12]
 8005314:	9903      	ldr	r1, [sp, #12]
 8005316:	1a5b      	subs	r3, r3, r1
 8005318:	42ab      	cmp	r3, r5
 800531a:	dcf2      	bgt.n	8005302 <_printf_i+0x21e>
 800531c:	e7eb      	b.n	80052f6 <_printf_i+0x212>
 800531e:	2500      	movs	r5, #0
 8005320:	f104 0619 	add.w	r6, r4, #25
 8005324:	e7f5      	b.n	8005312 <_printf_i+0x22e>
 8005326:	bf00      	nop
 8005328:	0800a05a 	.word	0x0800a05a
 800532c:	0800a06b 	.word	0x0800a06b

08005330 <_scanf_float>:
 8005330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005334:	b087      	sub	sp, #28
 8005336:	4617      	mov	r7, r2
 8005338:	9303      	str	r3, [sp, #12]
 800533a:	688b      	ldr	r3, [r1, #8]
 800533c:	1e5a      	subs	r2, r3, #1
 800533e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005342:	bf83      	ittte	hi
 8005344:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005348:	195b      	addhi	r3, r3, r5
 800534a:	9302      	strhi	r3, [sp, #8]
 800534c:	2300      	movls	r3, #0
 800534e:	bf86      	itte	hi
 8005350:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005354:	608b      	strhi	r3, [r1, #8]
 8005356:	9302      	strls	r3, [sp, #8]
 8005358:	680b      	ldr	r3, [r1, #0]
 800535a:	468b      	mov	fp, r1
 800535c:	2500      	movs	r5, #0
 800535e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005362:	f84b 3b1c 	str.w	r3, [fp], #28
 8005366:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800536a:	4680      	mov	r8, r0
 800536c:	460c      	mov	r4, r1
 800536e:	465e      	mov	r6, fp
 8005370:	46aa      	mov	sl, r5
 8005372:	46a9      	mov	r9, r5
 8005374:	9501      	str	r5, [sp, #4]
 8005376:	68a2      	ldr	r2, [r4, #8]
 8005378:	b152      	cbz	r2, 8005390 <_scanf_float+0x60>
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	781b      	ldrb	r3, [r3, #0]
 800537e:	2b4e      	cmp	r3, #78	; 0x4e
 8005380:	d864      	bhi.n	800544c <_scanf_float+0x11c>
 8005382:	2b40      	cmp	r3, #64	; 0x40
 8005384:	d83c      	bhi.n	8005400 <_scanf_float+0xd0>
 8005386:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800538a:	b2c8      	uxtb	r0, r1
 800538c:	280e      	cmp	r0, #14
 800538e:	d93a      	bls.n	8005406 <_scanf_float+0xd6>
 8005390:	f1b9 0f00 	cmp.w	r9, #0
 8005394:	d003      	beq.n	800539e <_scanf_float+0x6e>
 8005396:	6823      	ldr	r3, [r4, #0]
 8005398:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800539c:	6023      	str	r3, [r4, #0]
 800539e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80053a2:	f1ba 0f01 	cmp.w	sl, #1
 80053a6:	f200 8113 	bhi.w	80055d0 <_scanf_float+0x2a0>
 80053aa:	455e      	cmp	r6, fp
 80053ac:	f200 8105 	bhi.w	80055ba <_scanf_float+0x28a>
 80053b0:	2501      	movs	r5, #1
 80053b2:	4628      	mov	r0, r5
 80053b4:	b007      	add	sp, #28
 80053b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053ba:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80053be:	2a0d      	cmp	r2, #13
 80053c0:	d8e6      	bhi.n	8005390 <_scanf_float+0x60>
 80053c2:	a101      	add	r1, pc, #4	; (adr r1, 80053c8 <_scanf_float+0x98>)
 80053c4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80053c8:	08005507 	.word	0x08005507
 80053cc:	08005391 	.word	0x08005391
 80053d0:	08005391 	.word	0x08005391
 80053d4:	08005391 	.word	0x08005391
 80053d8:	08005567 	.word	0x08005567
 80053dc:	0800553f 	.word	0x0800553f
 80053e0:	08005391 	.word	0x08005391
 80053e4:	08005391 	.word	0x08005391
 80053e8:	08005515 	.word	0x08005515
 80053ec:	08005391 	.word	0x08005391
 80053f0:	08005391 	.word	0x08005391
 80053f4:	08005391 	.word	0x08005391
 80053f8:	08005391 	.word	0x08005391
 80053fc:	080054cd 	.word	0x080054cd
 8005400:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005404:	e7db      	b.n	80053be <_scanf_float+0x8e>
 8005406:	290e      	cmp	r1, #14
 8005408:	d8c2      	bhi.n	8005390 <_scanf_float+0x60>
 800540a:	a001      	add	r0, pc, #4	; (adr r0, 8005410 <_scanf_float+0xe0>)
 800540c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005410:	080054bf 	.word	0x080054bf
 8005414:	08005391 	.word	0x08005391
 8005418:	080054bf 	.word	0x080054bf
 800541c:	08005553 	.word	0x08005553
 8005420:	08005391 	.word	0x08005391
 8005424:	0800546d 	.word	0x0800546d
 8005428:	080054a9 	.word	0x080054a9
 800542c:	080054a9 	.word	0x080054a9
 8005430:	080054a9 	.word	0x080054a9
 8005434:	080054a9 	.word	0x080054a9
 8005438:	080054a9 	.word	0x080054a9
 800543c:	080054a9 	.word	0x080054a9
 8005440:	080054a9 	.word	0x080054a9
 8005444:	080054a9 	.word	0x080054a9
 8005448:	080054a9 	.word	0x080054a9
 800544c:	2b6e      	cmp	r3, #110	; 0x6e
 800544e:	d809      	bhi.n	8005464 <_scanf_float+0x134>
 8005450:	2b60      	cmp	r3, #96	; 0x60
 8005452:	d8b2      	bhi.n	80053ba <_scanf_float+0x8a>
 8005454:	2b54      	cmp	r3, #84	; 0x54
 8005456:	d077      	beq.n	8005548 <_scanf_float+0x218>
 8005458:	2b59      	cmp	r3, #89	; 0x59
 800545a:	d199      	bne.n	8005390 <_scanf_float+0x60>
 800545c:	2d07      	cmp	r5, #7
 800545e:	d197      	bne.n	8005390 <_scanf_float+0x60>
 8005460:	2508      	movs	r5, #8
 8005462:	e029      	b.n	80054b8 <_scanf_float+0x188>
 8005464:	2b74      	cmp	r3, #116	; 0x74
 8005466:	d06f      	beq.n	8005548 <_scanf_float+0x218>
 8005468:	2b79      	cmp	r3, #121	; 0x79
 800546a:	e7f6      	b.n	800545a <_scanf_float+0x12a>
 800546c:	6821      	ldr	r1, [r4, #0]
 800546e:	05c8      	lsls	r0, r1, #23
 8005470:	d51a      	bpl.n	80054a8 <_scanf_float+0x178>
 8005472:	9b02      	ldr	r3, [sp, #8]
 8005474:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005478:	6021      	str	r1, [r4, #0]
 800547a:	f109 0901 	add.w	r9, r9, #1
 800547e:	b11b      	cbz	r3, 8005488 <_scanf_float+0x158>
 8005480:	3b01      	subs	r3, #1
 8005482:	3201      	adds	r2, #1
 8005484:	9302      	str	r3, [sp, #8]
 8005486:	60a2      	str	r2, [r4, #8]
 8005488:	68a3      	ldr	r3, [r4, #8]
 800548a:	3b01      	subs	r3, #1
 800548c:	60a3      	str	r3, [r4, #8]
 800548e:	6923      	ldr	r3, [r4, #16]
 8005490:	3301      	adds	r3, #1
 8005492:	6123      	str	r3, [r4, #16]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	3b01      	subs	r3, #1
 8005498:	2b00      	cmp	r3, #0
 800549a:	607b      	str	r3, [r7, #4]
 800549c:	f340 8084 	ble.w	80055a8 <_scanf_float+0x278>
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	3301      	adds	r3, #1
 80054a4:	603b      	str	r3, [r7, #0]
 80054a6:	e766      	b.n	8005376 <_scanf_float+0x46>
 80054a8:	eb1a 0f05 	cmn.w	sl, r5
 80054ac:	f47f af70 	bne.w	8005390 <_scanf_float+0x60>
 80054b0:	6822      	ldr	r2, [r4, #0]
 80054b2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80054b6:	6022      	str	r2, [r4, #0]
 80054b8:	f806 3b01 	strb.w	r3, [r6], #1
 80054bc:	e7e4      	b.n	8005488 <_scanf_float+0x158>
 80054be:	6822      	ldr	r2, [r4, #0]
 80054c0:	0610      	lsls	r0, r2, #24
 80054c2:	f57f af65 	bpl.w	8005390 <_scanf_float+0x60>
 80054c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80054ca:	e7f4      	b.n	80054b6 <_scanf_float+0x186>
 80054cc:	f1ba 0f00 	cmp.w	sl, #0
 80054d0:	d10e      	bne.n	80054f0 <_scanf_float+0x1c0>
 80054d2:	f1b9 0f00 	cmp.w	r9, #0
 80054d6:	d10e      	bne.n	80054f6 <_scanf_float+0x1c6>
 80054d8:	6822      	ldr	r2, [r4, #0]
 80054da:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80054de:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80054e2:	d108      	bne.n	80054f6 <_scanf_float+0x1c6>
 80054e4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80054e8:	6022      	str	r2, [r4, #0]
 80054ea:	f04f 0a01 	mov.w	sl, #1
 80054ee:	e7e3      	b.n	80054b8 <_scanf_float+0x188>
 80054f0:	f1ba 0f02 	cmp.w	sl, #2
 80054f4:	d055      	beq.n	80055a2 <_scanf_float+0x272>
 80054f6:	2d01      	cmp	r5, #1
 80054f8:	d002      	beq.n	8005500 <_scanf_float+0x1d0>
 80054fa:	2d04      	cmp	r5, #4
 80054fc:	f47f af48 	bne.w	8005390 <_scanf_float+0x60>
 8005500:	3501      	adds	r5, #1
 8005502:	b2ed      	uxtb	r5, r5
 8005504:	e7d8      	b.n	80054b8 <_scanf_float+0x188>
 8005506:	f1ba 0f01 	cmp.w	sl, #1
 800550a:	f47f af41 	bne.w	8005390 <_scanf_float+0x60>
 800550e:	f04f 0a02 	mov.w	sl, #2
 8005512:	e7d1      	b.n	80054b8 <_scanf_float+0x188>
 8005514:	b97d      	cbnz	r5, 8005536 <_scanf_float+0x206>
 8005516:	f1b9 0f00 	cmp.w	r9, #0
 800551a:	f47f af3c 	bne.w	8005396 <_scanf_float+0x66>
 800551e:	6822      	ldr	r2, [r4, #0]
 8005520:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005524:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005528:	f47f af39 	bne.w	800539e <_scanf_float+0x6e>
 800552c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005530:	6022      	str	r2, [r4, #0]
 8005532:	2501      	movs	r5, #1
 8005534:	e7c0      	b.n	80054b8 <_scanf_float+0x188>
 8005536:	2d03      	cmp	r5, #3
 8005538:	d0e2      	beq.n	8005500 <_scanf_float+0x1d0>
 800553a:	2d05      	cmp	r5, #5
 800553c:	e7de      	b.n	80054fc <_scanf_float+0x1cc>
 800553e:	2d02      	cmp	r5, #2
 8005540:	f47f af26 	bne.w	8005390 <_scanf_float+0x60>
 8005544:	2503      	movs	r5, #3
 8005546:	e7b7      	b.n	80054b8 <_scanf_float+0x188>
 8005548:	2d06      	cmp	r5, #6
 800554a:	f47f af21 	bne.w	8005390 <_scanf_float+0x60>
 800554e:	2507      	movs	r5, #7
 8005550:	e7b2      	b.n	80054b8 <_scanf_float+0x188>
 8005552:	6822      	ldr	r2, [r4, #0]
 8005554:	0591      	lsls	r1, r2, #22
 8005556:	f57f af1b 	bpl.w	8005390 <_scanf_float+0x60>
 800555a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800555e:	6022      	str	r2, [r4, #0]
 8005560:	f8cd 9004 	str.w	r9, [sp, #4]
 8005564:	e7a8      	b.n	80054b8 <_scanf_float+0x188>
 8005566:	6822      	ldr	r2, [r4, #0]
 8005568:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800556c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005570:	d006      	beq.n	8005580 <_scanf_float+0x250>
 8005572:	0550      	lsls	r0, r2, #21
 8005574:	f57f af0c 	bpl.w	8005390 <_scanf_float+0x60>
 8005578:	f1b9 0f00 	cmp.w	r9, #0
 800557c:	f43f af0f 	beq.w	800539e <_scanf_float+0x6e>
 8005580:	0591      	lsls	r1, r2, #22
 8005582:	bf58      	it	pl
 8005584:	9901      	ldrpl	r1, [sp, #4]
 8005586:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800558a:	bf58      	it	pl
 800558c:	eba9 0101 	subpl.w	r1, r9, r1
 8005590:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005594:	bf58      	it	pl
 8005596:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800559a:	6022      	str	r2, [r4, #0]
 800559c:	f04f 0900 	mov.w	r9, #0
 80055a0:	e78a      	b.n	80054b8 <_scanf_float+0x188>
 80055a2:	f04f 0a03 	mov.w	sl, #3
 80055a6:	e787      	b.n	80054b8 <_scanf_float+0x188>
 80055a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80055ac:	4639      	mov	r1, r7
 80055ae:	4640      	mov	r0, r8
 80055b0:	4798      	blx	r3
 80055b2:	2800      	cmp	r0, #0
 80055b4:	f43f aedf 	beq.w	8005376 <_scanf_float+0x46>
 80055b8:	e6ea      	b.n	8005390 <_scanf_float+0x60>
 80055ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80055be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80055c2:	463a      	mov	r2, r7
 80055c4:	4640      	mov	r0, r8
 80055c6:	4798      	blx	r3
 80055c8:	6923      	ldr	r3, [r4, #16]
 80055ca:	3b01      	subs	r3, #1
 80055cc:	6123      	str	r3, [r4, #16]
 80055ce:	e6ec      	b.n	80053aa <_scanf_float+0x7a>
 80055d0:	1e6b      	subs	r3, r5, #1
 80055d2:	2b06      	cmp	r3, #6
 80055d4:	d825      	bhi.n	8005622 <_scanf_float+0x2f2>
 80055d6:	2d02      	cmp	r5, #2
 80055d8:	d836      	bhi.n	8005648 <_scanf_float+0x318>
 80055da:	455e      	cmp	r6, fp
 80055dc:	f67f aee8 	bls.w	80053b0 <_scanf_float+0x80>
 80055e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80055e4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80055e8:	463a      	mov	r2, r7
 80055ea:	4640      	mov	r0, r8
 80055ec:	4798      	blx	r3
 80055ee:	6923      	ldr	r3, [r4, #16]
 80055f0:	3b01      	subs	r3, #1
 80055f2:	6123      	str	r3, [r4, #16]
 80055f4:	e7f1      	b.n	80055da <_scanf_float+0x2aa>
 80055f6:	9802      	ldr	r0, [sp, #8]
 80055f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80055fc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005600:	9002      	str	r0, [sp, #8]
 8005602:	463a      	mov	r2, r7
 8005604:	4640      	mov	r0, r8
 8005606:	4798      	blx	r3
 8005608:	6923      	ldr	r3, [r4, #16]
 800560a:	3b01      	subs	r3, #1
 800560c:	6123      	str	r3, [r4, #16]
 800560e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005612:	fa5f fa8a 	uxtb.w	sl, sl
 8005616:	f1ba 0f02 	cmp.w	sl, #2
 800561a:	d1ec      	bne.n	80055f6 <_scanf_float+0x2c6>
 800561c:	3d03      	subs	r5, #3
 800561e:	b2ed      	uxtb	r5, r5
 8005620:	1b76      	subs	r6, r6, r5
 8005622:	6823      	ldr	r3, [r4, #0]
 8005624:	05da      	lsls	r2, r3, #23
 8005626:	d52f      	bpl.n	8005688 <_scanf_float+0x358>
 8005628:	055b      	lsls	r3, r3, #21
 800562a:	d510      	bpl.n	800564e <_scanf_float+0x31e>
 800562c:	455e      	cmp	r6, fp
 800562e:	f67f aebf 	bls.w	80053b0 <_scanf_float+0x80>
 8005632:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005636:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800563a:	463a      	mov	r2, r7
 800563c:	4640      	mov	r0, r8
 800563e:	4798      	blx	r3
 8005640:	6923      	ldr	r3, [r4, #16]
 8005642:	3b01      	subs	r3, #1
 8005644:	6123      	str	r3, [r4, #16]
 8005646:	e7f1      	b.n	800562c <_scanf_float+0x2fc>
 8005648:	46aa      	mov	sl, r5
 800564a:	9602      	str	r6, [sp, #8]
 800564c:	e7df      	b.n	800560e <_scanf_float+0x2de>
 800564e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005652:	6923      	ldr	r3, [r4, #16]
 8005654:	2965      	cmp	r1, #101	; 0x65
 8005656:	f103 33ff 	add.w	r3, r3, #4294967295
 800565a:	f106 35ff 	add.w	r5, r6, #4294967295
 800565e:	6123      	str	r3, [r4, #16]
 8005660:	d00c      	beq.n	800567c <_scanf_float+0x34c>
 8005662:	2945      	cmp	r1, #69	; 0x45
 8005664:	d00a      	beq.n	800567c <_scanf_float+0x34c>
 8005666:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800566a:	463a      	mov	r2, r7
 800566c:	4640      	mov	r0, r8
 800566e:	4798      	blx	r3
 8005670:	6923      	ldr	r3, [r4, #16]
 8005672:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005676:	3b01      	subs	r3, #1
 8005678:	1eb5      	subs	r5, r6, #2
 800567a:	6123      	str	r3, [r4, #16]
 800567c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005680:	463a      	mov	r2, r7
 8005682:	4640      	mov	r0, r8
 8005684:	4798      	blx	r3
 8005686:	462e      	mov	r6, r5
 8005688:	6825      	ldr	r5, [r4, #0]
 800568a:	f015 0510 	ands.w	r5, r5, #16
 800568e:	d158      	bne.n	8005742 <_scanf_float+0x412>
 8005690:	7035      	strb	r5, [r6, #0]
 8005692:	6823      	ldr	r3, [r4, #0]
 8005694:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005698:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800569c:	d11c      	bne.n	80056d8 <_scanf_float+0x3a8>
 800569e:	9b01      	ldr	r3, [sp, #4]
 80056a0:	454b      	cmp	r3, r9
 80056a2:	eba3 0209 	sub.w	r2, r3, r9
 80056a6:	d124      	bne.n	80056f2 <_scanf_float+0x3c2>
 80056a8:	2200      	movs	r2, #0
 80056aa:	4659      	mov	r1, fp
 80056ac:	4640      	mov	r0, r8
 80056ae:	f000 fe9d 	bl	80063ec <_strtod_r>
 80056b2:	9b03      	ldr	r3, [sp, #12]
 80056b4:	6821      	ldr	r1, [r4, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f011 0f02 	tst.w	r1, #2
 80056bc:	ec57 6b10 	vmov	r6, r7, d0
 80056c0:	f103 0204 	add.w	r2, r3, #4
 80056c4:	d020      	beq.n	8005708 <_scanf_float+0x3d8>
 80056c6:	9903      	ldr	r1, [sp, #12]
 80056c8:	600a      	str	r2, [r1, #0]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	e9c3 6700 	strd	r6, r7, [r3]
 80056d0:	68e3      	ldr	r3, [r4, #12]
 80056d2:	3301      	adds	r3, #1
 80056d4:	60e3      	str	r3, [r4, #12]
 80056d6:	e66c      	b.n	80053b2 <_scanf_float+0x82>
 80056d8:	9b04      	ldr	r3, [sp, #16]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d0e4      	beq.n	80056a8 <_scanf_float+0x378>
 80056de:	9905      	ldr	r1, [sp, #20]
 80056e0:	230a      	movs	r3, #10
 80056e2:	462a      	mov	r2, r5
 80056e4:	3101      	adds	r1, #1
 80056e6:	4640      	mov	r0, r8
 80056e8:	f000 ff0a 	bl	8006500 <_strtol_r>
 80056ec:	9b04      	ldr	r3, [sp, #16]
 80056ee:	9e05      	ldr	r6, [sp, #20]
 80056f0:	1ac2      	subs	r2, r0, r3
 80056f2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80056f6:	429e      	cmp	r6, r3
 80056f8:	bf28      	it	cs
 80056fa:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80056fe:	4912      	ldr	r1, [pc, #72]	; (8005748 <_scanf_float+0x418>)
 8005700:	4630      	mov	r0, r6
 8005702:	f000 f82b 	bl	800575c <siprintf>
 8005706:	e7cf      	b.n	80056a8 <_scanf_float+0x378>
 8005708:	f011 0f04 	tst.w	r1, #4
 800570c:	9903      	ldr	r1, [sp, #12]
 800570e:	600a      	str	r2, [r1, #0]
 8005710:	d1db      	bne.n	80056ca <_scanf_float+0x39a>
 8005712:	f8d3 8000 	ldr.w	r8, [r3]
 8005716:	ee10 2a10 	vmov	r2, s0
 800571a:	ee10 0a10 	vmov	r0, s0
 800571e:	463b      	mov	r3, r7
 8005720:	4639      	mov	r1, r7
 8005722:	f7fb fa0b 	bl	8000b3c <__aeabi_dcmpun>
 8005726:	b128      	cbz	r0, 8005734 <_scanf_float+0x404>
 8005728:	4808      	ldr	r0, [pc, #32]	; (800574c <_scanf_float+0x41c>)
 800572a:	f000 f811 	bl	8005750 <nanf>
 800572e:	ed88 0a00 	vstr	s0, [r8]
 8005732:	e7cd      	b.n	80056d0 <_scanf_float+0x3a0>
 8005734:	4630      	mov	r0, r6
 8005736:	4639      	mov	r1, r7
 8005738:	f7fb fa5e 	bl	8000bf8 <__aeabi_d2f>
 800573c:	f8c8 0000 	str.w	r0, [r8]
 8005740:	e7c6      	b.n	80056d0 <_scanf_float+0x3a0>
 8005742:	2500      	movs	r5, #0
 8005744:	e635      	b.n	80053b2 <_scanf_float+0x82>
 8005746:	bf00      	nop
 8005748:	0800a07c 	.word	0x0800a07c
 800574c:	0800a498 	.word	0x0800a498

08005750 <nanf>:
 8005750:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005758 <nanf+0x8>
 8005754:	4770      	bx	lr
 8005756:	bf00      	nop
 8005758:	7fc00000 	.word	0x7fc00000

0800575c <siprintf>:
 800575c:	b40e      	push	{r1, r2, r3}
 800575e:	b500      	push	{lr}
 8005760:	b09c      	sub	sp, #112	; 0x70
 8005762:	ab1d      	add	r3, sp, #116	; 0x74
 8005764:	9002      	str	r0, [sp, #8]
 8005766:	9006      	str	r0, [sp, #24]
 8005768:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800576c:	4809      	ldr	r0, [pc, #36]	; (8005794 <siprintf+0x38>)
 800576e:	9107      	str	r1, [sp, #28]
 8005770:	9104      	str	r1, [sp, #16]
 8005772:	4909      	ldr	r1, [pc, #36]	; (8005798 <siprintf+0x3c>)
 8005774:	f853 2b04 	ldr.w	r2, [r3], #4
 8005778:	9105      	str	r1, [sp, #20]
 800577a:	6800      	ldr	r0, [r0, #0]
 800577c:	9301      	str	r3, [sp, #4]
 800577e:	a902      	add	r1, sp, #8
 8005780:	f002 fea6 	bl	80084d0 <_svfiprintf_r>
 8005784:	9b02      	ldr	r3, [sp, #8]
 8005786:	2200      	movs	r2, #0
 8005788:	701a      	strb	r2, [r3, #0]
 800578a:	b01c      	add	sp, #112	; 0x70
 800578c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005790:	b003      	add	sp, #12
 8005792:	4770      	bx	lr
 8005794:	20000080 	.word	0x20000080
 8005798:	ffff0208 	.word	0xffff0208

0800579c <sulp>:
 800579c:	b570      	push	{r4, r5, r6, lr}
 800579e:	4604      	mov	r4, r0
 80057a0:	460d      	mov	r5, r1
 80057a2:	ec45 4b10 	vmov	d0, r4, r5
 80057a6:	4616      	mov	r6, r2
 80057a8:	f002 fc2e 	bl	8008008 <__ulp>
 80057ac:	ec51 0b10 	vmov	r0, r1, d0
 80057b0:	b17e      	cbz	r6, 80057d2 <sulp+0x36>
 80057b2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80057b6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	dd09      	ble.n	80057d2 <sulp+0x36>
 80057be:	051b      	lsls	r3, r3, #20
 80057c0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80057c4:	2400      	movs	r4, #0
 80057c6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80057ca:	4622      	mov	r2, r4
 80057cc:	462b      	mov	r3, r5
 80057ce:	f7fa ff1b 	bl	8000608 <__aeabi_dmul>
 80057d2:	bd70      	pop	{r4, r5, r6, pc}
 80057d4:	0000      	movs	r0, r0
	...

080057d8 <_strtod_l>:
 80057d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057dc:	b0a3      	sub	sp, #140	; 0x8c
 80057de:	461f      	mov	r7, r3
 80057e0:	2300      	movs	r3, #0
 80057e2:	931e      	str	r3, [sp, #120]	; 0x78
 80057e4:	4ba4      	ldr	r3, [pc, #656]	; (8005a78 <_strtod_l+0x2a0>)
 80057e6:	9219      	str	r2, [sp, #100]	; 0x64
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	9307      	str	r3, [sp, #28]
 80057ec:	4604      	mov	r4, r0
 80057ee:	4618      	mov	r0, r3
 80057f0:	4688      	mov	r8, r1
 80057f2:	f7fa fcf5 	bl	80001e0 <strlen>
 80057f6:	f04f 0a00 	mov.w	sl, #0
 80057fa:	4605      	mov	r5, r0
 80057fc:	f04f 0b00 	mov.w	fp, #0
 8005800:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8005804:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005806:	781a      	ldrb	r2, [r3, #0]
 8005808:	2a2b      	cmp	r2, #43	; 0x2b
 800580a:	d04c      	beq.n	80058a6 <_strtod_l+0xce>
 800580c:	d839      	bhi.n	8005882 <_strtod_l+0xaa>
 800580e:	2a0d      	cmp	r2, #13
 8005810:	d832      	bhi.n	8005878 <_strtod_l+0xa0>
 8005812:	2a08      	cmp	r2, #8
 8005814:	d832      	bhi.n	800587c <_strtod_l+0xa4>
 8005816:	2a00      	cmp	r2, #0
 8005818:	d03c      	beq.n	8005894 <_strtod_l+0xbc>
 800581a:	2300      	movs	r3, #0
 800581c:	930e      	str	r3, [sp, #56]	; 0x38
 800581e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8005820:	7833      	ldrb	r3, [r6, #0]
 8005822:	2b30      	cmp	r3, #48	; 0x30
 8005824:	f040 80b4 	bne.w	8005990 <_strtod_l+0x1b8>
 8005828:	7873      	ldrb	r3, [r6, #1]
 800582a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800582e:	2b58      	cmp	r3, #88	; 0x58
 8005830:	d16c      	bne.n	800590c <_strtod_l+0x134>
 8005832:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005834:	9301      	str	r3, [sp, #4]
 8005836:	ab1e      	add	r3, sp, #120	; 0x78
 8005838:	9702      	str	r7, [sp, #8]
 800583a:	9300      	str	r3, [sp, #0]
 800583c:	4a8f      	ldr	r2, [pc, #572]	; (8005a7c <_strtod_l+0x2a4>)
 800583e:	ab1f      	add	r3, sp, #124	; 0x7c
 8005840:	a91d      	add	r1, sp, #116	; 0x74
 8005842:	4620      	mov	r0, r4
 8005844:	f001 fd40 	bl	80072c8 <__gethex>
 8005848:	f010 0707 	ands.w	r7, r0, #7
 800584c:	4605      	mov	r5, r0
 800584e:	d005      	beq.n	800585c <_strtod_l+0x84>
 8005850:	2f06      	cmp	r7, #6
 8005852:	d12a      	bne.n	80058aa <_strtod_l+0xd2>
 8005854:	3601      	adds	r6, #1
 8005856:	2300      	movs	r3, #0
 8005858:	961d      	str	r6, [sp, #116]	; 0x74
 800585a:	930e      	str	r3, [sp, #56]	; 0x38
 800585c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800585e:	2b00      	cmp	r3, #0
 8005860:	f040 8596 	bne.w	8006390 <_strtod_l+0xbb8>
 8005864:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005866:	b1db      	cbz	r3, 80058a0 <_strtod_l+0xc8>
 8005868:	4652      	mov	r2, sl
 800586a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800586e:	ec43 2b10 	vmov	d0, r2, r3
 8005872:	b023      	add	sp, #140	; 0x8c
 8005874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005878:	2a20      	cmp	r2, #32
 800587a:	d1ce      	bne.n	800581a <_strtod_l+0x42>
 800587c:	3301      	adds	r3, #1
 800587e:	931d      	str	r3, [sp, #116]	; 0x74
 8005880:	e7c0      	b.n	8005804 <_strtod_l+0x2c>
 8005882:	2a2d      	cmp	r2, #45	; 0x2d
 8005884:	d1c9      	bne.n	800581a <_strtod_l+0x42>
 8005886:	2201      	movs	r2, #1
 8005888:	920e      	str	r2, [sp, #56]	; 0x38
 800588a:	1c5a      	adds	r2, r3, #1
 800588c:	921d      	str	r2, [sp, #116]	; 0x74
 800588e:	785b      	ldrb	r3, [r3, #1]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1c4      	bne.n	800581e <_strtod_l+0x46>
 8005894:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005896:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800589a:	2b00      	cmp	r3, #0
 800589c:	f040 8576 	bne.w	800638c <_strtod_l+0xbb4>
 80058a0:	4652      	mov	r2, sl
 80058a2:	465b      	mov	r3, fp
 80058a4:	e7e3      	b.n	800586e <_strtod_l+0x96>
 80058a6:	2200      	movs	r2, #0
 80058a8:	e7ee      	b.n	8005888 <_strtod_l+0xb0>
 80058aa:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80058ac:	b13a      	cbz	r2, 80058be <_strtod_l+0xe6>
 80058ae:	2135      	movs	r1, #53	; 0x35
 80058b0:	a820      	add	r0, sp, #128	; 0x80
 80058b2:	f002 fcb4 	bl	800821e <__copybits>
 80058b6:	991e      	ldr	r1, [sp, #120]	; 0x78
 80058b8:	4620      	mov	r0, r4
 80058ba:	f002 f879 	bl	80079b0 <_Bfree>
 80058be:	3f01      	subs	r7, #1
 80058c0:	2f05      	cmp	r7, #5
 80058c2:	d807      	bhi.n	80058d4 <_strtod_l+0xfc>
 80058c4:	e8df f007 	tbb	[pc, r7]
 80058c8:	1d180b0e 	.word	0x1d180b0e
 80058cc:	030e      	.short	0x030e
 80058ce:	f04f 0b00 	mov.w	fp, #0
 80058d2:	46da      	mov	sl, fp
 80058d4:	0728      	lsls	r0, r5, #28
 80058d6:	d5c1      	bpl.n	800585c <_strtod_l+0x84>
 80058d8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80058dc:	e7be      	b.n	800585c <_strtod_l+0x84>
 80058de:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 80058e2:	e7f7      	b.n	80058d4 <_strtod_l+0xfc>
 80058e4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 80058e8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80058ea:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80058ee:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80058f2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80058f6:	e7ed      	b.n	80058d4 <_strtod_l+0xfc>
 80058f8:	f8df b184 	ldr.w	fp, [pc, #388]	; 8005a80 <_strtod_l+0x2a8>
 80058fc:	f04f 0a00 	mov.w	sl, #0
 8005900:	e7e8      	b.n	80058d4 <_strtod_l+0xfc>
 8005902:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005906:	f04f 3aff 	mov.w	sl, #4294967295
 800590a:	e7e3      	b.n	80058d4 <_strtod_l+0xfc>
 800590c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800590e:	1c5a      	adds	r2, r3, #1
 8005910:	921d      	str	r2, [sp, #116]	; 0x74
 8005912:	785b      	ldrb	r3, [r3, #1]
 8005914:	2b30      	cmp	r3, #48	; 0x30
 8005916:	d0f9      	beq.n	800590c <_strtod_l+0x134>
 8005918:	2b00      	cmp	r3, #0
 800591a:	d09f      	beq.n	800585c <_strtod_l+0x84>
 800591c:	2301      	movs	r3, #1
 800591e:	f04f 0900 	mov.w	r9, #0
 8005922:	9304      	str	r3, [sp, #16]
 8005924:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005926:	930a      	str	r3, [sp, #40]	; 0x28
 8005928:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800592c:	464f      	mov	r7, r9
 800592e:	220a      	movs	r2, #10
 8005930:	981d      	ldr	r0, [sp, #116]	; 0x74
 8005932:	7806      	ldrb	r6, [r0, #0]
 8005934:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8005938:	b2d9      	uxtb	r1, r3
 800593a:	2909      	cmp	r1, #9
 800593c:	d92a      	bls.n	8005994 <_strtod_l+0x1bc>
 800593e:	9907      	ldr	r1, [sp, #28]
 8005940:	462a      	mov	r2, r5
 8005942:	f002 fedd 	bl	8008700 <strncmp>
 8005946:	b398      	cbz	r0, 80059b0 <_strtod_l+0x1d8>
 8005948:	2000      	movs	r0, #0
 800594a:	4633      	mov	r3, r6
 800594c:	463d      	mov	r5, r7
 800594e:	9007      	str	r0, [sp, #28]
 8005950:	4602      	mov	r2, r0
 8005952:	2b65      	cmp	r3, #101	; 0x65
 8005954:	d001      	beq.n	800595a <_strtod_l+0x182>
 8005956:	2b45      	cmp	r3, #69	; 0x45
 8005958:	d118      	bne.n	800598c <_strtod_l+0x1b4>
 800595a:	b91d      	cbnz	r5, 8005964 <_strtod_l+0x18c>
 800595c:	9b04      	ldr	r3, [sp, #16]
 800595e:	4303      	orrs	r3, r0
 8005960:	d098      	beq.n	8005894 <_strtod_l+0xbc>
 8005962:	2500      	movs	r5, #0
 8005964:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8005968:	f108 0301 	add.w	r3, r8, #1
 800596c:	931d      	str	r3, [sp, #116]	; 0x74
 800596e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005972:	2b2b      	cmp	r3, #43	; 0x2b
 8005974:	d075      	beq.n	8005a62 <_strtod_l+0x28a>
 8005976:	2b2d      	cmp	r3, #45	; 0x2d
 8005978:	d07b      	beq.n	8005a72 <_strtod_l+0x29a>
 800597a:	f04f 0c00 	mov.w	ip, #0
 800597e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8005982:	2909      	cmp	r1, #9
 8005984:	f240 8082 	bls.w	8005a8c <_strtod_l+0x2b4>
 8005988:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800598c:	2600      	movs	r6, #0
 800598e:	e09d      	b.n	8005acc <_strtod_l+0x2f4>
 8005990:	2300      	movs	r3, #0
 8005992:	e7c4      	b.n	800591e <_strtod_l+0x146>
 8005994:	2f08      	cmp	r7, #8
 8005996:	bfd8      	it	le
 8005998:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800599a:	f100 0001 	add.w	r0, r0, #1
 800599e:	bfda      	itte	le
 80059a0:	fb02 3301 	mlale	r3, r2, r1, r3
 80059a4:	9309      	strle	r3, [sp, #36]	; 0x24
 80059a6:	fb02 3909 	mlagt	r9, r2, r9, r3
 80059aa:	3701      	adds	r7, #1
 80059ac:	901d      	str	r0, [sp, #116]	; 0x74
 80059ae:	e7bf      	b.n	8005930 <_strtod_l+0x158>
 80059b0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80059b2:	195a      	adds	r2, r3, r5
 80059b4:	921d      	str	r2, [sp, #116]	; 0x74
 80059b6:	5d5b      	ldrb	r3, [r3, r5]
 80059b8:	2f00      	cmp	r7, #0
 80059ba:	d037      	beq.n	8005a2c <_strtod_l+0x254>
 80059bc:	9007      	str	r0, [sp, #28]
 80059be:	463d      	mov	r5, r7
 80059c0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80059c4:	2a09      	cmp	r2, #9
 80059c6:	d912      	bls.n	80059ee <_strtod_l+0x216>
 80059c8:	2201      	movs	r2, #1
 80059ca:	e7c2      	b.n	8005952 <_strtod_l+0x17a>
 80059cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80059ce:	1c5a      	adds	r2, r3, #1
 80059d0:	921d      	str	r2, [sp, #116]	; 0x74
 80059d2:	785b      	ldrb	r3, [r3, #1]
 80059d4:	3001      	adds	r0, #1
 80059d6:	2b30      	cmp	r3, #48	; 0x30
 80059d8:	d0f8      	beq.n	80059cc <_strtod_l+0x1f4>
 80059da:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80059de:	2a08      	cmp	r2, #8
 80059e0:	f200 84db 	bhi.w	800639a <_strtod_l+0xbc2>
 80059e4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80059e6:	9007      	str	r0, [sp, #28]
 80059e8:	2000      	movs	r0, #0
 80059ea:	920a      	str	r2, [sp, #40]	; 0x28
 80059ec:	4605      	mov	r5, r0
 80059ee:	3b30      	subs	r3, #48	; 0x30
 80059f0:	f100 0201 	add.w	r2, r0, #1
 80059f4:	d014      	beq.n	8005a20 <_strtod_l+0x248>
 80059f6:	9907      	ldr	r1, [sp, #28]
 80059f8:	4411      	add	r1, r2
 80059fa:	9107      	str	r1, [sp, #28]
 80059fc:	462a      	mov	r2, r5
 80059fe:	eb00 0e05 	add.w	lr, r0, r5
 8005a02:	210a      	movs	r1, #10
 8005a04:	4572      	cmp	r2, lr
 8005a06:	d113      	bne.n	8005a30 <_strtod_l+0x258>
 8005a08:	182a      	adds	r2, r5, r0
 8005a0a:	2a08      	cmp	r2, #8
 8005a0c:	f105 0501 	add.w	r5, r5, #1
 8005a10:	4405      	add	r5, r0
 8005a12:	dc1c      	bgt.n	8005a4e <_strtod_l+0x276>
 8005a14:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a16:	220a      	movs	r2, #10
 8005a18:	fb02 3301 	mla	r3, r2, r1, r3
 8005a1c:	9309      	str	r3, [sp, #36]	; 0x24
 8005a1e:	2200      	movs	r2, #0
 8005a20:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005a22:	1c59      	adds	r1, r3, #1
 8005a24:	911d      	str	r1, [sp, #116]	; 0x74
 8005a26:	785b      	ldrb	r3, [r3, #1]
 8005a28:	4610      	mov	r0, r2
 8005a2a:	e7c9      	b.n	80059c0 <_strtod_l+0x1e8>
 8005a2c:	4638      	mov	r0, r7
 8005a2e:	e7d2      	b.n	80059d6 <_strtod_l+0x1fe>
 8005a30:	2a08      	cmp	r2, #8
 8005a32:	dc04      	bgt.n	8005a3e <_strtod_l+0x266>
 8005a34:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005a36:	434e      	muls	r6, r1
 8005a38:	9609      	str	r6, [sp, #36]	; 0x24
 8005a3a:	3201      	adds	r2, #1
 8005a3c:	e7e2      	b.n	8005a04 <_strtod_l+0x22c>
 8005a3e:	f102 0c01 	add.w	ip, r2, #1
 8005a42:	f1bc 0f10 	cmp.w	ip, #16
 8005a46:	bfd8      	it	le
 8005a48:	fb01 f909 	mulle.w	r9, r1, r9
 8005a4c:	e7f5      	b.n	8005a3a <_strtod_l+0x262>
 8005a4e:	2d10      	cmp	r5, #16
 8005a50:	bfdc      	itt	le
 8005a52:	220a      	movle	r2, #10
 8005a54:	fb02 3909 	mlale	r9, r2, r9, r3
 8005a58:	e7e1      	b.n	8005a1e <_strtod_l+0x246>
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	9307      	str	r3, [sp, #28]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	e77c      	b.n	800595c <_strtod_l+0x184>
 8005a62:	f04f 0c00 	mov.w	ip, #0
 8005a66:	f108 0302 	add.w	r3, r8, #2
 8005a6a:	931d      	str	r3, [sp, #116]	; 0x74
 8005a6c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8005a70:	e785      	b.n	800597e <_strtod_l+0x1a6>
 8005a72:	f04f 0c01 	mov.w	ip, #1
 8005a76:	e7f6      	b.n	8005a66 <_strtod_l+0x28e>
 8005a78:	0800a2d8 	.word	0x0800a2d8
 8005a7c:	0800a084 	.word	0x0800a084
 8005a80:	7ff00000 	.word	0x7ff00000
 8005a84:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005a86:	1c59      	adds	r1, r3, #1
 8005a88:	911d      	str	r1, [sp, #116]	; 0x74
 8005a8a:	785b      	ldrb	r3, [r3, #1]
 8005a8c:	2b30      	cmp	r3, #48	; 0x30
 8005a8e:	d0f9      	beq.n	8005a84 <_strtod_l+0x2ac>
 8005a90:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8005a94:	2908      	cmp	r1, #8
 8005a96:	f63f af79 	bhi.w	800598c <_strtod_l+0x1b4>
 8005a9a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8005a9e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005aa0:	9308      	str	r3, [sp, #32]
 8005aa2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005aa4:	1c59      	adds	r1, r3, #1
 8005aa6:	911d      	str	r1, [sp, #116]	; 0x74
 8005aa8:	785b      	ldrb	r3, [r3, #1]
 8005aaa:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8005aae:	2e09      	cmp	r6, #9
 8005ab0:	d937      	bls.n	8005b22 <_strtod_l+0x34a>
 8005ab2:	9e08      	ldr	r6, [sp, #32]
 8005ab4:	1b89      	subs	r1, r1, r6
 8005ab6:	2908      	cmp	r1, #8
 8005ab8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8005abc:	dc02      	bgt.n	8005ac4 <_strtod_l+0x2ec>
 8005abe:	4576      	cmp	r6, lr
 8005ac0:	bfa8      	it	ge
 8005ac2:	4676      	movge	r6, lr
 8005ac4:	f1bc 0f00 	cmp.w	ip, #0
 8005ac8:	d000      	beq.n	8005acc <_strtod_l+0x2f4>
 8005aca:	4276      	negs	r6, r6
 8005acc:	2d00      	cmp	r5, #0
 8005ace:	d14f      	bne.n	8005b70 <_strtod_l+0x398>
 8005ad0:	9904      	ldr	r1, [sp, #16]
 8005ad2:	4301      	orrs	r1, r0
 8005ad4:	f47f aec2 	bne.w	800585c <_strtod_l+0x84>
 8005ad8:	2a00      	cmp	r2, #0
 8005ada:	f47f aedb 	bne.w	8005894 <_strtod_l+0xbc>
 8005ade:	2b69      	cmp	r3, #105	; 0x69
 8005ae0:	d027      	beq.n	8005b32 <_strtod_l+0x35a>
 8005ae2:	dc24      	bgt.n	8005b2e <_strtod_l+0x356>
 8005ae4:	2b49      	cmp	r3, #73	; 0x49
 8005ae6:	d024      	beq.n	8005b32 <_strtod_l+0x35a>
 8005ae8:	2b4e      	cmp	r3, #78	; 0x4e
 8005aea:	f47f aed3 	bne.w	8005894 <_strtod_l+0xbc>
 8005aee:	499e      	ldr	r1, [pc, #632]	; (8005d68 <_strtod_l+0x590>)
 8005af0:	a81d      	add	r0, sp, #116	; 0x74
 8005af2:	f001 fe41 	bl	8007778 <__match>
 8005af6:	2800      	cmp	r0, #0
 8005af8:	f43f aecc 	beq.w	8005894 <_strtod_l+0xbc>
 8005afc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005afe:	781b      	ldrb	r3, [r3, #0]
 8005b00:	2b28      	cmp	r3, #40	; 0x28
 8005b02:	d12d      	bne.n	8005b60 <_strtod_l+0x388>
 8005b04:	4999      	ldr	r1, [pc, #612]	; (8005d6c <_strtod_l+0x594>)
 8005b06:	aa20      	add	r2, sp, #128	; 0x80
 8005b08:	a81d      	add	r0, sp, #116	; 0x74
 8005b0a:	f001 fe49 	bl	80077a0 <__hexnan>
 8005b0e:	2805      	cmp	r0, #5
 8005b10:	d126      	bne.n	8005b60 <_strtod_l+0x388>
 8005b12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b14:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8005b18:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005b1c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005b20:	e69c      	b.n	800585c <_strtod_l+0x84>
 8005b22:	210a      	movs	r1, #10
 8005b24:	fb01 3e0e 	mla	lr, r1, lr, r3
 8005b28:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005b2c:	e7b9      	b.n	8005aa2 <_strtod_l+0x2ca>
 8005b2e:	2b6e      	cmp	r3, #110	; 0x6e
 8005b30:	e7db      	b.n	8005aea <_strtod_l+0x312>
 8005b32:	498f      	ldr	r1, [pc, #572]	; (8005d70 <_strtod_l+0x598>)
 8005b34:	a81d      	add	r0, sp, #116	; 0x74
 8005b36:	f001 fe1f 	bl	8007778 <__match>
 8005b3a:	2800      	cmp	r0, #0
 8005b3c:	f43f aeaa 	beq.w	8005894 <_strtod_l+0xbc>
 8005b40:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005b42:	498c      	ldr	r1, [pc, #560]	; (8005d74 <_strtod_l+0x59c>)
 8005b44:	3b01      	subs	r3, #1
 8005b46:	a81d      	add	r0, sp, #116	; 0x74
 8005b48:	931d      	str	r3, [sp, #116]	; 0x74
 8005b4a:	f001 fe15 	bl	8007778 <__match>
 8005b4e:	b910      	cbnz	r0, 8005b56 <_strtod_l+0x37e>
 8005b50:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005b52:	3301      	adds	r3, #1
 8005b54:	931d      	str	r3, [sp, #116]	; 0x74
 8005b56:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8005d84 <_strtod_l+0x5ac>
 8005b5a:	f04f 0a00 	mov.w	sl, #0
 8005b5e:	e67d      	b.n	800585c <_strtod_l+0x84>
 8005b60:	4885      	ldr	r0, [pc, #532]	; (8005d78 <_strtod_l+0x5a0>)
 8005b62:	f002 fdb5 	bl	80086d0 <nan>
 8005b66:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005b6a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8005b6e:	e675      	b.n	800585c <_strtod_l+0x84>
 8005b70:	9b07      	ldr	r3, [sp, #28]
 8005b72:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b74:	1af3      	subs	r3, r6, r3
 8005b76:	2f00      	cmp	r7, #0
 8005b78:	bf08      	it	eq
 8005b7a:	462f      	moveq	r7, r5
 8005b7c:	2d10      	cmp	r5, #16
 8005b7e:	9308      	str	r3, [sp, #32]
 8005b80:	46a8      	mov	r8, r5
 8005b82:	bfa8      	it	ge
 8005b84:	f04f 0810 	movge.w	r8, #16
 8005b88:	f7fa fcc4 	bl	8000514 <__aeabi_ui2d>
 8005b8c:	2d09      	cmp	r5, #9
 8005b8e:	4682      	mov	sl, r0
 8005b90:	468b      	mov	fp, r1
 8005b92:	dd13      	ble.n	8005bbc <_strtod_l+0x3e4>
 8005b94:	4b79      	ldr	r3, [pc, #484]	; (8005d7c <_strtod_l+0x5a4>)
 8005b96:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005b9a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005b9e:	f7fa fd33 	bl	8000608 <__aeabi_dmul>
 8005ba2:	4682      	mov	sl, r0
 8005ba4:	4648      	mov	r0, r9
 8005ba6:	468b      	mov	fp, r1
 8005ba8:	f7fa fcb4 	bl	8000514 <__aeabi_ui2d>
 8005bac:	4602      	mov	r2, r0
 8005bae:	460b      	mov	r3, r1
 8005bb0:	4650      	mov	r0, sl
 8005bb2:	4659      	mov	r1, fp
 8005bb4:	f7fa fb72 	bl	800029c <__adddf3>
 8005bb8:	4682      	mov	sl, r0
 8005bba:	468b      	mov	fp, r1
 8005bbc:	2d0f      	cmp	r5, #15
 8005bbe:	dc38      	bgt.n	8005c32 <_strtod_l+0x45a>
 8005bc0:	9b08      	ldr	r3, [sp, #32]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	f43f ae4a 	beq.w	800585c <_strtod_l+0x84>
 8005bc8:	dd24      	ble.n	8005c14 <_strtod_l+0x43c>
 8005bca:	2b16      	cmp	r3, #22
 8005bcc:	dc0b      	bgt.n	8005be6 <_strtod_l+0x40e>
 8005bce:	4d6b      	ldr	r5, [pc, #428]	; (8005d7c <_strtod_l+0x5a4>)
 8005bd0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8005bd4:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005bd8:	4652      	mov	r2, sl
 8005bda:	465b      	mov	r3, fp
 8005bdc:	f7fa fd14 	bl	8000608 <__aeabi_dmul>
 8005be0:	4682      	mov	sl, r0
 8005be2:	468b      	mov	fp, r1
 8005be4:	e63a      	b.n	800585c <_strtod_l+0x84>
 8005be6:	9a08      	ldr	r2, [sp, #32]
 8005be8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8005bec:	4293      	cmp	r3, r2
 8005bee:	db20      	blt.n	8005c32 <_strtod_l+0x45a>
 8005bf0:	4c62      	ldr	r4, [pc, #392]	; (8005d7c <_strtod_l+0x5a4>)
 8005bf2:	f1c5 050f 	rsb	r5, r5, #15
 8005bf6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005bfa:	4652      	mov	r2, sl
 8005bfc:	465b      	mov	r3, fp
 8005bfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c02:	f7fa fd01 	bl	8000608 <__aeabi_dmul>
 8005c06:	9b08      	ldr	r3, [sp, #32]
 8005c08:	1b5d      	subs	r5, r3, r5
 8005c0a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005c0e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005c12:	e7e3      	b.n	8005bdc <_strtod_l+0x404>
 8005c14:	9b08      	ldr	r3, [sp, #32]
 8005c16:	3316      	adds	r3, #22
 8005c18:	db0b      	blt.n	8005c32 <_strtod_l+0x45a>
 8005c1a:	9b07      	ldr	r3, [sp, #28]
 8005c1c:	4a57      	ldr	r2, [pc, #348]	; (8005d7c <_strtod_l+0x5a4>)
 8005c1e:	1b9e      	subs	r6, r3, r6
 8005c20:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8005c24:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005c28:	4650      	mov	r0, sl
 8005c2a:	4659      	mov	r1, fp
 8005c2c:	f7fa fe16 	bl	800085c <__aeabi_ddiv>
 8005c30:	e7d6      	b.n	8005be0 <_strtod_l+0x408>
 8005c32:	9b08      	ldr	r3, [sp, #32]
 8005c34:	eba5 0808 	sub.w	r8, r5, r8
 8005c38:	4498      	add	r8, r3
 8005c3a:	f1b8 0f00 	cmp.w	r8, #0
 8005c3e:	dd71      	ble.n	8005d24 <_strtod_l+0x54c>
 8005c40:	f018 030f 	ands.w	r3, r8, #15
 8005c44:	d00a      	beq.n	8005c5c <_strtod_l+0x484>
 8005c46:	494d      	ldr	r1, [pc, #308]	; (8005d7c <_strtod_l+0x5a4>)
 8005c48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005c4c:	4652      	mov	r2, sl
 8005c4e:	465b      	mov	r3, fp
 8005c50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c54:	f7fa fcd8 	bl	8000608 <__aeabi_dmul>
 8005c58:	4682      	mov	sl, r0
 8005c5a:	468b      	mov	fp, r1
 8005c5c:	f038 080f 	bics.w	r8, r8, #15
 8005c60:	d04d      	beq.n	8005cfe <_strtod_l+0x526>
 8005c62:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005c66:	dd22      	ble.n	8005cae <_strtod_l+0x4d6>
 8005c68:	2500      	movs	r5, #0
 8005c6a:	462e      	mov	r6, r5
 8005c6c:	9509      	str	r5, [sp, #36]	; 0x24
 8005c6e:	9507      	str	r5, [sp, #28]
 8005c70:	2322      	movs	r3, #34	; 0x22
 8005c72:	f8df b110 	ldr.w	fp, [pc, #272]	; 8005d84 <_strtod_l+0x5ac>
 8005c76:	6023      	str	r3, [r4, #0]
 8005c78:	f04f 0a00 	mov.w	sl, #0
 8005c7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	f43f adec 	beq.w	800585c <_strtod_l+0x84>
 8005c84:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005c86:	4620      	mov	r0, r4
 8005c88:	f001 fe92 	bl	80079b0 <_Bfree>
 8005c8c:	9907      	ldr	r1, [sp, #28]
 8005c8e:	4620      	mov	r0, r4
 8005c90:	f001 fe8e 	bl	80079b0 <_Bfree>
 8005c94:	4631      	mov	r1, r6
 8005c96:	4620      	mov	r0, r4
 8005c98:	f001 fe8a 	bl	80079b0 <_Bfree>
 8005c9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c9e:	4620      	mov	r0, r4
 8005ca0:	f001 fe86 	bl	80079b0 <_Bfree>
 8005ca4:	4629      	mov	r1, r5
 8005ca6:	4620      	mov	r0, r4
 8005ca8:	f001 fe82 	bl	80079b0 <_Bfree>
 8005cac:	e5d6      	b.n	800585c <_strtod_l+0x84>
 8005cae:	2300      	movs	r3, #0
 8005cb0:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005cb4:	4650      	mov	r0, sl
 8005cb6:	4659      	mov	r1, fp
 8005cb8:	4699      	mov	r9, r3
 8005cba:	f1b8 0f01 	cmp.w	r8, #1
 8005cbe:	dc21      	bgt.n	8005d04 <_strtod_l+0x52c>
 8005cc0:	b10b      	cbz	r3, 8005cc6 <_strtod_l+0x4ee>
 8005cc2:	4682      	mov	sl, r0
 8005cc4:	468b      	mov	fp, r1
 8005cc6:	4b2e      	ldr	r3, [pc, #184]	; (8005d80 <_strtod_l+0x5a8>)
 8005cc8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005ccc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005cd0:	4652      	mov	r2, sl
 8005cd2:	465b      	mov	r3, fp
 8005cd4:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005cd8:	f7fa fc96 	bl	8000608 <__aeabi_dmul>
 8005cdc:	4b29      	ldr	r3, [pc, #164]	; (8005d84 <_strtod_l+0x5ac>)
 8005cde:	460a      	mov	r2, r1
 8005ce0:	400b      	ands	r3, r1
 8005ce2:	4929      	ldr	r1, [pc, #164]	; (8005d88 <_strtod_l+0x5b0>)
 8005ce4:	428b      	cmp	r3, r1
 8005ce6:	4682      	mov	sl, r0
 8005ce8:	d8be      	bhi.n	8005c68 <_strtod_l+0x490>
 8005cea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005cee:	428b      	cmp	r3, r1
 8005cf0:	bf86      	itte	hi
 8005cf2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8005d8c <_strtod_l+0x5b4>
 8005cf6:	f04f 3aff 	movhi.w	sl, #4294967295
 8005cfa:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005cfe:	2300      	movs	r3, #0
 8005d00:	9304      	str	r3, [sp, #16]
 8005d02:	e081      	b.n	8005e08 <_strtod_l+0x630>
 8005d04:	f018 0f01 	tst.w	r8, #1
 8005d08:	d007      	beq.n	8005d1a <_strtod_l+0x542>
 8005d0a:	4b1d      	ldr	r3, [pc, #116]	; (8005d80 <_strtod_l+0x5a8>)
 8005d0c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8005d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d14:	f7fa fc78 	bl	8000608 <__aeabi_dmul>
 8005d18:	2301      	movs	r3, #1
 8005d1a:	f109 0901 	add.w	r9, r9, #1
 8005d1e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005d22:	e7ca      	b.n	8005cba <_strtod_l+0x4e2>
 8005d24:	d0eb      	beq.n	8005cfe <_strtod_l+0x526>
 8005d26:	f1c8 0800 	rsb	r8, r8, #0
 8005d2a:	f018 020f 	ands.w	r2, r8, #15
 8005d2e:	d00a      	beq.n	8005d46 <_strtod_l+0x56e>
 8005d30:	4b12      	ldr	r3, [pc, #72]	; (8005d7c <_strtod_l+0x5a4>)
 8005d32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d36:	4650      	mov	r0, sl
 8005d38:	4659      	mov	r1, fp
 8005d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d3e:	f7fa fd8d 	bl	800085c <__aeabi_ddiv>
 8005d42:	4682      	mov	sl, r0
 8005d44:	468b      	mov	fp, r1
 8005d46:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005d4a:	d0d8      	beq.n	8005cfe <_strtod_l+0x526>
 8005d4c:	f1b8 0f1f 	cmp.w	r8, #31
 8005d50:	dd1e      	ble.n	8005d90 <_strtod_l+0x5b8>
 8005d52:	2500      	movs	r5, #0
 8005d54:	462e      	mov	r6, r5
 8005d56:	9509      	str	r5, [sp, #36]	; 0x24
 8005d58:	9507      	str	r5, [sp, #28]
 8005d5a:	2322      	movs	r3, #34	; 0x22
 8005d5c:	f04f 0a00 	mov.w	sl, #0
 8005d60:	f04f 0b00 	mov.w	fp, #0
 8005d64:	6023      	str	r3, [r4, #0]
 8005d66:	e789      	b.n	8005c7c <_strtod_l+0x4a4>
 8005d68:	0800a055 	.word	0x0800a055
 8005d6c:	0800a098 	.word	0x0800a098
 8005d70:	0800a04d 	.word	0x0800a04d
 8005d74:	0800a1dc 	.word	0x0800a1dc
 8005d78:	0800a498 	.word	0x0800a498
 8005d7c:	0800a378 	.word	0x0800a378
 8005d80:	0800a350 	.word	0x0800a350
 8005d84:	7ff00000 	.word	0x7ff00000
 8005d88:	7ca00000 	.word	0x7ca00000
 8005d8c:	7fefffff 	.word	0x7fefffff
 8005d90:	f018 0310 	ands.w	r3, r8, #16
 8005d94:	bf18      	it	ne
 8005d96:	236a      	movne	r3, #106	; 0x6a
 8005d98:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8006150 <_strtod_l+0x978>
 8005d9c:	9304      	str	r3, [sp, #16]
 8005d9e:	4650      	mov	r0, sl
 8005da0:	4659      	mov	r1, fp
 8005da2:	2300      	movs	r3, #0
 8005da4:	f018 0f01 	tst.w	r8, #1
 8005da8:	d004      	beq.n	8005db4 <_strtod_l+0x5dc>
 8005daa:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005dae:	f7fa fc2b 	bl	8000608 <__aeabi_dmul>
 8005db2:	2301      	movs	r3, #1
 8005db4:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005db8:	f109 0908 	add.w	r9, r9, #8
 8005dbc:	d1f2      	bne.n	8005da4 <_strtod_l+0x5cc>
 8005dbe:	b10b      	cbz	r3, 8005dc4 <_strtod_l+0x5ec>
 8005dc0:	4682      	mov	sl, r0
 8005dc2:	468b      	mov	fp, r1
 8005dc4:	9b04      	ldr	r3, [sp, #16]
 8005dc6:	b1bb      	cbz	r3, 8005df8 <_strtod_l+0x620>
 8005dc8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005dcc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	4659      	mov	r1, fp
 8005dd4:	dd10      	ble.n	8005df8 <_strtod_l+0x620>
 8005dd6:	2b1f      	cmp	r3, #31
 8005dd8:	f340 8128 	ble.w	800602c <_strtod_l+0x854>
 8005ddc:	2b34      	cmp	r3, #52	; 0x34
 8005dde:	bfde      	ittt	le
 8005de0:	3b20      	suble	r3, #32
 8005de2:	f04f 32ff 	movle.w	r2, #4294967295
 8005de6:	fa02 f303 	lslle.w	r3, r2, r3
 8005dea:	f04f 0a00 	mov.w	sl, #0
 8005dee:	bfcc      	ite	gt
 8005df0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005df4:	ea03 0b01 	andle.w	fp, r3, r1
 8005df8:	2200      	movs	r2, #0
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	4650      	mov	r0, sl
 8005dfe:	4659      	mov	r1, fp
 8005e00:	f7fa fe6a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e04:	2800      	cmp	r0, #0
 8005e06:	d1a4      	bne.n	8005d52 <_strtod_l+0x57a>
 8005e08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e0a:	9300      	str	r3, [sp, #0]
 8005e0c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005e0e:	462b      	mov	r3, r5
 8005e10:	463a      	mov	r2, r7
 8005e12:	4620      	mov	r0, r4
 8005e14:	f001 fe38 	bl	8007a88 <__s2b>
 8005e18:	9009      	str	r0, [sp, #36]	; 0x24
 8005e1a:	2800      	cmp	r0, #0
 8005e1c:	f43f af24 	beq.w	8005c68 <_strtod_l+0x490>
 8005e20:	9b07      	ldr	r3, [sp, #28]
 8005e22:	1b9e      	subs	r6, r3, r6
 8005e24:	9b08      	ldr	r3, [sp, #32]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	bfb4      	ite	lt
 8005e2a:	4633      	movlt	r3, r6
 8005e2c:	2300      	movge	r3, #0
 8005e2e:	9310      	str	r3, [sp, #64]	; 0x40
 8005e30:	9b08      	ldr	r3, [sp, #32]
 8005e32:	2500      	movs	r5, #0
 8005e34:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005e38:	9318      	str	r3, [sp, #96]	; 0x60
 8005e3a:	462e      	mov	r6, r5
 8005e3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e3e:	4620      	mov	r0, r4
 8005e40:	6859      	ldr	r1, [r3, #4]
 8005e42:	f001 fd75 	bl	8007930 <_Balloc>
 8005e46:	9007      	str	r0, [sp, #28]
 8005e48:	2800      	cmp	r0, #0
 8005e4a:	f43f af11 	beq.w	8005c70 <_strtod_l+0x498>
 8005e4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e50:	691a      	ldr	r2, [r3, #16]
 8005e52:	3202      	adds	r2, #2
 8005e54:	f103 010c 	add.w	r1, r3, #12
 8005e58:	0092      	lsls	r2, r2, #2
 8005e5a:	300c      	adds	r0, #12
 8005e5c:	f001 fd5a 	bl	8007914 <memcpy>
 8005e60:	ec4b ab10 	vmov	d0, sl, fp
 8005e64:	aa20      	add	r2, sp, #128	; 0x80
 8005e66:	a91f      	add	r1, sp, #124	; 0x7c
 8005e68:	4620      	mov	r0, r4
 8005e6a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8005e6e:	f002 f947 	bl	8008100 <__d2b>
 8005e72:	901e      	str	r0, [sp, #120]	; 0x78
 8005e74:	2800      	cmp	r0, #0
 8005e76:	f43f aefb 	beq.w	8005c70 <_strtod_l+0x498>
 8005e7a:	2101      	movs	r1, #1
 8005e7c:	4620      	mov	r0, r4
 8005e7e:	f001 fe9d 	bl	8007bbc <__i2b>
 8005e82:	4606      	mov	r6, r0
 8005e84:	2800      	cmp	r0, #0
 8005e86:	f43f aef3 	beq.w	8005c70 <_strtod_l+0x498>
 8005e8a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005e8c:	9904      	ldr	r1, [sp, #16]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	bfab      	itete	ge
 8005e92:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8005e94:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8005e96:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8005e98:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8005e9c:	bfac      	ite	ge
 8005e9e:	eb03 0902 	addge.w	r9, r3, r2
 8005ea2:	1ad7      	sublt	r7, r2, r3
 8005ea4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005ea6:	eba3 0801 	sub.w	r8, r3, r1
 8005eaa:	4490      	add	r8, r2
 8005eac:	4ba3      	ldr	r3, [pc, #652]	; (800613c <_strtod_l+0x964>)
 8005eae:	f108 38ff 	add.w	r8, r8, #4294967295
 8005eb2:	4598      	cmp	r8, r3
 8005eb4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005eb8:	f280 80cc 	bge.w	8006054 <_strtod_l+0x87c>
 8005ebc:	eba3 0308 	sub.w	r3, r3, r8
 8005ec0:	2b1f      	cmp	r3, #31
 8005ec2:	eba2 0203 	sub.w	r2, r2, r3
 8005ec6:	f04f 0101 	mov.w	r1, #1
 8005eca:	f300 80b6 	bgt.w	800603a <_strtod_l+0x862>
 8005ece:	fa01 f303 	lsl.w	r3, r1, r3
 8005ed2:	9311      	str	r3, [sp, #68]	; 0x44
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	930c      	str	r3, [sp, #48]	; 0x30
 8005ed8:	eb09 0802 	add.w	r8, r9, r2
 8005edc:	9b04      	ldr	r3, [sp, #16]
 8005ede:	45c1      	cmp	r9, r8
 8005ee0:	4417      	add	r7, r2
 8005ee2:	441f      	add	r7, r3
 8005ee4:	464b      	mov	r3, r9
 8005ee6:	bfa8      	it	ge
 8005ee8:	4643      	movge	r3, r8
 8005eea:	42bb      	cmp	r3, r7
 8005eec:	bfa8      	it	ge
 8005eee:	463b      	movge	r3, r7
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	bfc2      	ittt	gt
 8005ef4:	eba8 0803 	subgt.w	r8, r8, r3
 8005ef8:	1aff      	subgt	r7, r7, r3
 8005efa:	eba9 0903 	subgt.w	r9, r9, r3
 8005efe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	dd17      	ble.n	8005f34 <_strtod_l+0x75c>
 8005f04:	4631      	mov	r1, r6
 8005f06:	461a      	mov	r2, r3
 8005f08:	4620      	mov	r0, r4
 8005f0a:	f001 ff13 	bl	8007d34 <__pow5mult>
 8005f0e:	4606      	mov	r6, r0
 8005f10:	2800      	cmp	r0, #0
 8005f12:	f43f aead 	beq.w	8005c70 <_strtod_l+0x498>
 8005f16:	4601      	mov	r1, r0
 8005f18:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005f1a:	4620      	mov	r0, r4
 8005f1c:	f001 fe64 	bl	8007be8 <__multiply>
 8005f20:	900f      	str	r0, [sp, #60]	; 0x3c
 8005f22:	2800      	cmp	r0, #0
 8005f24:	f43f aea4 	beq.w	8005c70 <_strtod_l+0x498>
 8005f28:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005f2a:	4620      	mov	r0, r4
 8005f2c:	f001 fd40 	bl	80079b0 <_Bfree>
 8005f30:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f32:	931e      	str	r3, [sp, #120]	; 0x78
 8005f34:	f1b8 0f00 	cmp.w	r8, #0
 8005f38:	f300 8091 	bgt.w	800605e <_strtod_l+0x886>
 8005f3c:	9b08      	ldr	r3, [sp, #32]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	dd08      	ble.n	8005f54 <_strtod_l+0x77c>
 8005f42:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005f44:	9907      	ldr	r1, [sp, #28]
 8005f46:	4620      	mov	r0, r4
 8005f48:	f001 fef4 	bl	8007d34 <__pow5mult>
 8005f4c:	9007      	str	r0, [sp, #28]
 8005f4e:	2800      	cmp	r0, #0
 8005f50:	f43f ae8e 	beq.w	8005c70 <_strtod_l+0x498>
 8005f54:	2f00      	cmp	r7, #0
 8005f56:	dd08      	ble.n	8005f6a <_strtod_l+0x792>
 8005f58:	9907      	ldr	r1, [sp, #28]
 8005f5a:	463a      	mov	r2, r7
 8005f5c:	4620      	mov	r0, r4
 8005f5e:	f001 ff43 	bl	8007de8 <__lshift>
 8005f62:	9007      	str	r0, [sp, #28]
 8005f64:	2800      	cmp	r0, #0
 8005f66:	f43f ae83 	beq.w	8005c70 <_strtod_l+0x498>
 8005f6a:	f1b9 0f00 	cmp.w	r9, #0
 8005f6e:	dd08      	ble.n	8005f82 <_strtod_l+0x7aa>
 8005f70:	4631      	mov	r1, r6
 8005f72:	464a      	mov	r2, r9
 8005f74:	4620      	mov	r0, r4
 8005f76:	f001 ff37 	bl	8007de8 <__lshift>
 8005f7a:	4606      	mov	r6, r0
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	f43f ae77 	beq.w	8005c70 <_strtod_l+0x498>
 8005f82:	9a07      	ldr	r2, [sp, #28]
 8005f84:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005f86:	4620      	mov	r0, r4
 8005f88:	f001 ffb6 	bl	8007ef8 <__mdiff>
 8005f8c:	4605      	mov	r5, r0
 8005f8e:	2800      	cmp	r0, #0
 8005f90:	f43f ae6e 	beq.w	8005c70 <_strtod_l+0x498>
 8005f94:	68c3      	ldr	r3, [r0, #12]
 8005f96:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f98:	2300      	movs	r3, #0
 8005f9a:	60c3      	str	r3, [r0, #12]
 8005f9c:	4631      	mov	r1, r6
 8005f9e:	f001 ff8f 	bl	8007ec0 <__mcmp>
 8005fa2:	2800      	cmp	r0, #0
 8005fa4:	da65      	bge.n	8006072 <_strtod_l+0x89a>
 8005fa6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005fa8:	ea53 030a 	orrs.w	r3, r3, sl
 8005fac:	f040 8087 	bne.w	80060be <_strtod_l+0x8e6>
 8005fb0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	f040 8082 	bne.w	80060be <_strtod_l+0x8e6>
 8005fba:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005fbe:	0d1b      	lsrs	r3, r3, #20
 8005fc0:	051b      	lsls	r3, r3, #20
 8005fc2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005fc6:	d97a      	bls.n	80060be <_strtod_l+0x8e6>
 8005fc8:	696b      	ldr	r3, [r5, #20]
 8005fca:	b913      	cbnz	r3, 8005fd2 <_strtod_l+0x7fa>
 8005fcc:	692b      	ldr	r3, [r5, #16]
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	dd75      	ble.n	80060be <_strtod_l+0x8e6>
 8005fd2:	4629      	mov	r1, r5
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	4620      	mov	r0, r4
 8005fd8:	f001 ff06 	bl	8007de8 <__lshift>
 8005fdc:	4631      	mov	r1, r6
 8005fde:	4605      	mov	r5, r0
 8005fe0:	f001 ff6e 	bl	8007ec0 <__mcmp>
 8005fe4:	2800      	cmp	r0, #0
 8005fe6:	dd6a      	ble.n	80060be <_strtod_l+0x8e6>
 8005fe8:	9904      	ldr	r1, [sp, #16]
 8005fea:	4a55      	ldr	r2, [pc, #340]	; (8006140 <_strtod_l+0x968>)
 8005fec:	465b      	mov	r3, fp
 8005fee:	2900      	cmp	r1, #0
 8005ff0:	f000 8085 	beq.w	80060fe <_strtod_l+0x926>
 8005ff4:	ea02 010b 	and.w	r1, r2, fp
 8005ff8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005ffc:	dc7f      	bgt.n	80060fe <_strtod_l+0x926>
 8005ffe:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006002:	f77f aeaa 	ble.w	8005d5a <_strtod_l+0x582>
 8006006:	4a4f      	ldr	r2, [pc, #316]	; (8006144 <_strtod_l+0x96c>)
 8006008:	2300      	movs	r3, #0
 800600a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800600e:	4650      	mov	r0, sl
 8006010:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8006014:	4659      	mov	r1, fp
 8006016:	f7fa faf7 	bl	8000608 <__aeabi_dmul>
 800601a:	460b      	mov	r3, r1
 800601c:	4303      	orrs	r3, r0
 800601e:	bf08      	it	eq
 8006020:	2322      	moveq	r3, #34	; 0x22
 8006022:	4682      	mov	sl, r0
 8006024:	468b      	mov	fp, r1
 8006026:	bf08      	it	eq
 8006028:	6023      	streq	r3, [r4, #0]
 800602a:	e62b      	b.n	8005c84 <_strtod_l+0x4ac>
 800602c:	f04f 32ff 	mov.w	r2, #4294967295
 8006030:	fa02 f303 	lsl.w	r3, r2, r3
 8006034:	ea03 0a0a 	and.w	sl, r3, sl
 8006038:	e6de      	b.n	8005df8 <_strtod_l+0x620>
 800603a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800603e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8006042:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8006046:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800604a:	fa01 f308 	lsl.w	r3, r1, r8
 800604e:	930c      	str	r3, [sp, #48]	; 0x30
 8006050:	9111      	str	r1, [sp, #68]	; 0x44
 8006052:	e741      	b.n	8005ed8 <_strtod_l+0x700>
 8006054:	2300      	movs	r3, #0
 8006056:	930c      	str	r3, [sp, #48]	; 0x30
 8006058:	2301      	movs	r3, #1
 800605a:	9311      	str	r3, [sp, #68]	; 0x44
 800605c:	e73c      	b.n	8005ed8 <_strtod_l+0x700>
 800605e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006060:	4642      	mov	r2, r8
 8006062:	4620      	mov	r0, r4
 8006064:	f001 fec0 	bl	8007de8 <__lshift>
 8006068:	901e      	str	r0, [sp, #120]	; 0x78
 800606a:	2800      	cmp	r0, #0
 800606c:	f47f af66 	bne.w	8005f3c <_strtod_l+0x764>
 8006070:	e5fe      	b.n	8005c70 <_strtod_l+0x498>
 8006072:	465f      	mov	r7, fp
 8006074:	d16e      	bne.n	8006154 <_strtod_l+0x97c>
 8006076:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006078:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800607c:	b342      	cbz	r2, 80060d0 <_strtod_l+0x8f8>
 800607e:	4a32      	ldr	r2, [pc, #200]	; (8006148 <_strtod_l+0x970>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d128      	bne.n	80060d6 <_strtod_l+0x8fe>
 8006084:	9b04      	ldr	r3, [sp, #16]
 8006086:	4650      	mov	r0, sl
 8006088:	b1eb      	cbz	r3, 80060c6 <_strtod_l+0x8ee>
 800608a:	4a2d      	ldr	r2, [pc, #180]	; (8006140 <_strtod_l+0x968>)
 800608c:	403a      	ands	r2, r7
 800608e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8006092:	f04f 31ff 	mov.w	r1, #4294967295
 8006096:	d819      	bhi.n	80060cc <_strtod_l+0x8f4>
 8006098:	0d12      	lsrs	r2, r2, #20
 800609a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800609e:	fa01 f303 	lsl.w	r3, r1, r3
 80060a2:	4298      	cmp	r0, r3
 80060a4:	d117      	bne.n	80060d6 <_strtod_l+0x8fe>
 80060a6:	4b29      	ldr	r3, [pc, #164]	; (800614c <_strtod_l+0x974>)
 80060a8:	429f      	cmp	r7, r3
 80060aa:	d102      	bne.n	80060b2 <_strtod_l+0x8da>
 80060ac:	3001      	adds	r0, #1
 80060ae:	f43f addf 	beq.w	8005c70 <_strtod_l+0x498>
 80060b2:	4b23      	ldr	r3, [pc, #140]	; (8006140 <_strtod_l+0x968>)
 80060b4:	403b      	ands	r3, r7
 80060b6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80060ba:	f04f 0a00 	mov.w	sl, #0
 80060be:	9b04      	ldr	r3, [sp, #16]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d1a0      	bne.n	8006006 <_strtod_l+0x82e>
 80060c4:	e5de      	b.n	8005c84 <_strtod_l+0x4ac>
 80060c6:	f04f 33ff 	mov.w	r3, #4294967295
 80060ca:	e7ea      	b.n	80060a2 <_strtod_l+0x8ca>
 80060cc:	460b      	mov	r3, r1
 80060ce:	e7e8      	b.n	80060a2 <_strtod_l+0x8ca>
 80060d0:	ea53 030a 	orrs.w	r3, r3, sl
 80060d4:	d088      	beq.n	8005fe8 <_strtod_l+0x810>
 80060d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80060d8:	b1db      	cbz	r3, 8006112 <_strtod_l+0x93a>
 80060da:	423b      	tst	r3, r7
 80060dc:	d0ef      	beq.n	80060be <_strtod_l+0x8e6>
 80060de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060e0:	9a04      	ldr	r2, [sp, #16]
 80060e2:	4650      	mov	r0, sl
 80060e4:	4659      	mov	r1, fp
 80060e6:	b1c3      	cbz	r3, 800611a <_strtod_l+0x942>
 80060e8:	f7ff fb58 	bl	800579c <sulp>
 80060ec:	4602      	mov	r2, r0
 80060ee:	460b      	mov	r3, r1
 80060f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80060f4:	f7fa f8d2 	bl	800029c <__adddf3>
 80060f8:	4682      	mov	sl, r0
 80060fa:	468b      	mov	fp, r1
 80060fc:	e7df      	b.n	80060be <_strtod_l+0x8e6>
 80060fe:	4013      	ands	r3, r2
 8006100:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006104:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006108:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800610c:	f04f 3aff 	mov.w	sl, #4294967295
 8006110:	e7d5      	b.n	80060be <_strtod_l+0x8e6>
 8006112:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006114:	ea13 0f0a 	tst.w	r3, sl
 8006118:	e7e0      	b.n	80060dc <_strtod_l+0x904>
 800611a:	f7ff fb3f 	bl	800579c <sulp>
 800611e:	4602      	mov	r2, r0
 8006120:	460b      	mov	r3, r1
 8006122:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006126:	f7fa f8b7 	bl	8000298 <__aeabi_dsub>
 800612a:	2200      	movs	r2, #0
 800612c:	2300      	movs	r3, #0
 800612e:	4682      	mov	sl, r0
 8006130:	468b      	mov	fp, r1
 8006132:	f7fa fcd1 	bl	8000ad8 <__aeabi_dcmpeq>
 8006136:	2800      	cmp	r0, #0
 8006138:	d0c1      	beq.n	80060be <_strtod_l+0x8e6>
 800613a:	e60e      	b.n	8005d5a <_strtod_l+0x582>
 800613c:	fffffc02 	.word	0xfffffc02
 8006140:	7ff00000 	.word	0x7ff00000
 8006144:	39500000 	.word	0x39500000
 8006148:	000fffff 	.word	0x000fffff
 800614c:	7fefffff 	.word	0x7fefffff
 8006150:	0800a0b0 	.word	0x0800a0b0
 8006154:	4631      	mov	r1, r6
 8006156:	4628      	mov	r0, r5
 8006158:	f002 f82e 	bl	80081b8 <__ratio>
 800615c:	ec59 8b10 	vmov	r8, r9, d0
 8006160:	ee10 0a10 	vmov	r0, s0
 8006164:	2200      	movs	r2, #0
 8006166:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800616a:	4649      	mov	r1, r9
 800616c:	f7fa fcc8 	bl	8000b00 <__aeabi_dcmple>
 8006170:	2800      	cmp	r0, #0
 8006172:	d07c      	beq.n	800626e <_strtod_l+0xa96>
 8006174:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006176:	2b00      	cmp	r3, #0
 8006178:	d04c      	beq.n	8006214 <_strtod_l+0xa3c>
 800617a:	4b95      	ldr	r3, [pc, #596]	; (80063d0 <_strtod_l+0xbf8>)
 800617c:	2200      	movs	r2, #0
 800617e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006182:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80063d0 <_strtod_l+0xbf8>
 8006186:	f04f 0800 	mov.w	r8, #0
 800618a:	4b92      	ldr	r3, [pc, #584]	; (80063d4 <_strtod_l+0xbfc>)
 800618c:	403b      	ands	r3, r7
 800618e:	9311      	str	r3, [sp, #68]	; 0x44
 8006190:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006192:	4b91      	ldr	r3, [pc, #580]	; (80063d8 <_strtod_l+0xc00>)
 8006194:	429a      	cmp	r2, r3
 8006196:	f040 80b2 	bne.w	80062fe <_strtod_l+0xb26>
 800619a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800619e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80061a2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80061a6:	ec4b ab10 	vmov	d0, sl, fp
 80061aa:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 80061ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80061b2:	f001 ff29 	bl	8008008 <__ulp>
 80061b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80061ba:	ec53 2b10 	vmov	r2, r3, d0
 80061be:	f7fa fa23 	bl	8000608 <__aeabi_dmul>
 80061c2:	4652      	mov	r2, sl
 80061c4:	465b      	mov	r3, fp
 80061c6:	f7fa f869 	bl	800029c <__adddf3>
 80061ca:	460b      	mov	r3, r1
 80061cc:	4981      	ldr	r1, [pc, #516]	; (80063d4 <_strtod_l+0xbfc>)
 80061ce:	4a83      	ldr	r2, [pc, #524]	; (80063dc <_strtod_l+0xc04>)
 80061d0:	4019      	ands	r1, r3
 80061d2:	4291      	cmp	r1, r2
 80061d4:	4682      	mov	sl, r0
 80061d6:	d95e      	bls.n	8006296 <_strtod_l+0xabe>
 80061d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061da:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80061de:	4293      	cmp	r3, r2
 80061e0:	d103      	bne.n	80061ea <_strtod_l+0xa12>
 80061e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061e4:	3301      	adds	r3, #1
 80061e6:	f43f ad43 	beq.w	8005c70 <_strtod_l+0x498>
 80061ea:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80063e8 <_strtod_l+0xc10>
 80061ee:	f04f 3aff 	mov.w	sl, #4294967295
 80061f2:	991e      	ldr	r1, [sp, #120]	; 0x78
 80061f4:	4620      	mov	r0, r4
 80061f6:	f001 fbdb 	bl	80079b0 <_Bfree>
 80061fa:	9907      	ldr	r1, [sp, #28]
 80061fc:	4620      	mov	r0, r4
 80061fe:	f001 fbd7 	bl	80079b0 <_Bfree>
 8006202:	4631      	mov	r1, r6
 8006204:	4620      	mov	r0, r4
 8006206:	f001 fbd3 	bl	80079b0 <_Bfree>
 800620a:	4629      	mov	r1, r5
 800620c:	4620      	mov	r0, r4
 800620e:	f001 fbcf 	bl	80079b0 <_Bfree>
 8006212:	e613      	b.n	8005e3c <_strtod_l+0x664>
 8006214:	f1ba 0f00 	cmp.w	sl, #0
 8006218:	d11b      	bne.n	8006252 <_strtod_l+0xa7a>
 800621a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800621e:	b9f3      	cbnz	r3, 800625e <_strtod_l+0xa86>
 8006220:	4b6b      	ldr	r3, [pc, #428]	; (80063d0 <_strtod_l+0xbf8>)
 8006222:	2200      	movs	r2, #0
 8006224:	4640      	mov	r0, r8
 8006226:	4649      	mov	r1, r9
 8006228:	f7fa fc60 	bl	8000aec <__aeabi_dcmplt>
 800622c:	b9d0      	cbnz	r0, 8006264 <_strtod_l+0xa8c>
 800622e:	4640      	mov	r0, r8
 8006230:	4649      	mov	r1, r9
 8006232:	4b6b      	ldr	r3, [pc, #428]	; (80063e0 <_strtod_l+0xc08>)
 8006234:	2200      	movs	r2, #0
 8006236:	f7fa f9e7 	bl	8000608 <__aeabi_dmul>
 800623a:	4680      	mov	r8, r0
 800623c:	4689      	mov	r9, r1
 800623e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006242:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8006246:	931b      	str	r3, [sp, #108]	; 0x6c
 8006248:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800624c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006250:	e79b      	b.n	800618a <_strtod_l+0x9b2>
 8006252:	f1ba 0f01 	cmp.w	sl, #1
 8006256:	d102      	bne.n	800625e <_strtod_l+0xa86>
 8006258:	2f00      	cmp	r7, #0
 800625a:	f43f ad7e 	beq.w	8005d5a <_strtod_l+0x582>
 800625e:	4b61      	ldr	r3, [pc, #388]	; (80063e4 <_strtod_l+0xc0c>)
 8006260:	2200      	movs	r2, #0
 8006262:	e78c      	b.n	800617e <_strtod_l+0x9a6>
 8006264:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80063e0 <_strtod_l+0xc08>
 8006268:	f04f 0800 	mov.w	r8, #0
 800626c:	e7e7      	b.n	800623e <_strtod_l+0xa66>
 800626e:	4b5c      	ldr	r3, [pc, #368]	; (80063e0 <_strtod_l+0xc08>)
 8006270:	4640      	mov	r0, r8
 8006272:	4649      	mov	r1, r9
 8006274:	2200      	movs	r2, #0
 8006276:	f7fa f9c7 	bl	8000608 <__aeabi_dmul>
 800627a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800627c:	4680      	mov	r8, r0
 800627e:	4689      	mov	r9, r1
 8006280:	b933      	cbnz	r3, 8006290 <_strtod_l+0xab8>
 8006282:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006286:	9012      	str	r0, [sp, #72]	; 0x48
 8006288:	9313      	str	r3, [sp, #76]	; 0x4c
 800628a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800628e:	e7dd      	b.n	800624c <_strtod_l+0xa74>
 8006290:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8006294:	e7f9      	b.n	800628a <_strtod_l+0xab2>
 8006296:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800629a:	9b04      	ldr	r3, [sp, #16]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d1a8      	bne.n	80061f2 <_strtod_l+0xa1a>
 80062a0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80062a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80062a6:	0d1b      	lsrs	r3, r3, #20
 80062a8:	051b      	lsls	r3, r3, #20
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d1a1      	bne.n	80061f2 <_strtod_l+0xa1a>
 80062ae:	4640      	mov	r0, r8
 80062b0:	4649      	mov	r1, r9
 80062b2:	f7fa fd09 	bl	8000cc8 <__aeabi_d2lz>
 80062b6:	f7fa f979 	bl	80005ac <__aeabi_l2d>
 80062ba:	4602      	mov	r2, r0
 80062bc:	460b      	mov	r3, r1
 80062be:	4640      	mov	r0, r8
 80062c0:	4649      	mov	r1, r9
 80062c2:	f7f9 ffe9 	bl	8000298 <__aeabi_dsub>
 80062c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80062c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80062cc:	ea43 030a 	orr.w	r3, r3, sl
 80062d0:	4313      	orrs	r3, r2
 80062d2:	4680      	mov	r8, r0
 80062d4:	4689      	mov	r9, r1
 80062d6:	d053      	beq.n	8006380 <_strtod_l+0xba8>
 80062d8:	a335      	add	r3, pc, #212	; (adr r3, 80063b0 <_strtod_l+0xbd8>)
 80062da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062de:	f7fa fc05 	bl	8000aec <__aeabi_dcmplt>
 80062e2:	2800      	cmp	r0, #0
 80062e4:	f47f acce 	bne.w	8005c84 <_strtod_l+0x4ac>
 80062e8:	a333      	add	r3, pc, #204	; (adr r3, 80063b8 <_strtod_l+0xbe0>)
 80062ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ee:	4640      	mov	r0, r8
 80062f0:	4649      	mov	r1, r9
 80062f2:	f7fa fc19 	bl	8000b28 <__aeabi_dcmpgt>
 80062f6:	2800      	cmp	r0, #0
 80062f8:	f43f af7b 	beq.w	80061f2 <_strtod_l+0xa1a>
 80062fc:	e4c2      	b.n	8005c84 <_strtod_l+0x4ac>
 80062fe:	9b04      	ldr	r3, [sp, #16]
 8006300:	b333      	cbz	r3, 8006350 <_strtod_l+0xb78>
 8006302:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006304:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006308:	d822      	bhi.n	8006350 <_strtod_l+0xb78>
 800630a:	a32d      	add	r3, pc, #180	; (adr r3, 80063c0 <_strtod_l+0xbe8>)
 800630c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006310:	4640      	mov	r0, r8
 8006312:	4649      	mov	r1, r9
 8006314:	f7fa fbf4 	bl	8000b00 <__aeabi_dcmple>
 8006318:	b1a0      	cbz	r0, 8006344 <_strtod_l+0xb6c>
 800631a:	4649      	mov	r1, r9
 800631c:	4640      	mov	r0, r8
 800631e:	f7fa fc4b 	bl	8000bb8 <__aeabi_d2uiz>
 8006322:	2801      	cmp	r0, #1
 8006324:	bf38      	it	cc
 8006326:	2001      	movcc	r0, #1
 8006328:	f7fa f8f4 	bl	8000514 <__aeabi_ui2d>
 800632c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800632e:	4680      	mov	r8, r0
 8006330:	4689      	mov	r9, r1
 8006332:	bb13      	cbnz	r3, 800637a <_strtod_l+0xba2>
 8006334:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006338:	9014      	str	r0, [sp, #80]	; 0x50
 800633a:	9315      	str	r3, [sp, #84]	; 0x54
 800633c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006340:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006344:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006346:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006348:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800634c:	1a9b      	subs	r3, r3, r2
 800634e:	930d      	str	r3, [sp, #52]	; 0x34
 8006350:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006354:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006358:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800635c:	f001 fe54 	bl	8008008 <__ulp>
 8006360:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006364:	ec53 2b10 	vmov	r2, r3, d0
 8006368:	f7fa f94e 	bl	8000608 <__aeabi_dmul>
 800636c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006370:	f7f9 ff94 	bl	800029c <__adddf3>
 8006374:	4682      	mov	sl, r0
 8006376:	468b      	mov	fp, r1
 8006378:	e78f      	b.n	800629a <_strtod_l+0xac2>
 800637a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800637e:	e7dd      	b.n	800633c <_strtod_l+0xb64>
 8006380:	a311      	add	r3, pc, #68	; (adr r3, 80063c8 <_strtod_l+0xbf0>)
 8006382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006386:	f7fa fbb1 	bl	8000aec <__aeabi_dcmplt>
 800638a:	e7b4      	b.n	80062f6 <_strtod_l+0xb1e>
 800638c:	2300      	movs	r3, #0
 800638e:	930e      	str	r3, [sp, #56]	; 0x38
 8006390:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006392:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006394:	6013      	str	r3, [r2, #0]
 8006396:	f7ff ba65 	b.w	8005864 <_strtod_l+0x8c>
 800639a:	2b65      	cmp	r3, #101	; 0x65
 800639c:	f43f ab5d 	beq.w	8005a5a <_strtod_l+0x282>
 80063a0:	2b45      	cmp	r3, #69	; 0x45
 80063a2:	f43f ab5a 	beq.w	8005a5a <_strtod_l+0x282>
 80063a6:	2201      	movs	r2, #1
 80063a8:	f7ff bb92 	b.w	8005ad0 <_strtod_l+0x2f8>
 80063ac:	f3af 8000 	nop.w
 80063b0:	94a03595 	.word	0x94a03595
 80063b4:	3fdfffff 	.word	0x3fdfffff
 80063b8:	35afe535 	.word	0x35afe535
 80063bc:	3fe00000 	.word	0x3fe00000
 80063c0:	ffc00000 	.word	0xffc00000
 80063c4:	41dfffff 	.word	0x41dfffff
 80063c8:	94a03595 	.word	0x94a03595
 80063cc:	3fcfffff 	.word	0x3fcfffff
 80063d0:	3ff00000 	.word	0x3ff00000
 80063d4:	7ff00000 	.word	0x7ff00000
 80063d8:	7fe00000 	.word	0x7fe00000
 80063dc:	7c9fffff 	.word	0x7c9fffff
 80063e0:	3fe00000 	.word	0x3fe00000
 80063e4:	bff00000 	.word	0xbff00000
 80063e8:	7fefffff 	.word	0x7fefffff

080063ec <_strtod_r>:
 80063ec:	4b01      	ldr	r3, [pc, #4]	; (80063f4 <_strtod_r+0x8>)
 80063ee:	f7ff b9f3 	b.w	80057d8 <_strtod_l>
 80063f2:	bf00      	nop
 80063f4:	200000e8 	.word	0x200000e8

080063f8 <_strtol_l.isra.0>:
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063fe:	d001      	beq.n	8006404 <_strtol_l.isra.0+0xc>
 8006400:	2b24      	cmp	r3, #36	; 0x24
 8006402:	d906      	bls.n	8006412 <_strtol_l.isra.0+0x1a>
 8006404:	f7fe faf8 	bl	80049f8 <__errno>
 8006408:	2316      	movs	r3, #22
 800640a:	6003      	str	r3, [r0, #0]
 800640c:	2000      	movs	r0, #0
 800640e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006412:	4f3a      	ldr	r7, [pc, #232]	; (80064fc <_strtol_l.isra.0+0x104>)
 8006414:	468e      	mov	lr, r1
 8006416:	4676      	mov	r6, lr
 8006418:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800641c:	5de5      	ldrb	r5, [r4, r7]
 800641e:	f015 0508 	ands.w	r5, r5, #8
 8006422:	d1f8      	bne.n	8006416 <_strtol_l.isra.0+0x1e>
 8006424:	2c2d      	cmp	r4, #45	; 0x2d
 8006426:	d134      	bne.n	8006492 <_strtol_l.isra.0+0x9a>
 8006428:	f89e 4000 	ldrb.w	r4, [lr]
 800642c:	f04f 0801 	mov.w	r8, #1
 8006430:	f106 0e02 	add.w	lr, r6, #2
 8006434:	2b00      	cmp	r3, #0
 8006436:	d05c      	beq.n	80064f2 <_strtol_l.isra.0+0xfa>
 8006438:	2b10      	cmp	r3, #16
 800643a:	d10c      	bne.n	8006456 <_strtol_l.isra.0+0x5e>
 800643c:	2c30      	cmp	r4, #48	; 0x30
 800643e:	d10a      	bne.n	8006456 <_strtol_l.isra.0+0x5e>
 8006440:	f89e 4000 	ldrb.w	r4, [lr]
 8006444:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006448:	2c58      	cmp	r4, #88	; 0x58
 800644a:	d14d      	bne.n	80064e8 <_strtol_l.isra.0+0xf0>
 800644c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8006450:	2310      	movs	r3, #16
 8006452:	f10e 0e02 	add.w	lr, lr, #2
 8006456:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800645a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800645e:	2600      	movs	r6, #0
 8006460:	fbbc f9f3 	udiv	r9, ip, r3
 8006464:	4635      	mov	r5, r6
 8006466:	fb03 ca19 	mls	sl, r3, r9, ip
 800646a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800646e:	2f09      	cmp	r7, #9
 8006470:	d818      	bhi.n	80064a4 <_strtol_l.isra.0+0xac>
 8006472:	463c      	mov	r4, r7
 8006474:	42a3      	cmp	r3, r4
 8006476:	dd24      	ble.n	80064c2 <_strtol_l.isra.0+0xca>
 8006478:	2e00      	cmp	r6, #0
 800647a:	db1f      	blt.n	80064bc <_strtol_l.isra.0+0xc4>
 800647c:	45a9      	cmp	r9, r5
 800647e:	d31d      	bcc.n	80064bc <_strtol_l.isra.0+0xc4>
 8006480:	d101      	bne.n	8006486 <_strtol_l.isra.0+0x8e>
 8006482:	45a2      	cmp	sl, r4
 8006484:	db1a      	blt.n	80064bc <_strtol_l.isra.0+0xc4>
 8006486:	fb05 4503 	mla	r5, r5, r3, r4
 800648a:	2601      	movs	r6, #1
 800648c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8006490:	e7eb      	b.n	800646a <_strtol_l.isra.0+0x72>
 8006492:	2c2b      	cmp	r4, #43	; 0x2b
 8006494:	bf08      	it	eq
 8006496:	f89e 4000 	ldrbeq.w	r4, [lr]
 800649a:	46a8      	mov	r8, r5
 800649c:	bf08      	it	eq
 800649e:	f106 0e02 	addeq.w	lr, r6, #2
 80064a2:	e7c7      	b.n	8006434 <_strtol_l.isra.0+0x3c>
 80064a4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80064a8:	2f19      	cmp	r7, #25
 80064aa:	d801      	bhi.n	80064b0 <_strtol_l.isra.0+0xb8>
 80064ac:	3c37      	subs	r4, #55	; 0x37
 80064ae:	e7e1      	b.n	8006474 <_strtol_l.isra.0+0x7c>
 80064b0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80064b4:	2f19      	cmp	r7, #25
 80064b6:	d804      	bhi.n	80064c2 <_strtol_l.isra.0+0xca>
 80064b8:	3c57      	subs	r4, #87	; 0x57
 80064ba:	e7db      	b.n	8006474 <_strtol_l.isra.0+0x7c>
 80064bc:	f04f 36ff 	mov.w	r6, #4294967295
 80064c0:	e7e4      	b.n	800648c <_strtol_l.isra.0+0x94>
 80064c2:	2e00      	cmp	r6, #0
 80064c4:	da05      	bge.n	80064d2 <_strtol_l.isra.0+0xda>
 80064c6:	2322      	movs	r3, #34	; 0x22
 80064c8:	6003      	str	r3, [r0, #0]
 80064ca:	4665      	mov	r5, ip
 80064cc:	b942      	cbnz	r2, 80064e0 <_strtol_l.isra.0+0xe8>
 80064ce:	4628      	mov	r0, r5
 80064d0:	e79d      	b.n	800640e <_strtol_l.isra.0+0x16>
 80064d2:	f1b8 0f00 	cmp.w	r8, #0
 80064d6:	d000      	beq.n	80064da <_strtol_l.isra.0+0xe2>
 80064d8:	426d      	negs	r5, r5
 80064da:	2a00      	cmp	r2, #0
 80064dc:	d0f7      	beq.n	80064ce <_strtol_l.isra.0+0xd6>
 80064de:	b10e      	cbz	r6, 80064e4 <_strtol_l.isra.0+0xec>
 80064e0:	f10e 31ff 	add.w	r1, lr, #4294967295
 80064e4:	6011      	str	r1, [r2, #0]
 80064e6:	e7f2      	b.n	80064ce <_strtol_l.isra.0+0xd6>
 80064e8:	2430      	movs	r4, #48	; 0x30
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d1b3      	bne.n	8006456 <_strtol_l.isra.0+0x5e>
 80064ee:	2308      	movs	r3, #8
 80064f0:	e7b1      	b.n	8006456 <_strtol_l.isra.0+0x5e>
 80064f2:	2c30      	cmp	r4, #48	; 0x30
 80064f4:	d0a4      	beq.n	8006440 <_strtol_l.isra.0+0x48>
 80064f6:	230a      	movs	r3, #10
 80064f8:	e7ad      	b.n	8006456 <_strtol_l.isra.0+0x5e>
 80064fa:	bf00      	nop
 80064fc:	0800a0d9 	.word	0x0800a0d9

08006500 <_strtol_r>:
 8006500:	f7ff bf7a 	b.w	80063f8 <_strtol_l.isra.0>

08006504 <quorem>:
 8006504:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006508:	6903      	ldr	r3, [r0, #16]
 800650a:	690c      	ldr	r4, [r1, #16]
 800650c:	42a3      	cmp	r3, r4
 800650e:	4607      	mov	r7, r0
 8006510:	f2c0 8081 	blt.w	8006616 <quorem+0x112>
 8006514:	3c01      	subs	r4, #1
 8006516:	f101 0814 	add.w	r8, r1, #20
 800651a:	f100 0514 	add.w	r5, r0, #20
 800651e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006522:	9301      	str	r3, [sp, #4]
 8006524:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006528:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800652c:	3301      	adds	r3, #1
 800652e:	429a      	cmp	r2, r3
 8006530:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006534:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006538:	fbb2 f6f3 	udiv	r6, r2, r3
 800653c:	d331      	bcc.n	80065a2 <quorem+0x9e>
 800653e:	f04f 0e00 	mov.w	lr, #0
 8006542:	4640      	mov	r0, r8
 8006544:	46ac      	mov	ip, r5
 8006546:	46f2      	mov	sl, lr
 8006548:	f850 2b04 	ldr.w	r2, [r0], #4
 800654c:	b293      	uxth	r3, r2
 800654e:	fb06 e303 	mla	r3, r6, r3, lr
 8006552:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006556:	b29b      	uxth	r3, r3
 8006558:	ebaa 0303 	sub.w	r3, sl, r3
 800655c:	0c12      	lsrs	r2, r2, #16
 800655e:	f8dc a000 	ldr.w	sl, [ip]
 8006562:	fb06 e202 	mla	r2, r6, r2, lr
 8006566:	fa13 f38a 	uxtah	r3, r3, sl
 800656a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800656e:	fa1f fa82 	uxth.w	sl, r2
 8006572:	f8dc 2000 	ldr.w	r2, [ip]
 8006576:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800657a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800657e:	b29b      	uxth	r3, r3
 8006580:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006584:	4581      	cmp	r9, r0
 8006586:	f84c 3b04 	str.w	r3, [ip], #4
 800658a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800658e:	d2db      	bcs.n	8006548 <quorem+0x44>
 8006590:	f855 300b 	ldr.w	r3, [r5, fp]
 8006594:	b92b      	cbnz	r3, 80065a2 <quorem+0x9e>
 8006596:	9b01      	ldr	r3, [sp, #4]
 8006598:	3b04      	subs	r3, #4
 800659a:	429d      	cmp	r5, r3
 800659c:	461a      	mov	r2, r3
 800659e:	d32e      	bcc.n	80065fe <quorem+0xfa>
 80065a0:	613c      	str	r4, [r7, #16]
 80065a2:	4638      	mov	r0, r7
 80065a4:	f001 fc8c 	bl	8007ec0 <__mcmp>
 80065a8:	2800      	cmp	r0, #0
 80065aa:	db24      	blt.n	80065f6 <quorem+0xf2>
 80065ac:	3601      	adds	r6, #1
 80065ae:	4628      	mov	r0, r5
 80065b0:	f04f 0c00 	mov.w	ip, #0
 80065b4:	f858 2b04 	ldr.w	r2, [r8], #4
 80065b8:	f8d0 e000 	ldr.w	lr, [r0]
 80065bc:	b293      	uxth	r3, r2
 80065be:	ebac 0303 	sub.w	r3, ip, r3
 80065c2:	0c12      	lsrs	r2, r2, #16
 80065c4:	fa13 f38e 	uxtah	r3, r3, lr
 80065c8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80065cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80065d6:	45c1      	cmp	r9, r8
 80065d8:	f840 3b04 	str.w	r3, [r0], #4
 80065dc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80065e0:	d2e8      	bcs.n	80065b4 <quorem+0xb0>
 80065e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80065e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80065ea:	b922      	cbnz	r2, 80065f6 <quorem+0xf2>
 80065ec:	3b04      	subs	r3, #4
 80065ee:	429d      	cmp	r5, r3
 80065f0:	461a      	mov	r2, r3
 80065f2:	d30a      	bcc.n	800660a <quorem+0x106>
 80065f4:	613c      	str	r4, [r7, #16]
 80065f6:	4630      	mov	r0, r6
 80065f8:	b003      	add	sp, #12
 80065fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065fe:	6812      	ldr	r2, [r2, #0]
 8006600:	3b04      	subs	r3, #4
 8006602:	2a00      	cmp	r2, #0
 8006604:	d1cc      	bne.n	80065a0 <quorem+0x9c>
 8006606:	3c01      	subs	r4, #1
 8006608:	e7c7      	b.n	800659a <quorem+0x96>
 800660a:	6812      	ldr	r2, [r2, #0]
 800660c:	3b04      	subs	r3, #4
 800660e:	2a00      	cmp	r2, #0
 8006610:	d1f0      	bne.n	80065f4 <quorem+0xf0>
 8006612:	3c01      	subs	r4, #1
 8006614:	e7eb      	b.n	80065ee <quorem+0xea>
 8006616:	2000      	movs	r0, #0
 8006618:	e7ee      	b.n	80065f8 <quorem+0xf4>
 800661a:	0000      	movs	r0, r0
 800661c:	0000      	movs	r0, r0
	...

08006620 <_dtoa_r>:
 8006620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006624:	ed2d 8b02 	vpush	{d8}
 8006628:	ec57 6b10 	vmov	r6, r7, d0
 800662c:	b095      	sub	sp, #84	; 0x54
 800662e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006630:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006634:	9105      	str	r1, [sp, #20]
 8006636:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800663a:	4604      	mov	r4, r0
 800663c:	9209      	str	r2, [sp, #36]	; 0x24
 800663e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006640:	b975      	cbnz	r5, 8006660 <_dtoa_r+0x40>
 8006642:	2010      	movs	r0, #16
 8006644:	f001 f94c 	bl	80078e0 <malloc>
 8006648:	4602      	mov	r2, r0
 800664a:	6260      	str	r0, [r4, #36]	; 0x24
 800664c:	b920      	cbnz	r0, 8006658 <_dtoa_r+0x38>
 800664e:	4bb2      	ldr	r3, [pc, #712]	; (8006918 <_dtoa_r+0x2f8>)
 8006650:	21ea      	movs	r1, #234	; 0xea
 8006652:	48b2      	ldr	r0, [pc, #712]	; (800691c <_dtoa_r+0x2fc>)
 8006654:	f002 f874 	bl	8008740 <__assert_func>
 8006658:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800665c:	6005      	str	r5, [r0, #0]
 800665e:	60c5      	str	r5, [r0, #12]
 8006660:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006662:	6819      	ldr	r1, [r3, #0]
 8006664:	b151      	cbz	r1, 800667c <_dtoa_r+0x5c>
 8006666:	685a      	ldr	r2, [r3, #4]
 8006668:	604a      	str	r2, [r1, #4]
 800666a:	2301      	movs	r3, #1
 800666c:	4093      	lsls	r3, r2
 800666e:	608b      	str	r3, [r1, #8]
 8006670:	4620      	mov	r0, r4
 8006672:	f001 f99d 	bl	80079b0 <_Bfree>
 8006676:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006678:	2200      	movs	r2, #0
 800667a:	601a      	str	r2, [r3, #0]
 800667c:	1e3b      	subs	r3, r7, #0
 800667e:	bfb9      	ittee	lt
 8006680:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006684:	9303      	strlt	r3, [sp, #12]
 8006686:	2300      	movge	r3, #0
 8006688:	f8c8 3000 	strge.w	r3, [r8]
 800668c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006690:	4ba3      	ldr	r3, [pc, #652]	; (8006920 <_dtoa_r+0x300>)
 8006692:	bfbc      	itt	lt
 8006694:	2201      	movlt	r2, #1
 8006696:	f8c8 2000 	strlt.w	r2, [r8]
 800669a:	ea33 0309 	bics.w	r3, r3, r9
 800669e:	d11b      	bne.n	80066d8 <_dtoa_r+0xb8>
 80066a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80066a2:	f242 730f 	movw	r3, #9999	; 0x270f
 80066a6:	6013      	str	r3, [r2, #0]
 80066a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80066ac:	4333      	orrs	r3, r6
 80066ae:	f000 857a 	beq.w	80071a6 <_dtoa_r+0xb86>
 80066b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066b4:	b963      	cbnz	r3, 80066d0 <_dtoa_r+0xb0>
 80066b6:	4b9b      	ldr	r3, [pc, #620]	; (8006924 <_dtoa_r+0x304>)
 80066b8:	e024      	b.n	8006704 <_dtoa_r+0xe4>
 80066ba:	4b9b      	ldr	r3, [pc, #620]	; (8006928 <_dtoa_r+0x308>)
 80066bc:	9300      	str	r3, [sp, #0]
 80066be:	3308      	adds	r3, #8
 80066c0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80066c2:	6013      	str	r3, [r2, #0]
 80066c4:	9800      	ldr	r0, [sp, #0]
 80066c6:	b015      	add	sp, #84	; 0x54
 80066c8:	ecbd 8b02 	vpop	{d8}
 80066cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066d0:	4b94      	ldr	r3, [pc, #592]	; (8006924 <_dtoa_r+0x304>)
 80066d2:	9300      	str	r3, [sp, #0]
 80066d4:	3303      	adds	r3, #3
 80066d6:	e7f3      	b.n	80066c0 <_dtoa_r+0xa0>
 80066d8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80066dc:	2200      	movs	r2, #0
 80066de:	ec51 0b17 	vmov	r0, r1, d7
 80066e2:	2300      	movs	r3, #0
 80066e4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80066e8:	f7fa f9f6 	bl	8000ad8 <__aeabi_dcmpeq>
 80066ec:	4680      	mov	r8, r0
 80066ee:	b158      	cbz	r0, 8006708 <_dtoa_r+0xe8>
 80066f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80066f2:	2301      	movs	r3, #1
 80066f4:	6013      	str	r3, [r2, #0]
 80066f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	f000 8551 	beq.w	80071a0 <_dtoa_r+0xb80>
 80066fe:	488b      	ldr	r0, [pc, #556]	; (800692c <_dtoa_r+0x30c>)
 8006700:	6018      	str	r0, [r3, #0]
 8006702:	1e43      	subs	r3, r0, #1
 8006704:	9300      	str	r3, [sp, #0]
 8006706:	e7dd      	b.n	80066c4 <_dtoa_r+0xa4>
 8006708:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800670c:	aa12      	add	r2, sp, #72	; 0x48
 800670e:	a913      	add	r1, sp, #76	; 0x4c
 8006710:	4620      	mov	r0, r4
 8006712:	f001 fcf5 	bl	8008100 <__d2b>
 8006716:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800671a:	4683      	mov	fp, r0
 800671c:	2d00      	cmp	r5, #0
 800671e:	d07c      	beq.n	800681a <_dtoa_r+0x1fa>
 8006720:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006722:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8006726:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800672a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800672e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006732:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006736:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800673a:	4b7d      	ldr	r3, [pc, #500]	; (8006930 <_dtoa_r+0x310>)
 800673c:	2200      	movs	r2, #0
 800673e:	4630      	mov	r0, r6
 8006740:	4639      	mov	r1, r7
 8006742:	f7f9 fda9 	bl	8000298 <__aeabi_dsub>
 8006746:	a36e      	add	r3, pc, #440	; (adr r3, 8006900 <_dtoa_r+0x2e0>)
 8006748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800674c:	f7f9 ff5c 	bl	8000608 <__aeabi_dmul>
 8006750:	a36d      	add	r3, pc, #436	; (adr r3, 8006908 <_dtoa_r+0x2e8>)
 8006752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006756:	f7f9 fda1 	bl	800029c <__adddf3>
 800675a:	4606      	mov	r6, r0
 800675c:	4628      	mov	r0, r5
 800675e:	460f      	mov	r7, r1
 8006760:	f7f9 fee8 	bl	8000534 <__aeabi_i2d>
 8006764:	a36a      	add	r3, pc, #424	; (adr r3, 8006910 <_dtoa_r+0x2f0>)
 8006766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800676a:	f7f9 ff4d 	bl	8000608 <__aeabi_dmul>
 800676e:	4602      	mov	r2, r0
 8006770:	460b      	mov	r3, r1
 8006772:	4630      	mov	r0, r6
 8006774:	4639      	mov	r1, r7
 8006776:	f7f9 fd91 	bl	800029c <__adddf3>
 800677a:	4606      	mov	r6, r0
 800677c:	460f      	mov	r7, r1
 800677e:	f7fa f9f3 	bl	8000b68 <__aeabi_d2iz>
 8006782:	2200      	movs	r2, #0
 8006784:	4682      	mov	sl, r0
 8006786:	2300      	movs	r3, #0
 8006788:	4630      	mov	r0, r6
 800678a:	4639      	mov	r1, r7
 800678c:	f7fa f9ae 	bl	8000aec <__aeabi_dcmplt>
 8006790:	b148      	cbz	r0, 80067a6 <_dtoa_r+0x186>
 8006792:	4650      	mov	r0, sl
 8006794:	f7f9 fece 	bl	8000534 <__aeabi_i2d>
 8006798:	4632      	mov	r2, r6
 800679a:	463b      	mov	r3, r7
 800679c:	f7fa f99c 	bl	8000ad8 <__aeabi_dcmpeq>
 80067a0:	b908      	cbnz	r0, 80067a6 <_dtoa_r+0x186>
 80067a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067a6:	f1ba 0f16 	cmp.w	sl, #22
 80067aa:	d854      	bhi.n	8006856 <_dtoa_r+0x236>
 80067ac:	4b61      	ldr	r3, [pc, #388]	; (8006934 <_dtoa_r+0x314>)
 80067ae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80067b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80067ba:	f7fa f997 	bl	8000aec <__aeabi_dcmplt>
 80067be:	2800      	cmp	r0, #0
 80067c0:	d04b      	beq.n	800685a <_dtoa_r+0x23a>
 80067c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067c6:	2300      	movs	r3, #0
 80067c8:	930e      	str	r3, [sp, #56]	; 0x38
 80067ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80067cc:	1b5d      	subs	r5, r3, r5
 80067ce:	1e6b      	subs	r3, r5, #1
 80067d0:	9304      	str	r3, [sp, #16]
 80067d2:	bf43      	ittte	mi
 80067d4:	2300      	movmi	r3, #0
 80067d6:	f1c5 0801 	rsbmi	r8, r5, #1
 80067da:	9304      	strmi	r3, [sp, #16]
 80067dc:	f04f 0800 	movpl.w	r8, #0
 80067e0:	f1ba 0f00 	cmp.w	sl, #0
 80067e4:	db3b      	blt.n	800685e <_dtoa_r+0x23e>
 80067e6:	9b04      	ldr	r3, [sp, #16]
 80067e8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80067ec:	4453      	add	r3, sl
 80067ee:	9304      	str	r3, [sp, #16]
 80067f0:	2300      	movs	r3, #0
 80067f2:	9306      	str	r3, [sp, #24]
 80067f4:	9b05      	ldr	r3, [sp, #20]
 80067f6:	2b09      	cmp	r3, #9
 80067f8:	d869      	bhi.n	80068ce <_dtoa_r+0x2ae>
 80067fa:	2b05      	cmp	r3, #5
 80067fc:	bfc4      	itt	gt
 80067fe:	3b04      	subgt	r3, #4
 8006800:	9305      	strgt	r3, [sp, #20]
 8006802:	9b05      	ldr	r3, [sp, #20]
 8006804:	f1a3 0302 	sub.w	r3, r3, #2
 8006808:	bfcc      	ite	gt
 800680a:	2500      	movgt	r5, #0
 800680c:	2501      	movle	r5, #1
 800680e:	2b03      	cmp	r3, #3
 8006810:	d869      	bhi.n	80068e6 <_dtoa_r+0x2c6>
 8006812:	e8df f003 	tbb	[pc, r3]
 8006816:	4e2c      	.short	0x4e2c
 8006818:	5a4c      	.short	0x5a4c
 800681a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800681e:	441d      	add	r5, r3
 8006820:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006824:	2b20      	cmp	r3, #32
 8006826:	bfc1      	itttt	gt
 8006828:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800682c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006830:	fa09 f303 	lslgt.w	r3, r9, r3
 8006834:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006838:	bfda      	itte	le
 800683a:	f1c3 0320 	rsble	r3, r3, #32
 800683e:	fa06 f003 	lslle.w	r0, r6, r3
 8006842:	4318      	orrgt	r0, r3
 8006844:	f7f9 fe66 	bl	8000514 <__aeabi_ui2d>
 8006848:	2301      	movs	r3, #1
 800684a:	4606      	mov	r6, r0
 800684c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006850:	3d01      	subs	r5, #1
 8006852:	9310      	str	r3, [sp, #64]	; 0x40
 8006854:	e771      	b.n	800673a <_dtoa_r+0x11a>
 8006856:	2301      	movs	r3, #1
 8006858:	e7b6      	b.n	80067c8 <_dtoa_r+0x1a8>
 800685a:	900e      	str	r0, [sp, #56]	; 0x38
 800685c:	e7b5      	b.n	80067ca <_dtoa_r+0x1aa>
 800685e:	f1ca 0300 	rsb	r3, sl, #0
 8006862:	9306      	str	r3, [sp, #24]
 8006864:	2300      	movs	r3, #0
 8006866:	eba8 080a 	sub.w	r8, r8, sl
 800686a:	930d      	str	r3, [sp, #52]	; 0x34
 800686c:	e7c2      	b.n	80067f4 <_dtoa_r+0x1d4>
 800686e:	2300      	movs	r3, #0
 8006870:	9308      	str	r3, [sp, #32]
 8006872:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006874:	2b00      	cmp	r3, #0
 8006876:	dc39      	bgt.n	80068ec <_dtoa_r+0x2cc>
 8006878:	f04f 0901 	mov.w	r9, #1
 800687c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006880:	464b      	mov	r3, r9
 8006882:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006886:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006888:	2200      	movs	r2, #0
 800688a:	6042      	str	r2, [r0, #4]
 800688c:	2204      	movs	r2, #4
 800688e:	f102 0614 	add.w	r6, r2, #20
 8006892:	429e      	cmp	r6, r3
 8006894:	6841      	ldr	r1, [r0, #4]
 8006896:	d92f      	bls.n	80068f8 <_dtoa_r+0x2d8>
 8006898:	4620      	mov	r0, r4
 800689a:	f001 f849 	bl	8007930 <_Balloc>
 800689e:	9000      	str	r0, [sp, #0]
 80068a0:	2800      	cmp	r0, #0
 80068a2:	d14b      	bne.n	800693c <_dtoa_r+0x31c>
 80068a4:	4b24      	ldr	r3, [pc, #144]	; (8006938 <_dtoa_r+0x318>)
 80068a6:	4602      	mov	r2, r0
 80068a8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80068ac:	e6d1      	b.n	8006652 <_dtoa_r+0x32>
 80068ae:	2301      	movs	r3, #1
 80068b0:	e7de      	b.n	8006870 <_dtoa_r+0x250>
 80068b2:	2300      	movs	r3, #0
 80068b4:	9308      	str	r3, [sp, #32]
 80068b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068b8:	eb0a 0903 	add.w	r9, sl, r3
 80068bc:	f109 0301 	add.w	r3, r9, #1
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	9301      	str	r3, [sp, #4]
 80068c4:	bfb8      	it	lt
 80068c6:	2301      	movlt	r3, #1
 80068c8:	e7dd      	b.n	8006886 <_dtoa_r+0x266>
 80068ca:	2301      	movs	r3, #1
 80068cc:	e7f2      	b.n	80068b4 <_dtoa_r+0x294>
 80068ce:	2501      	movs	r5, #1
 80068d0:	2300      	movs	r3, #0
 80068d2:	9305      	str	r3, [sp, #20]
 80068d4:	9508      	str	r5, [sp, #32]
 80068d6:	f04f 39ff 	mov.w	r9, #4294967295
 80068da:	2200      	movs	r2, #0
 80068dc:	f8cd 9004 	str.w	r9, [sp, #4]
 80068e0:	2312      	movs	r3, #18
 80068e2:	9209      	str	r2, [sp, #36]	; 0x24
 80068e4:	e7cf      	b.n	8006886 <_dtoa_r+0x266>
 80068e6:	2301      	movs	r3, #1
 80068e8:	9308      	str	r3, [sp, #32]
 80068ea:	e7f4      	b.n	80068d6 <_dtoa_r+0x2b6>
 80068ec:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80068f0:	f8cd 9004 	str.w	r9, [sp, #4]
 80068f4:	464b      	mov	r3, r9
 80068f6:	e7c6      	b.n	8006886 <_dtoa_r+0x266>
 80068f8:	3101      	adds	r1, #1
 80068fa:	6041      	str	r1, [r0, #4]
 80068fc:	0052      	lsls	r2, r2, #1
 80068fe:	e7c6      	b.n	800688e <_dtoa_r+0x26e>
 8006900:	636f4361 	.word	0x636f4361
 8006904:	3fd287a7 	.word	0x3fd287a7
 8006908:	8b60c8b3 	.word	0x8b60c8b3
 800690c:	3fc68a28 	.word	0x3fc68a28
 8006910:	509f79fb 	.word	0x509f79fb
 8006914:	3fd34413 	.word	0x3fd34413
 8006918:	0800a1e6 	.word	0x0800a1e6
 800691c:	0800a1fd 	.word	0x0800a1fd
 8006920:	7ff00000 	.word	0x7ff00000
 8006924:	0800a1e2 	.word	0x0800a1e2
 8006928:	0800a1d9 	.word	0x0800a1d9
 800692c:	0800a059 	.word	0x0800a059
 8006930:	3ff80000 	.word	0x3ff80000
 8006934:	0800a378 	.word	0x0800a378
 8006938:	0800a25c 	.word	0x0800a25c
 800693c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800693e:	9a00      	ldr	r2, [sp, #0]
 8006940:	601a      	str	r2, [r3, #0]
 8006942:	9b01      	ldr	r3, [sp, #4]
 8006944:	2b0e      	cmp	r3, #14
 8006946:	f200 80ad 	bhi.w	8006aa4 <_dtoa_r+0x484>
 800694a:	2d00      	cmp	r5, #0
 800694c:	f000 80aa 	beq.w	8006aa4 <_dtoa_r+0x484>
 8006950:	f1ba 0f00 	cmp.w	sl, #0
 8006954:	dd36      	ble.n	80069c4 <_dtoa_r+0x3a4>
 8006956:	4ac3      	ldr	r2, [pc, #780]	; (8006c64 <_dtoa_r+0x644>)
 8006958:	f00a 030f 	and.w	r3, sl, #15
 800695c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006960:	ed93 7b00 	vldr	d7, [r3]
 8006964:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006968:	ea4f 172a 	mov.w	r7, sl, asr #4
 800696c:	eeb0 8a47 	vmov.f32	s16, s14
 8006970:	eef0 8a67 	vmov.f32	s17, s15
 8006974:	d016      	beq.n	80069a4 <_dtoa_r+0x384>
 8006976:	4bbc      	ldr	r3, [pc, #752]	; (8006c68 <_dtoa_r+0x648>)
 8006978:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800697c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006980:	f7f9 ff6c 	bl	800085c <__aeabi_ddiv>
 8006984:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006988:	f007 070f 	and.w	r7, r7, #15
 800698c:	2503      	movs	r5, #3
 800698e:	4eb6      	ldr	r6, [pc, #728]	; (8006c68 <_dtoa_r+0x648>)
 8006990:	b957      	cbnz	r7, 80069a8 <_dtoa_r+0x388>
 8006992:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006996:	ec53 2b18 	vmov	r2, r3, d8
 800699a:	f7f9 ff5f 	bl	800085c <__aeabi_ddiv>
 800699e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069a2:	e029      	b.n	80069f8 <_dtoa_r+0x3d8>
 80069a4:	2502      	movs	r5, #2
 80069a6:	e7f2      	b.n	800698e <_dtoa_r+0x36e>
 80069a8:	07f9      	lsls	r1, r7, #31
 80069aa:	d508      	bpl.n	80069be <_dtoa_r+0x39e>
 80069ac:	ec51 0b18 	vmov	r0, r1, d8
 80069b0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80069b4:	f7f9 fe28 	bl	8000608 <__aeabi_dmul>
 80069b8:	ec41 0b18 	vmov	d8, r0, r1
 80069bc:	3501      	adds	r5, #1
 80069be:	107f      	asrs	r7, r7, #1
 80069c0:	3608      	adds	r6, #8
 80069c2:	e7e5      	b.n	8006990 <_dtoa_r+0x370>
 80069c4:	f000 80a6 	beq.w	8006b14 <_dtoa_r+0x4f4>
 80069c8:	f1ca 0600 	rsb	r6, sl, #0
 80069cc:	4ba5      	ldr	r3, [pc, #660]	; (8006c64 <_dtoa_r+0x644>)
 80069ce:	4fa6      	ldr	r7, [pc, #664]	; (8006c68 <_dtoa_r+0x648>)
 80069d0:	f006 020f 	and.w	r2, r6, #15
 80069d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80069d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80069e0:	f7f9 fe12 	bl	8000608 <__aeabi_dmul>
 80069e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069e8:	1136      	asrs	r6, r6, #4
 80069ea:	2300      	movs	r3, #0
 80069ec:	2502      	movs	r5, #2
 80069ee:	2e00      	cmp	r6, #0
 80069f0:	f040 8085 	bne.w	8006afe <_dtoa_r+0x4de>
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d1d2      	bne.n	800699e <_dtoa_r+0x37e>
 80069f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	f000 808c 	beq.w	8006b18 <_dtoa_r+0x4f8>
 8006a00:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006a04:	4b99      	ldr	r3, [pc, #612]	; (8006c6c <_dtoa_r+0x64c>)
 8006a06:	2200      	movs	r2, #0
 8006a08:	4630      	mov	r0, r6
 8006a0a:	4639      	mov	r1, r7
 8006a0c:	f7fa f86e 	bl	8000aec <__aeabi_dcmplt>
 8006a10:	2800      	cmp	r0, #0
 8006a12:	f000 8081 	beq.w	8006b18 <_dtoa_r+0x4f8>
 8006a16:	9b01      	ldr	r3, [sp, #4]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d07d      	beq.n	8006b18 <_dtoa_r+0x4f8>
 8006a1c:	f1b9 0f00 	cmp.w	r9, #0
 8006a20:	dd3c      	ble.n	8006a9c <_dtoa_r+0x47c>
 8006a22:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006a26:	9307      	str	r3, [sp, #28]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	4b91      	ldr	r3, [pc, #580]	; (8006c70 <_dtoa_r+0x650>)
 8006a2c:	4630      	mov	r0, r6
 8006a2e:	4639      	mov	r1, r7
 8006a30:	f7f9 fdea 	bl	8000608 <__aeabi_dmul>
 8006a34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a38:	3501      	adds	r5, #1
 8006a3a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8006a3e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006a42:	4628      	mov	r0, r5
 8006a44:	f7f9 fd76 	bl	8000534 <__aeabi_i2d>
 8006a48:	4632      	mov	r2, r6
 8006a4a:	463b      	mov	r3, r7
 8006a4c:	f7f9 fddc 	bl	8000608 <__aeabi_dmul>
 8006a50:	4b88      	ldr	r3, [pc, #544]	; (8006c74 <_dtoa_r+0x654>)
 8006a52:	2200      	movs	r2, #0
 8006a54:	f7f9 fc22 	bl	800029c <__adddf3>
 8006a58:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006a5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a60:	9303      	str	r3, [sp, #12]
 8006a62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d15c      	bne.n	8006b22 <_dtoa_r+0x502>
 8006a68:	4b83      	ldr	r3, [pc, #524]	; (8006c78 <_dtoa_r+0x658>)
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	4630      	mov	r0, r6
 8006a6e:	4639      	mov	r1, r7
 8006a70:	f7f9 fc12 	bl	8000298 <__aeabi_dsub>
 8006a74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a78:	4606      	mov	r6, r0
 8006a7a:	460f      	mov	r7, r1
 8006a7c:	f7fa f854 	bl	8000b28 <__aeabi_dcmpgt>
 8006a80:	2800      	cmp	r0, #0
 8006a82:	f040 8296 	bne.w	8006fb2 <_dtoa_r+0x992>
 8006a86:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006a8a:	4630      	mov	r0, r6
 8006a8c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006a90:	4639      	mov	r1, r7
 8006a92:	f7fa f82b 	bl	8000aec <__aeabi_dcmplt>
 8006a96:	2800      	cmp	r0, #0
 8006a98:	f040 8288 	bne.w	8006fac <_dtoa_r+0x98c>
 8006a9c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006aa0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006aa4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	f2c0 8158 	blt.w	8006d5c <_dtoa_r+0x73c>
 8006aac:	f1ba 0f0e 	cmp.w	sl, #14
 8006ab0:	f300 8154 	bgt.w	8006d5c <_dtoa_r+0x73c>
 8006ab4:	4b6b      	ldr	r3, [pc, #428]	; (8006c64 <_dtoa_r+0x644>)
 8006ab6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006aba:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006abe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	f280 80e3 	bge.w	8006c8c <_dtoa_r+0x66c>
 8006ac6:	9b01      	ldr	r3, [sp, #4]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	f300 80df 	bgt.w	8006c8c <_dtoa_r+0x66c>
 8006ace:	f040 826d 	bne.w	8006fac <_dtoa_r+0x98c>
 8006ad2:	4b69      	ldr	r3, [pc, #420]	; (8006c78 <_dtoa_r+0x658>)
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	4640      	mov	r0, r8
 8006ad8:	4649      	mov	r1, r9
 8006ada:	f7f9 fd95 	bl	8000608 <__aeabi_dmul>
 8006ade:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ae2:	f7fa f817 	bl	8000b14 <__aeabi_dcmpge>
 8006ae6:	9e01      	ldr	r6, [sp, #4]
 8006ae8:	4637      	mov	r7, r6
 8006aea:	2800      	cmp	r0, #0
 8006aec:	f040 8243 	bne.w	8006f76 <_dtoa_r+0x956>
 8006af0:	9d00      	ldr	r5, [sp, #0]
 8006af2:	2331      	movs	r3, #49	; 0x31
 8006af4:	f805 3b01 	strb.w	r3, [r5], #1
 8006af8:	f10a 0a01 	add.w	sl, sl, #1
 8006afc:	e23f      	b.n	8006f7e <_dtoa_r+0x95e>
 8006afe:	07f2      	lsls	r2, r6, #31
 8006b00:	d505      	bpl.n	8006b0e <_dtoa_r+0x4ee>
 8006b02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b06:	f7f9 fd7f 	bl	8000608 <__aeabi_dmul>
 8006b0a:	3501      	adds	r5, #1
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	1076      	asrs	r6, r6, #1
 8006b10:	3708      	adds	r7, #8
 8006b12:	e76c      	b.n	80069ee <_dtoa_r+0x3ce>
 8006b14:	2502      	movs	r5, #2
 8006b16:	e76f      	b.n	80069f8 <_dtoa_r+0x3d8>
 8006b18:	9b01      	ldr	r3, [sp, #4]
 8006b1a:	f8cd a01c 	str.w	sl, [sp, #28]
 8006b1e:	930c      	str	r3, [sp, #48]	; 0x30
 8006b20:	e78d      	b.n	8006a3e <_dtoa_r+0x41e>
 8006b22:	9900      	ldr	r1, [sp, #0]
 8006b24:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006b26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006b28:	4b4e      	ldr	r3, [pc, #312]	; (8006c64 <_dtoa_r+0x644>)
 8006b2a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b2e:	4401      	add	r1, r0
 8006b30:	9102      	str	r1, [sp, #8]
 8006b32:	9908      	ldr	r1, [sp, #32]
 8006b34:	eeb0 8a47 	vmov.f32	s16, s14
 8006b38:	eef0 8a67 	vmov.f32	s17, s15
 8006b3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006b44:	2900      	cmp	r1, #0
 8006b46:	d045      	beq.n	8006bd4 <_dtoa_r+0x5b4>
 8006b48:	494c      	ldr	r1, [pc, #304]	; (8006c7c <_dtoa_r+0x65c>)
 8006b4a:	2000      	movs	r0, #0
 8006b4c:	f7f9 fe86 	bl	800085c <__aeabi_ddiv>
 8006b50:	ec53 2b18 	vmov	r2, r3, d8
 8006b54:	f7f9 fba0 	bl	8000298 <__aeabi_dsub>
 8006b58:	9d00      	ldr	r5, [sp, #0]
 8006b5a:	ec41 0b18 	vmov	d8, r0, r1
 8006b5e:	4639      	mov	r1, r7
 8006b60:	4630      	mov	r0, r6
 8006b62:	f7fa f801 	bl	8000b68 <__aeabi_d2iz>
 8006b66:	900c      	str	r0, [sp, #48]	; 0x30
 8006b68:	f7f9 fce4 	bl	8000534 <__aeabi_i2d>
 8006b6c:	4602      	mov	r2, r0
 8006b6e:	460b      	mov	r3, r1
 8006b70:	4630      	mov	r0, r6
 8006b72:	4639      	mov	r1, r7
 8006b74:	f7f9 fb90 	bl	8000298 <__aeabi_dsub>
 8006b78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b7a:	3330      	adds	r3, #48	; 0x30
 8006b7c:	f805 3b01 	strb.w	r3, [r5], #1
 8006b80:	ec53 2b18 	vmov	r2, r3, d8
 8006b84:	4606      	mov	r6, r0
 8006b86:	460f      	mov	r7, r1
 8006b88:	f7f9 ffb0 	bl	8000aec <__aeabi_dcmplt>
 8006b8c:	2800      	cmp	r0, #0
 8006b8e:	d165      	bne.n	8006c5c <_dtoa_r+0x63c>
 8006b90:	4632      	mov	r2, r6
 8006b92:	463b      	mov	r3, r7
 8006b94:	4935      	ldr	r1, [pc, #212]	; (8006c6c <_dtoa_r+0x64c>)
 8006b96:	2000      	movs	r0, #0
 8006b98:	f7f9 fb7e 	bl	8000298 <__aeabi_dsub>
 8006b9c:	ec53 2b18 	vmov	r2, r3, d8
 8006ba0:	f7f9 ffa4 	bl	8000aec <__aeabi_dcmplt>
 8006ba4:	2800      	cmp	r0, #0
 8006ba6:	f040 80b9 	bne.w	8006d1c <_dtoa_r+0x6fc>
 8006baa:	9b02      	ldr	r3, [sp, #8]
 8006bac:	429d      	cmp	r5, r3
 8006bae:	f43f af75 	beq.w	8006a9c <_dtoa_r+0x47c>
 8006bb2:	4b2f      	ldr	r3, [pc, #188]	; (8006c70 <_dtoa_r+0x650>)
 8006bb4:	ec51 0b18 	vmov	r0, r1, d8
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f7f9 fd25 	bl	8000608 <__aeabi_dmul>
 8006bbe:	4b2c      	ldr	r3, [pc, #176]	; (8006c70 <_dtoa_r+0x650>)
 8006bc0:	ec41 0b18 	vmov	d8, r0, r1
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	4630      	mov	r0, r6
 8006bc8:	4639      	mov	r1, r7
 8006bca:	f7f9 fd1d 	bl	8000608 <__aeabi_dmul>
 8006bce:	4606      	mov	r6, r0
 8006bd0:	460f      	mov	r7, r1
 8006bd2:	e7c4      	b.n	8006b5e <_dtoa_r+0x53e>
 8006bd4:	ec51 0b17 	vmov	r0, r1, d7
 8006bd8:	f7f9 fd16 	bl	8000608 <__aeabi_dmul>
 8006bdc:	9b02      	ldr	r3, [sp, #8]
 8006bde:	9d00      	ldr	r5, [sp, #0]
 8006be0:	930c      	str	r3, [sp, #48]	; 0x30
 8006be2:	ec41 0b18 	vmov	d8, r0, r1
 8006be6:	4639      	mov	r1, r7
 8006be8:	4630      	mov	r0, r6
 8006bea:	f7f9 ffbd 	bl	8000b68 <__aeabi_d2iz>
 8006bee:	9011      	str	r0, [sp, #68]	; 0x44
 8006bf0:	f7f9 fca0 	bl	8000534 <__aeabi_i2d>
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	460b      	mov	r3, r1
 8006bf8:	4630      	mov	r0, r6
 8006bfa:	4639      	mov	r1, r7
 8006bfc:	f7f9 fb4c 	bl	8000298 <__aeabi_dsub>
 8006c00:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c02:	3330      	adds	r3, #48	; 0x30
 8006c04:	f805 3b01 	strb.w	r3, [r5], #1
 8006c08:	9b02      	ldr	r3, [sp, #8]
 8006c0a:	429d      	cmp	r5, r3
 8006c0c:	4606      	mov	r6, r0
 8006c0e:	460f      	mov	r7, r1
 8006c10:	f04f 0200 	mov.w	r2, #0
 8006c14:	d134      	bne.n	8006c80 <_dtoa_r+0x660>
 8006c16:	4b19      	ldr	r3, [pc, #100]	; (8006c7c <_dtoa_r+0x65c>)
 8006c18:	ec51 0b18 	vmov	r0, r1, d8
 8006c1c:	f7f9 fb3e 	bl	800029c <__adddf3>
 8006c20:	4602      	mov	r2, r0
 8006c22:	460b      	mov	r3, r1
 8006c24:	4630      	mov	r0, r6
 8006c26:	4639      	mov	r1, r7
 8006c28:	f7f9 ff7e 	bl	8000b28 <__aeabi_dcmpgt>
 8006c2c:	2800      	cmp	r0, #0
 8006c2e:	d175      	bne.n	8006d1c <_dtoa_r+0x6fc>
 8006c30:	ec53 2b18 	vmov	r2, r3, d8
 8006c34:	4911      	ldr	r1, [pc, #68]	; (8006c7c <_dtoa_r+0x65c>)
 8006c36:	2000      	movs	r0, #0
 8006c38:	f7f9 fb2e 	bl	8000298 <__aeabi_dsub>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	460b      	mov	r3, r1
 8006c40:	4630      	mov	r0, r6
 8006c42:	4639      	mov	r1, r7
 8006c44:	f7f9 ff52 	bl	8000aec <__aeabi_dcmplt>
 8006c48:	2800      	cmp	r0, #0
 8006c4a:	f43f af27 	beq.w	8006a9c <_dtoa_r+0x47c>
 8006c4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006c50:	1e6b      	subs	r3, r5, #1
 8006c52:	930c      	str	r3, [sp, #48]	; 0x30
 8006c54:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006c58:	2b30      	cmp	r3, #48	; 0x30
 8006c5a:	d0f8      	beq.n	8006c4e <_dtoa_r+0x62e>
 8006c5c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006c60:	e04a      	b.n	8006cf8 <_dtoa_r+0x6d8>
 8006c62:	bf00      	nop
 8006c64:	0800a378 	.word	0x0800a378
 8006c68:	0800a350 	.word	0x0800a350
 8006c6c:	3ff00000 	.word	0x3ff00000
 8006c70:	40240000 	.word	0x40240000
 8006c74:	401c0000 	.word	0x401c0000
 8006c78:	40140000 	.word	0x40140000
 8006c7c:	3fe00000 	.word	0x3fe00000
 8006c80:	4baf      	ldr	r3, [pc, #700]	; (8006f40 <_dtoa_r+0x920>)
 8006c82:	f7f9 fcc1 	bl	8000608 <__aeabi_dmul>
 8006c86:	4606      	mov	r6, r0
 8006c88:	460f      	mov	r7, r1
 8006c8a:	e7ac      	b.n	8006be6 <_dtoa_r+0x5c6>
 8006c8c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006c90:	9d00      	ldr	r5, [sp, #0]
 8006c92:	4642      	mov	r2, r8
 8006c94:	464b      	mov	r3, r9
 8006c96:	4630      	mov	r0, r6
 8006c98:	4639      	mov	r1, r7
 8006c9a:	f7f9 fddf 	bl	800085c <__aeabi_ddiv>
 8006c9e:	f7f9 ff63 	bl	8000b68 <__aeabi_d2iz>
 8006ca2:	9002      	str	r0, [sp, #8]
 8006ca4:	f7f9 fc46 	bl	8000534 <__aeabi_i2d>
 8006ca8:	4642      	mov	r2, r8
 8006caa:	464b      	mov	r3, r9
 8006cac:	f7f9 fcac 	bl	8000608 <__aeabi_dmul>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	460b      	mov	r3, r1
 8006cb4:	4630      	mov	r0, r6
 8006cb6:	4639      	mov	r1, r7
 8006cb8:	f7f9 faee 	bl	8000298 <__aeabi_dsub>
 8006cbc:	9e02      	ldr	r6, [sp, #8]
 8006cbe:	9f01      	ldr	r7, [sp, #4]
 8006cc0:	3630      	adds	r6, #48	; 0x30
 8006cc2:	f805 6b01 	strb.w	r6, [r5], #1
 8006cc6:	9e00      	ldr	r6, [sp, #0]
 8006cc8:	1bae      	subs	r6, r5, r6
 8006cca:	42b7      	cmp	r7, r6
 8006ccc:	4602      	mov	r2, r0
 8006cce:	460b      	mov	r3, r1
 8006cd0:	d137      	bne.n	8006d42 <_dtoa_r+0x722>
 8006cd2:	f7f9 fae3 	bl	800029c <__adddf3>
 8006cd6:	4642      	mov	r2, r8
 8006cd8:	464b      	mov	r3, r9
 8006cda:	4606      	mov	r6, r0
 8006cdc:	460f      	mov	r7, r1
 8006cde:	f7f9 ff23 	bl	8000b28 <__aeabi_dcmpgt>
 8006ce2:	b9c8      	cbnz	r0, 8006d18 <_dtoa_r+0x6f8>
 8006ce4:	4642      	mov	r2, r8
 8006ce6:	464b      	mov	r3, r9
 8006ce8:	4630      	mov	r0, r6
 8006cea:	4639      	mov	r1, r7
 8006cec:	f7f9 fef4 	bl	8000ad8 <__aeabi_dcmpeq>
 8006cf0:	b110      	cbz	r0, 8006cf8 <_dtoa_r+0x6d8>
 8006cf2:	9b02      	ldr	r3, [sp, #8]
 8006cf4:	07d9      	lsls	r1, r3, #31
 8006cf6:	d40f      	bmi.n	8006d18 <_dtoa_r+0x6f8>
 8006cf8:	4620      	mov	r0, r4
 8006cfa:	4659      	mov	r1, fp
 8006cfc:	f000 fe58 	bl	80079b0 <_Bfree>
 8006d00:	2300      	movs	r3, #0
 8006d02:	702b      	strb	r3, [r5, #0]
 8006d04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d06:	f10a 0001 	add.w	r0, sl, #1
 8006d0a:	6018      	str	r0, [r3, #0]
 8006d0c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	f43f acd8 	beq.w	80066c4 <_dtoa_r+0xa4>
 8006d14:	601d      	str	r5, [r3, #0]
 8006d16:	e4d5      	b.n	80066c4 <_dtoa_r+0xa4>
 8006d18:	f8cd a01c 	str.w	sl, [sp, #28]
 8006d1c:	462b      	mov	r3, r5
 8006d1e:	461d      	mov	r5, r3
 8006d20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d24:	2a39      	cmp	r2, #57	; 0x39
 8006d26:	d108      	bne.n	8006d3a <_dtoa_r+0x71a>
 8006d28:	9a00      	ldr	r2, [sp, #0]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d1f7      	bne.n	8006d1e <_dtoa_r+0x6fe>
 8006d2e:	9a07      	ldr	r2, [sp, #28]
 8006d30:	9900      	ldr	r1, [sp, #0]
 8006d32:	3201      	adds	r2, #1
 8006d34:	9207      	str	r2, [sp, #28]
 8006d36:	2230      	movs	r2, #48	; 0x30
 8006d38:	700a      	strb	r2, [r1, #0]
 8006d3a:	781a      	ldrb	r2, [r3, #0]
 8006d3c:	3201      	adds	r2, #1
 8006d3e:	701a      	strb	r2, [r3, #0]
 8006d40:	e78c      	b.n	8006c5c <_dtoa_r+0x63c>
 8006d42:	4b7f      	ldr	r3, [pc, #508]	; (8006f40 <_dtoa_r+0x920>)
 8006d44:	2200      	movs	r2, #0
 8006d46:	f7f9 fc5f 	bl	8000608 <__aeabi_dmul>
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	4606      	mov	r6, r0
 8006d50:	460f      	mov	r7, r1
 8006d52:	f7f9 fec1 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d56:	2800      	cmp	r0, #0
 8006d58:	d09b      	beq.n	8006c92 <_dtoa_r+0x672>
 8006d5a:	e7cd      	b.n	8006cf8 <_dtoa_r+0x6d8>
 8006d5c:	9a08      	ldr	r2, [sp, #32]
 8006d5e:	2a00      	cmp	r2, #0
 8006d60:	f000 80c4 	beq.w	8006eec <_dtoa_r+0x8cc>
 8006d64:	9a05      	ldr	r2, [sp, #20]
 8006d66:	2a01      	cmp	r2, #1
 8006d68:	f300 80a8 	bgt.w	8006ebc <_dtoa_r+0x89c>
 8006d6c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006d6e:	2a00      	cmp	r2, #0
 8006d70:	f000 80a0 	beq.w	8006eb4 <_dtoa_r+0x894>
 8006d74:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006d78:	9e06      	ldr	r6, [sp, #24]
 8006d7a:	4645      	mov	r5, r8
 8006d7c:	9a04      	ldr	r2, [sp, #16]
 8006d7e:	2101      	movs	r1, #1
 8006d80:	441a      	add	r2, r3
 8006d82:	4620      	mov	r0, r4
 8006d84:	4498      	add	r8, r3
 8006d86:	9204      	str	r2, [sp, #16]
 8006d88:	f000 ff18 	bl	8007bbc <__i2b>
 8006d8c:	4607      	mov	r7, r0
 8006d8e:	2d00      	cmp	r5, #0
 8006d90:	dd0b      	ble.n	8006daa <_dtoa_r+0x78a>
 8006d92:	9b04      	ldr	r3, [sp, #16]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	dd08      	ble.n	8006daa <_dtoa_r+0x78a>
 8006d98:	42ab      	cmp	r3, r5
 8006d9a:	9a04      	ldr	r2, [sp, #16]
 8006d9c:	bfa8      	it	ge
 8006d9e:	462b      	movge	r3, r5
 8006da0:	eba8 0803 	sub.w	r8, r8, r3
 8006da4:	1aed      	subs	r5, r5, r3
 8006da6:	1ad3      	subs	r3, r2, r3
 8006da8:	9304      	str	r3, [sp, #16]
 8006daa:	9b06      	ldr	r3, [sp, #24]
 8006dac:	b1fb      	cbz	r3, 8006dee <_dtoa_r+0x7ce>
 8006dae:	9b08      	ldr	r3, [sp, #32]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	f000 809f 	beq.w	8006ef4 <_dtoa_r+0x8d4>
 8006db6:	2e00      	cmp	r6, #0
 8006db8:	dd11      	ble.n	8006dde <_dtoa_r+0x7be>
 8006dba:	4639      	mov	r1, r7
 8006dbc:	4632      	mov	r2, r6
 8006dbe:	4620      	mov	r0, r4
 8006dc0:	f000 ffb8 	bl	8007d34 <__pow5mult>
 8006dc4:	465a      	mov	r2, fp
 8006dc6:	4601      	mov	r1, r0
 8006dc8:	4607      	mov	r7, r0
 8006dca:	4620      	mov	r0, r4
 8006dcc:	f000 ff0c 	bl	8007be8 <__multiply>
 8006dd0:	4659      	mov	r1, fp
 8006dd2:	9007      	str	r0, [sp, #28]
 8006dd4:	4620      	mov	r0, r4
 8006dd6:	f000 fdeb 	bl	80079b0 <_Bfree>
 8006dda:	9b07      	ldr	r3, [sp, #28]
 8006ddc:	469b      	mov	fp, r3
 8006dde:	9b06      	ldr	r3, [sp, #24]
 8006de0:	1b9a      	subs	r2, r3, r6
 8006de2:	d004      	beq.n	8006dee <_dtoa_r+0x7ce>
 8006de4:	4659      	mov	r1, fp
 8006de6:	4620      	mov	r0, r4
 8006de8:	f000 ffa4 	bl	8007d34 <__pow5mult>
 8006dec:	4683      	mov	fp, r0
 8006dee:	2101      	movs	r1, #1
 8006df0:	4620      	mov	r0, r4
 8006df2:	f000 fee3 	bl	8007bbc <__i2b>
 8006df6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	4606      	mov	r6, r0
 8006dfc:	dd7c      	ble.n	8006ef8 <_dtoa_r+0x8d8>
 8006dfe:	461a      	mov	r2, r3
 8006e00:	4601      	mov	r1, r0
 8006e02:	4620      	mov	r0, r4
 8006e04:	f000 ff96 	bl	8007d34 <__pow5mult>
 8006e08:	9b05      	ldr	r3, [sp, #20]
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	4606      	mov	r6, r0
 8006e0e:	dd76      	ble.n	8006efe <_dtoa_r+0x8de>
 8006e10:	2300      	movs	r3, #0
 8006e12:	9306      	str	r3, [sp, #24]
 8006e14:	6933      	ldr	r3, [r6, #16]
 8006e16:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006e1a:	6918      	ldr	r0, [r3, #16]
 8006e1c:	f000 fe7e 	bl	8007b1c <__hi0bits>
 8006e20:	f1c0 0020 	rsb	r0, r0, #32
 8006e24:	9b04      	ldr	r3, [sp, #16]
 8006e26:	4418      	add	r0, r3
 8006e28:	f010 001f 	ands.w	r0, r0, #31
 8006e2c:	f000 8086 	beq.w	8006f3c <_dtoa_r+0x91c>
 8006e30:	f1c0 0320 	rsb	r3, r0, #32
 8006e34:	2b04      	cmp	r3, #4
 8006e36:	dd7f      	ble.n	8006f38 <_dtoa_r+0x918>
 8006e38:	f1c0 001c 	rsb	r0, r0, #28
 8006e3c:	9b04      	ldr	r3, [sp, #16]
 8006e3e:	4403      	add	r3, r0
 8006e40:	4480      	add	r8, r0
 8006e42:	4405      	add	r5, r0
 8006e44:	9304      	str	r3, [sp, #16]
 8006e46:	f1b8 0f00 	cmp.w	r8, #0
 8006e4a:	dd05      	ble.n	8006e58 <_dtoa_r+0x838>
 8006e4c:	4659      	mov	r1, fp
 8006e4e:	4642      	mov	r2, r8
 8006e50:	4620      	mov	r0, r4
 8006e52:	f000 ffc9 	bl	8007de8 <__lshift>
 8006e56:	4683      	mov	fp, r0
 8006e58:	9b04      	ldr	r3, [sp, #16]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	dd05      	ble.n	8006e6a <_dtoa_r+0x84a>
 8006e5e:	4631      	mov	r1, r6
 8006e60:	461a      	mov	r2, r3
 8006e62:	4620      	mov	r0, r4
 8006e64:	f000 ffc0 	bl	8007de8 <__lshift>
 8006e68:	4606      	mov	r6, r0
 8006e6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d069      	beq.n	8006f44 <_dtoa_r+0x924>
 8006e70:	4631      	mov	r1, r6
 8006e72:	4658      	mov	r0, fp
 8006e74:	f001 f824 	bl	8007ec0 <__mcmp>
 8006e78:	2800      	cmp	r0, #0
 8006e7a:	da63      	bge.n	8006f44 <_dtoa_r+0x924>
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	4659      	mov	r1, fp
 8006e80:	220a      	movs	r2, #10
 8006e82:	4620      	mov	r0, r4
 8006e84:	f000 fdb6 	bl	80079f4 <__multadd>
 8006e88:	9b08      	ldr	r3, [sp, #32]
 8006e8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e8e:	4683      	mov	fp, r0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	f000 818f 	beq.w	80071b4 <_dtoa_r+0xb94>
 8006e96:	4639      	mov	r1, r7
 8006e98:	2300      	movs	r3, #0
 8006e9a:	220a      	movs	r2, #10
 8006e9c:	4620      	mov	r0, r4
 8006e9e:	f000 fda9 	bl	80079f4 <__multadd>
 8006ea2:	f1b9 0f00 	cmp.w	r9, #0
 8006ea6:	4607      	mov	r7, r0
 8006ea8:	f300 808e 	bgt.w	8006fc8 <_dtoa_r+0x9a8>
 8006eac:	9b05      	ldr	r3, [sp, #20]
 8006eae:	2b02      	cmp	r3, #2
 8006eb0:	dc50      	bgt.n	8006f54 <_dtoa_r+0x934>
 8006eb2:	e089      	b.n	8006fc8 <_dtoa_r+0x9a8>
 8006eb4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006eb6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006eba:	e75d      	b.n	8006d78 <_dtoa_r+0x758>
 8006ebc:	9b01      	ldr	r3, [sp, #4]
 8006ebe:	1e5e      	subs	r6, r3, #1
 8006ec0:	9b06      	ldr	r3, [sp, #24]
 8006ec2:	42b3      	cmp	r3, r6
 8006ec4:	bfbf      	itttt	lt
 8006ec6:	9b06      	ldrlt	r3, [sp, #24]
 8006ec8:	9606      	strlt	r6, [sp, #24]
 8006eca:	1af2      	sublt	r2, r6, r3
 8006ecc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006ece:	bfb6      	itet	lt
 8006ed0:	189b      	addlt	r3, r3, r2
 8006ed2:	1b9e      	subge	r6, r3, r6
 8006ed4:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006ed6:	9b01      	ldr	r3, [sp, #4]
 8006ed8:	bfb8      	it	lt
 8006eda:	2600      	movlt	r6, #0
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	bfb5      	itete	lt
 8006ee0:	eba8 0503 	sublt.w	r5, r8, r3
 8006ee4:	9b01      	ldrge	r3, [sp, #4]
 8006ee6:	2300      	movlt	r3, #0
 8006ee8:	4645      	movge	r5, r8
 8006eea:	e747      	b.n	8006d7c <_dtoa_r+0x75c>
 8006eec:	9e06      	ldr	r6, [sp, #24]
 8006eee:	9f08      	ldr	r7, [sp, #32]
 8006ef0:	4645      	mov	r5, r8
 8006ef2:	e74c      	b.n	8006d8e <_dtoa_r+0x76e>
 8006ef4:	9a06      	ldr	r2, [sp, #24]
 8006ef6:	e775      	b.n	8006de4 <_dtoa_r+0x7c4>
 8006ef8:	9b05      	ldr	r3, [sp, #20]
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	dc18      	bgt.n	8006f30 <_dtoa_r+0x910>
 8006efe:	9b02      	ldr	r3, [sp, #8]
 8006f00:	b9b3      	cbnz	r3, 8006f30 <_dtoa_r+0x910>
 8006f02:	9b03      	ldr	r3, [sp, #12]
 8006f04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f08:	b9a3      	cbnz	r3, 8006f34 <_dtoa_r+0x914>
 8006f0a:	9b03      	ldr	r3, [sp, #12]
 8006f0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006f10:	0d1b      	lsrs	r3, r3, #20
 8006f12:	051b      	lsls	r3, r3, #20
 8006f14:	b12b      	cbz	r3, 8006f22 <_dtoa_r+0x902>
 8006f16:	9b04      	ldr	r3, [sp, #16]
 8006f18:	3301      	adds	r3, #1
 8006f1a:	9304      	str	r3, [sp, #16]
 8006f1c:	f108 0801 	add.w	r8, r8, #1
 8006f20:	2301      	movs	r3, #1
 8006f22:	9306      	str	r3, [sp, #24]
 8006f24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	f47f af74 	bne.w	8006e14 <_dtoa_r+0x7f4>
 8006f2c:	2001      	movs	r0, #1
 8006f2e:	e779      	b.n	8006e24 <_dtoa_r+0x804>
 8006f30:	2300      	movs	r3, #0
 8006f32:	e7f6      	b.n	8006f22 <_dtoa_r+0x902>
 8006f34:	9b02      	ldr	r3, [sp, #8]
 8006f36:	e7f4      	b.n	8006f22 <_dtoa_r+0x902>
 8006f38:	d085      	beq.n	8006e46 <_dtoa_r+0x826>
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	301c      	adds	r0, #28
 8006f3e:	e77d      	b.n	8006e3c <_dtoa_r+0x81c>
 8006f40:	40240000 	.word	0x40240000
 8006f44:	9b01      	ldr	r3, [sp, #4]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	dc38      	bgt.n	8006fbc <_dtoa_r+0x99c>
 8006f4a:	9b05      	ldr	r3, [sp, #20]
 8006f4c:	2b02      	cmp	r3, #2
 8006f4e:	dd35      	ble.n	8006fbc <_dtoa_r+0x99c>
 8006f50:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006f54:	f1b9 0f00 	cmp.w	r9, #0
 8006f58:	d10d      	bne.n	8006f76 <_dtoa_r+0x956>
 8006f5a:	4631      	mov	r1, r6
 8006f5c:	464b      	mov	r3, r9
 8006f5e:	2205      	movs	r2, #5
 8006f60:	4620      	mov	r0, r4
 8006f62:	f000 fd47 	bl	80079f4 <__multadd>
 8006f66:	4601      	mov	r1, r0
 8006f68:	4606      	mov	r6, r0
 8006f6a:	4658      	mov	r0, fp
 8006f6c:	f000 ffa8 	bl	8007ec0 <__mcmp>
 8006f70:	2800      	cmp	r0, #0
 8006f72:	f73f adbd 	bgt.w	8006af0 <_dtoa_r+0x4d0>
 8006f76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f78:	9d00      	ldr	r5, [sp, #0]
 8006f7a:	ea6f 0a03 	mvn.w	sl, r3
 8006f7e:	f04f 0800 	mov.w	r8, #0
 8006f82:	4631      	mov	r1, r6
 8006f84:	4620      	mov	r0, r4
 8006f86:	f000 fd13 	bl	80079b0 <_Bfree>
 8006f8a:	2f00      	cmp	r7, #0
 8006f8c:	f43f aeb4 	beq.w	8006cf8 <_dtoa_r+0x6d8>
 8006f90:	f1b8 0f00 	cmp.w	r8, #0
 8006f94:	d005      	beq.n	8006fa2 <_dtoa_r+0x982>
 8006f96:	45b8      	cmp	r8, r7
 8006f98:	d003      	beq.n	8006fa2 <_dtoa_r+0x982>
 8006f9a:	4641      	mov	r1, r8
 8006f9c:	4620      	mov	r0, r4
 8006f9e:	f000 fd07 	bl	80079b0 <_Bfree>
 8006fa2:	4639      	mov	r1, r7
 8006fa4:	4620      	mov	r0, r4
 8006fa6:	f000 fd03 	bl	80079b0 <_Bfree>
 8006faa:	e6a5      	b.n	8006cf8 <_dtoa_r+0x6d8>
 8006fac:	2600      	movs	r6, #0
 8006fae:	4637      	mov	r7, r6
 8006fb0:	e7e1      	b.n	8006f76 <_dtoa_r+0x956>
 8006fb2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006fb4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006fb8:	4637      	mov	r7, r6
 8006fba:	e599      	b.n	8006af0 <_dtoa_r+0x4d0>
 8006fbc:	9b08      	ldr	r3, [sp, #32]
 8006fbe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	f000 80fd 	beq.w	80071c2 <_dtoa_r+0xba2>
 8006fc8:	2d00      	cmp	r5, #0
 8006fca:	dd05      	ble.n	8006fd8 <_dtoa_r+0x9b8>
 8006fcc:	4639      	mov	r1, r7
 8006fce:	462a      	mov	r2, r5
 8006fd0:	4620      	mov	r0, r4
 8006fd2:	f000 ff09 	bl	8007de8 <__lshift>
 8006fd6:	4607      	mov	r7, r0
 8006fd8:	9b06      	ldr	r3, [sp, #24]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d05c      	beq.n	8007098 <_dtoa_r+0xa78>
 8006fde:	6879      	ldr	r1, [r7, #4]
 8006fe0:	4620      	mov	r0, r4
 8006fe2:	f000 fca5 	bl	8007930 <_Balloc>
 8006fe6:	4605      	mov	r5, r0
 8006fe8:	b928      	cbnz	r0, 8006ff6 <_dtoa_r+0x9d6>
 8006fea:	4b80      	ldr	r3, [pc, #512]	; (80071ec <_dtoa_r+0xbcc>)
 8006fec:	4602      	mov	r2, r0
 8006fee:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006ff2:	f7ff bb2e 	b.w	8006652 <_dtoa_r+0x32>
 8006ff6:	693a      	ldr	r2, [r7, #16]
 8006ff8:	3202      	adds	r2, #2
 8006ffa:	0092      	lsls	r2, r2, #2
 8006ffc:	f107 010c 	add.w	r1, r7, #12
 8007000:	300c      	adds	r0, #12
 8007002:	f000 fc87 	bl	8007914 <memcpy>
 8007006:	2201      	movs	r2, #1
 8007008:	4629      	mov	r1, r5
 800700a:	4620      	mov	r0, r4
 800700c:	f000 feec 	bl	8007de8 <__lshift>
 8007010:	9b00      	ldr	r3, [sp, #0]
 8007012:	3301      	adds	r3, #1
 8007014:	9301      	str	r3, [sp, #4]
 8007016:	9b00      	ldr	r3, [sp, #0]
 8007018:	444b      	add	r3, r9
 800701a:	9307      	str	r3, [sp, #28]
 800701c:	9b02      	ldr	r3, [sp, #8]
 800701e:	f003 0301 	and.w	r3, r3, #1
 8007022:	46b8      	mov	r8, r7
 8007024:	9306      	str	r3, [sp, #24]
 8007026:	4607      	mov	r7, r0
 8007028:	9b01      	ldr	r3, [sp, #4]
 800702a:	4631      	mov	r1, r6
 800702c:	3b01      	subs	r3, #1
 800702e:	4658      	mov	r0, fp
 8007030:	9302      	str	r3, [sp, #8]
 8007032:	f7ff fa67 	bl	8006504 <quorem>
 8007036:	4603      	mov	r3, r0
 8007038:	3330      	adds	r3, #48	; 0x30
 800703a:	9004      	str	r0, [sp, #16]
 800703c:	4641      	mov	r1, r8
 800703e:	4658      	mov	r0, fp
 8007040:	9308      	str	r3, [sp, #32]
 8007042:	f000 ff3d 	bl	8007ec0 <__mcmp>
 8007046:	463a      	mov	r2, r7
 8007048:	4681      	mov	r9, r0
 800704a:	4631      	mov	r1, r6
 800704c:	4620      	mov	r0, r4
 800704e:	f000 ff53 	bl	8007ef8 <__mdiff>
 8007052:	68c2      	ldr	r2, [r0, #12]
 8007054:	9b08      	ldr	r3, [sp, #32]
 8007056:	4605      	mov	r5, r0
 8007058:	bb02      	cbnz	r2, 800709c <_dtoa_r+0xa7c>
 800705a:	4601      	mov	r1, r0
 800705c:	4658      	mov	r0, fp
 800705e:	f000 ff2f 	bl	8007ec0 <__mcmp>
 8007062:	9b08      	ldr	r3, [sp, #32]
 8007064:	4602      	mov	r2, r0
 8007066:	4629      	mov	r1, r5
 8007068:	4620      	mov	r0, r4
 800706a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800706e:	f000 fc9f 	bl	80079b0 <_Bfree>
 8007072:	9b05      	ldr	r3, [sp, #20]
 8007074:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007076:	9d01      	ldr	r5, [sp, #4]
 8007078:	ea43 0102 	orr.w	r1, r3, r2
 800707c:	9b06      	ldr	r3, [sp, #24]
 800707e:	430b      	orrs	r3, r1
 8007080:	9b08      	ldr	r3, [sp, #32]
 8007082:	d10d      	bne.n	80070a0 <_dtoa_r+0xa80>
 8007084:	2b39      	cmp	r3, #57	; 0x39
 8007086:	d029      	beq.n	80070dc <_dtoa_r+0xabc>
 8007088:	f1b9 0f00 	cmp.w	r9, #0
 800708c:	dd01      	ble.n	8007092 <_dtoa_r+0xa72>
 800708e:	9b04      	ldr	r3, [sp, #16]
 8007090:	3331      	adds	r3, #49	; 0x31
 8007092:	9a02      	ldr	r2, [sp, #8]
 8007094:	7013      	strb	r3, [r2, #0]
 8007096:	e774      	b.n	8006f82 <_dtoa_r+0x962>
 8007098:	4638      	mov	r0, r7
 800709a:	e7b9      	b.n	8007010 <_dtoa_r+0x9f0>
 800709c:	2201      	movs	r2, #1
 800709e:	e7e2      	b.n	8007066 <_dtoa_r+0xa46>
 80070a0:	f1b9 0f00 	cmp.w	r9, #0
 80070a4:	db06      	blt.n	80070b4 <_dtoa_r+0xa94>
 80070a6:	9905      	ldr	r1, [sp, #20]
 80070a8:	ea41 0909 	orr.w	r9, r1, r9
 80070ac:	9906      	ldr	r1, [sp, #24]
 80070ae:	ea59 0101 	orrs.w	r1, r9, r1
 80070b2:	d120      	bne.n	80070f6 <_dtoa_r+0xad6>
 80070b4:	2a00      	cmp	r2, #0
 80070b6:	ddec      	ble.n	8007092 <_dtoa_r+0xa72>
 80070b8:	4659      	mov	r1, fp
 80070ba:	2201      	movs	r2, #1
 80070bc:	4620      	mov	r0, r4
 80070be:	9301      	str	r3, [sp, #4]
 80070c0:	f000 fe92 	bl	8007de8 <__lshift>
 80070c4:	4631      	mov	r1, r6
 80070c6:	4683      	mov	fp, r0
 80070c8:	f000 fefa 	bl	8007ec0 <__mcmp>
 80070cc:	2800      	cmp	r0, #0
 80070ce:	9b01      	ldr	r3, [sp, #4]
 80070d0:	dc02      	bgt.n	80070d8 <_dtoa_r+0xab8>
 80070d2:	d1de      	bne.n	8007092 <_dtoa_r+0xa72>
 80070d4:	07da      	lsls	r2, r3, #31
 80070d6:	d5dc      	bpl.n	8007092 <_dtoa_r+0xa72>
 80070d8:	2b39      	cmp	r3, #57	; 0x39
 80070da:	d1d8      	bne.n	800708e <_dtoa_r+0xa6e>
 80070dc:	9a02      	ldr	r2, [sp, #8]
 80070de:	2339      	movs	r3, #57	; 0x39
 80070e0:	7013      	strb	r3, [r2, #0]
 80070e2:	462b      	mov	r3, r5
 80070e4:	461d      	mov	r5, r3
 80070e6:	3b01      	subs	r3, #1
 80070e8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80070ec:	2a39      	cmp	r2, #57	; 0x39
 80070ee:	d050      	beq.n	8007192 <_dtoa_r+0xb72>
 80070f0:	3201      	adds	r2, #1
 80070f2:	701a      	strb	r2, [r3, #0]
 80070f4:	e745      	b.n	8006f82 <_dtoa_r+0x962>
 80070f6:	2a00      	cmp	r2, #0
 80070f8:	dd03      	ble.n	8007102 <_dtoa_r+0xae2>
 80070fa:	2b39      	cmp	r3, #57	; 0x39
 80070fc:	d0ee      	beq.n	80070dc <_dtoa_r+0xabc>
 80070fe:	3301      	adds	r3, #1
 8007100:	e7c7      	b.n	8007092 <_dtoa_r+0xa72>
 8007102:	9a01      	ldr	r2, [sp, #4]
 8007104:	9907      	ldr	r1, [sp, #28]
 8007106:	f802 3c01 	strb.w	r3, [r2, #-1]
 800710a:	428a      	cmp	r2, r1
 800710c:	d02a      	beq.n	8007164 <_dtoa_r+0xb44>
 800710e:	4659      	mov	r1, fp
 8007110:	2300      	movs	r3, #0
 8007112:	220a      	movs	r2, #10
 8007114:	4620      	mov	r0, r4
 8007116:	f000 fc6d 	bl	80079f4 <__multadd>
 800711a:	45b8      	cmp	r8, r7
 800711c:	4683      	mov	fp, r0
 800711e:	f04f 0300 	mov.w	r3, #0
 8007122:	f04f 020a 	mov.w	r2, #10
 8007126:	4641      	mov	r1, r8
 8007128:	4620      	mov	r0, r4
 800712a:	d107      	bne.n	800713c <_dtoa_r+0xb1c>
 800712c:	f000 fc62 	bl	80079f4 <__multadd>
 8007130:	4680      	mov	r8, r0
 8007132:	4607      	mov	r7, r0
 8007134:	9b01      	ldr	r3, [sp, #4]
 8007136:	3301      	adds	r3, #1
 8007138:	9301      	str	r3, [sp, #4]
 800713a:	e775      	b.n	8007028 <_dtoa_r+0xa08>
 800713c:	f000 fc5a 	bl	80079f4 <__multadd>
 8007140:	4639      	mov	r1, r7
 8007142:	4680      	mov	r8, r0
 8007144:	2300      	movs	r3, #0
 8007146:	220a      	movs	r2, #10
 8007148:	4620      	mov	r0, r4
 800714a:	f000 fc53 	bl	80079f4 <__multadd>
 800714e:	4607      	mov	r7, r0
 8007150:	e7f0      	b.n	8007134 <_dtoa_r+0xb14>
 8007152:	f1b9 0f00 	cmp.w	r9, #0
 8007156:	9a00      	ldr	r2, [sp, #0]
 8007158:	bfcc      	ite	gt
 800715a:	464d      	movgt	r5, r9
 800715c:	2501      	movle	r5, #1
 800715e:	4415      	add	r5, r2
 8007160:	f04f 0800 	mov.w	r8, #0
 8007164:	4659      	mov	r1, fp
 8007166:	2201      	movs	r2, #1
 8007168:	4620      	mov	r0, r4
 800716a:	9301      	str	r3, [sp, #4]
 800716c:	f000 fe3c 	bl	8007de8 <__lshift>
 8007170:	4631      	mov	r1, r6
 8007172:	4683      	mov	fp, r0
 8007174:	f000 fea4 	bl	8007ec0 <__mcmp>
 8007178:	2800      	cmp	r0, #0
 800717a:	dcb2      	bgt.n	80070e2 <_dtoa_r+0xac2>
 800717c:	d102      	bne.n	8007184 <_dtoa_r+0xb64>
 800717e:	9b01      	ldr	r3, [sp, #4]
 8007180:	07db      	lsls	r3, r3, #31
 8007182:	d4ae      	bmi.n	80070e2 <_dtoa_r+0xac2>
 8007184:	462b      	mov	r3, r5
 8007186:	461d      	mov	r5, r3
 8007188:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800718c:	2a30      	cmp	r2, #48	; 0x30
 800718e:	d0fa      	beq.n	8007186 <_dtoa_r+0xb66>
 8007190:	e6f7      	b.n	8006f82 <_dtoa_r+0x962>
 8007192:	9a00      	ldr	r2, [sp, #0]
 8007194:	429a      	cmp	r2, r3
 8007196:	d1a5      	bne.n	80070e4 <_dtoa_r+0xac4>
 8007198:	f10a 0a01 	add.w	sl, sl, #1
 800719c:	2331      	movs	r3, #49	; 0x31
 800719e:	e779      	b.n	8007094 <_dtoa_r+0xa74>
 80071a0:	4b13      	ldr	r3, [pc, #76]	; (80071f0 <_dtoa_r+0xbd0>)
 80071a2:	f7ff baaf 	b.w	8006704 <_dtoa_r+0xe4>
 80071a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	f47f aa86 	bne.w	80066ba <_dtoa_r+0x9a>
 80071ae:	4b11      	ldr	r3, [pc, #68]	; (80071f4 <_dtoa_r+0xbd4>)
 80071b0:	f7ff baa8 	b.w	8006704 <_dtoa_r+0xe4>
 80071b4:	f1b9 0f00 	cmp.w	r9, #0
 80071b8:	dc03      	bgt.n	80071c2 <_dtoa_r+0xba2>
 80071ba:	9b05      	ldr	r3, [sp, #20]
 80071bc:	2b02      	cmp	r3, #2
 80071be:	f73f aec9 	bgt.w	8006f54 <_dtoa_r+0x934>
 80071c2:	9d00      	ldr	r5, [sp, #0]
 80071c4:	4631      	mov	r1, r6
 80071c6:	4658      	mov	r0, fp
 80071c8:	f7ff f99c 	bl	8006504 <quorem>
 80071cc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80071d0:	f805 3b01 	strb.w	r3, [r5], #1
 80071d4:	9a00      	ldr	r2, [sp, #0]
 80071d6:	1aaa      	subs	r2, r5, r2
 80071d8:	4591      	cmp	r9, r2
 80071da:	ddba      	ble.n	8007152 <_dtoa_r+0xb32>
 80071dc:	4659      	mov	r1, fp
 80071de:	2300      	movs	r3, #0
 80071e0:	220a      	movs	r2, #10
 80071e2:	4620      	mov	r0, r4
 80071e4:	f000 fc06 	bl	80079f4 <__multadd>
 80071e8:	4683      	mov	fp, r0
 80071ea:	e7eb      	b.n	80071c4 <_dtoa_r+0xba4>
 80071ec:	0800a25c 	.word	0x0800a25c
 80071f0:	0800a058 	.word	0x0800a058
 80071f4:	0800a1d9 	.word	0x0800a1d9

080071f8 <rshift>:
 80071f8:	6903      	ldr	r3, [r0, #16]
 80071fa:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80071fe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007202:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007206:	f100 0414 	add.w	r4, r0, #20
 800720a:	dd45      	ble.n	8007298 <rshift+0xa0>
 800720c:	f011 011f 	ands.w	r1, r1, #31
 8007210:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007214:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007218:	d10c      	bne.n	8007234 <rshift+0x3c>
 800721a:	f100 0710 	add.w	r7, r0, #16
 800721e:	4629      	mov	r1, r5
 8007220:	42b1      	cmp	r1, r6
 8007222:	d334      	bcc.n	800728e <rshift+0x96>
 8007224:	1a9b      	subs	r3, r3, r2
 8007226:	009b      	lsls	r3, r3, #2
 8007228:	1eea      	subs	r2, r5, #3
 800722a:	4296      	cmp	r6, r2
 800722c:	bf38      	it	cc
 800722e:	2300      	movcc	r3, #0
 8007230:	4423      	add	r3, r4
 8007232:	e015      	b.n	8007260 <rshift+0x68>
 8007234:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007238:	f1c1 0820 	rsb	r8, r1, #32
 800723c:	40cf      	lsrs	r7, r1
 800723e:	f105 0e04 	add.w	lr, r5, #4
 8007242:	46a1      	mov	r9, r4
 8007244:	4576      	cmp	r6, lr
 8007246:	46f4      	mov	ip, lr
 8007248:	d815      	bhi.n	8007276 <rshift+0x7e>
 800724a:	1a9b      	subs	r3, r3, r2
 800724c:	009a      	lsls	r2, r3, #2
 800724e:	3a04      	subs	r2, #4
 8007250:	3501      	adds	r5, #1
 8007252:	42ae      	cmp	r6, r5
 8007254:	bf38      	it	cc
 8007256:	2200      	movcc	r2, #0
 8007258:	18a3      	adds	r3, r4, r2
 800725a:	50a7      	str	r7, [r4, r2]
 800725c:	b107      	cbz	r7, 8007260 <rshift+0x68>
 800725e:	3304      	adds	r3, #4
 8007260:	1b1a      	subs	r2, r3, r4
 8007262:	42a3      	cmp	r3, r4
 8007264:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007268:	bf08      	it	eq
 800726a:	2300      	moveq	r3, #0
 800726c:	6102      	str	r2, [r0, #16]
 800726e:	bf08      	it	eq
 8007270:	6143      	streq	r3, [r0, #20]
 8007272:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007276:	f8dc c000 	ldr.w	ip, [ip]
 800727a:	fa0c fc08 	lsl.w	ip, ip, r8
 800727e:	ea4c 0707 	orr.w	r7, ip, r7
 8007282:	f849 7b04 	str.w	r7, [r9], #4
 8007286:	f85e 7b04 	ldr.w	r7, [lr], #4
 800728a:	40cf      	lsrs	r7, r1
 800728c:	e7da      	b.n	8007244 <rshift+0x4c>
 800728e:	f851 cb04 	ldr.w	ip, [r1], #4
 8007292:	f847 cf04 	str.w	ip, [r7, #4]!
 8007296:	e7c3      	b.n	8007220 <rshift+0x28>
 8007298:	4623      	mov	r3, r4
 800729a:	e7e1      	b.n	8007260 <rshift+0x68>

0800729c <__hexdig_fun>:
 800729c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80072a0:	2b09      	cmp	r3, #9
 80072a2:	d802      	bhi.n	80072aa <__hexdig_fun+0xe>
 80072a4:	3820      	subs	r0, #32
 80072a6:	b2c0      	uxtb	r0, r0
 80072a8:	4770      	bx	lr
 80072aa:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80072ae:	2b05      	cmp	r3, #5
 80072b0:	d801      	bhi.n	80072b6 <__hexdig_fun+0x1a>
 80072b2:	3847      	subs	r0, #71	; 0x47
 80072b4:	e7f7      	b.n	80072a6 <__hexdig_fun+0xa>
 80072b6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80072ba:	2b05      	cmp	r3, #5
 80072bc:	d801      	bhi.n	80072c2 <__hexdig_fun+0x26>
 80072be:	3827      	subs	r0, #39	; 0x27
 80072c0:	e7f1      	b.n	80072a6 <__hexdig_fun+0xa>
 80072c2:	2000      	movs	r0, #0
 80072c4:	4770      	bx	lr
	...

080072c8 <__gethex>:
 80072c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072cc:	ed2d 8b02 	vpush	{d8}
 80072d0:	b089      	sub	sp, #36	; 0x24
 80072d2:	ee08 0a10 	vmov	s16, r0
 80072d6:	9304      	str	r3, [sp, #16]
 80072d8:	4bbc      	ldr	r3, [pc, #752]	; (80075cc <__gethex+0x304>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	9301      	str	r3, [sp, #4]
 80072de:	4618      	mov	r0, r3
 80072e0:	468b      	mov	fp, r1
 80072e2:	4690      	mov	r8, r2
 80072e4:	f7f8 ff7c 	bl	80001e0 <strlen>
 80072e8:	9b01      	ldr	r3, [sp, #4]
 80072ea:	f8db 2000 	ldr.w	r2, [fp]
 80072ee:	4403      	add	r3, r0
 80072f0:	4682      	mov	sl, r0
 80072f2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80072f6:	9305      	str	r3, [sp, #20]
 80072f8:	1c93      	adds	r3, r2, #2
 80072fa:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80072fe:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007302:	32fe      	adds	r2, #254	; 0xfe
 8007304:	18d1      	adds	r1, r2, r3
 8007306:	461f      	mov	r7, r3
 8007308:	f813 0b01 	ldrb.w	r0, [r3], #1
 800730c:	9100      	str	r1, [sp, #0]
 800730e:	2830      	cmp	r0, #48	; 0x30
 8007310:	d0f8      	beq.n	8007304 <__gethex+0x3c>
 8007312:	f7ff ffc3 	bl	800729c <__hexdig_fun>
 8007316:	4604      	mov	r4, r0
 8007318:	2800      	cmp	r0, #0
 800731a:	d13a      	bne.n	8007392 <__gethex+0xca>
 800731c:	9901      	ldr	r1, [sp, #4]
 800731e:	4652      	mov	r2, sl
 8007320:	4638      	mov	r0, r7
 8007322:	f001 f9ed 	bl	8008700 <strncmp>
 8007326:	4605      	mov	r5, r0
 8007328:	2800      	cmp	r0, #0
 800732a:	d168      	bne.n	80073fe <__gethex+0x136>
 800732c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007330:	eb07 060a 	add.w	r6, r7, sl
 8007334:	f7ff ffb2 	bl	800729c <__hexdig_fun>
 8007338:	2800      	cmp	r0, #0
 800733a:	d062      	beq.n	8007402 <__gethex+0x13a>
 800733c:	4633      	mov	r3, r6
 800733e:	7818      	ldrb	r0, [r3, #0]
 8007340:	2830      	cmp	r0, #48	; 0x30
 8007342:	461f      	mov	r7, r3
 8007344:	f103 0301 	add.w	r3, r3, #1
 8007348:	d0f9      	beq.n	800733e <__gethex+0x76>
 800734a:	f7ff ffa7 	bl	800729c <__hexdig_fun>
 800734e:	2301      	movs	r3, #1
 8007350:	fab0 f480 	clz	r4, r0
 8007354:	0964      	lsrs	r4, r4, #5
 8007356:	4635      	mov	r5, r6
 8007358:	9300      	str	r3, [sp, #0]
 800735a:	463a      	mov	r2, r7
 800735c:	4616      	mov	r6, r2
 800735e:	3201      	adds	r2, #1
 8007360:	7830      	ldrb	r0, [r6, #0]
 8007362:	f7ff ff9b 	bl	800729c <__hexdig_fun>
 8007366:	2800      	cmp	r0, #0
 8007368:	d1f8      	bne.n	800735c <__gethex+0x94>
 800736a:	9901      	ldr	r1, [sp, #4]
 800736c:	4652      	mov	r2, sl
 800736e:	4630      	mov	r0, r6
 8007370:	f001 f9c6 	bl	8008700 <strncmp>
 8007374:	b980      	cbnz	r0, 8007398 <__gethex+0xd0>
 8007376:	b94d      	cbnz	r5, 800738c <__gethex+0xc4>
 8007378:	eb06 050a 	add.w	r5, r6, sl
 800737c:	462a      	mov	r2, r5
 800737e:	4616      	mov	r6, r2
 8007380:	3201      	adds	r2, #1
 8007382:	7830      	ldrb	r0, [r6, #0]
 8007384:	f7ff ff8a 	bl	800729c <__hexdig_fun>
 8007388:	2800      	cmp	r0, #0
 800738a:	d1f8      	bne.n	800737e <__gethex+0xb6>
 800738c:	1bad      	subs	r5, r5, r6
 800738e:	00ad      	lsls	r5, r5, #2
 8007390:	e004      	b.n	800739c <__gethex+0xd4>
 8007392:	2400      	movs	r4, #0
 8007394:	4625      	mov	r5, r4
 8007396:	e7e0      	b.n	800735a <__gethex+0x92>
 8007398:	2d00      	cmp	r5, #0
 800739a:	d1f7      	bne.n	800738c <__gethex+0xc4>
 800739c:	7833      	ldrb	r3, [r6, #0]
 800739e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80073a2:	2b50      	cmp	r3, #80	; 0x50
 80073a4:	d13b      	bne.n	800741e <__gethex+0x156>
 80073a6:	7873      	ldrb	r3, [r6, #1]
 80073a8:	2b2b      	cmp	r3, #43	; 0x2b
 80073aa:	d02c      	beq.n	8007406 <__gethex+0x13e>
 80073ac:	2b2d      	cmp	r3, #45	; 0x2d
 80073ae:	d02e      	beq.n	800740e <__gethex+0x146>
 80073b0:	1c71      	adds	r1, r6, #1
 80073b2:	f04f 0900 	mov.w	r9, #0
 80073b6:	7808      	ldrb	r0, [r1, #0]
 80073b8:	f7ff ff70 	bl	800729c <__hexdig_fun>
 80073bc:	1e43      	subs	r3, r0, #1
 80073be:	b2db      	uxtb	r3, r3
 80073c0:	2b18      	cmp	r3, #24
 80073c2:	d82c      	bhi.n	800741e <__gethex+0x156>
 80073c4:	f1a0 0210 	sub.w	r2, r0, #16
 80073c8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80073cc:	f7ff ff66 	bl	800729c <__hexdig_fun>
 80073d0:	1e43      	subs	r3, r0, #1
 80073d2:	b2db      	uxtb	r3, r3
 80073d4:	2b18      	cmp	r3, #24
 80073d6:	d91d      	bls.n	8007414 <__gethex+0x14c>
 80073d8:	f1b9 0f00 	cmp.w	r9, #0
 80073dc:	d000      	beq.n	80073e0 <__gethex+0x118>
 80073de:	4252      	negs	r2, r2
 80073e0:	4415      	add	r5, r2
 80073e2:	f8cb 1000 	str.w	r1, [fp]
 80073e6:	b1e4      	cbz	r4, 8007422 <__gethex+0x15a>
 80073e8:	9b00      	ldr	r3, [sp, #0]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	bf14      	ite	ne
 80073ee:	2700      	movne	r7, #0
 80073f0:	2706      	moveq	r7, #6
 80073f2:	4638      	mov	r0, r7
 80073f4:	b009      	add	sp, #36	; 0x24
 80073f6:	ecbd 8b02 	vpop	{d8}
 80073fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073fe:	463e      	mov	r6, r7
 8007400:	4625      	mov	r5, r4
 8007402:	2401      	movs	r4, #1
 8007404:	e7ca      	b.n	800739c <__gethex+0xd4>
 8007406:	f04f 0900 	mov.w	r9, #0
 800740a:	1cb1      	adds	r1, r6, #2
 800740c:	e7d3      	b.n	80073b6 <__gethex+0xee>
 800740e:	f04f 0901 	mov.w	r9, #1
 8007412:	e7fa      	b.n	800740a <__gethex+0x142>
 8007414:	230a      	movs	r3, #10
 8007416:	fb03 0202 	mla	r2, r3, r2, r0
 800741a:	3a10      	subs	r2, #16
 800741c:	e7d4      	b.n	80073c8 <__gethex+0x100>
 800741e:	4631      	mov	r1, r6
 8007420:	e7df      	b.n	80073e2 <__gethex+0x11a>
 8007422:	1bf3      	subs	r3, r6, r7
 8007424:	3b01      	subs	r3, #1
 8007426:	4621      	mov	r1, r4
 8007428:	2b07      	cmp	r3, #7
 800742a:	dc0b      	bgt.n	8007444 <__gethex+0x17c>
 800742c:	ee18 0a10 	vmov	r0, s16
 8007430:	f000 fa7e 	bl	8007930 <_Balloc>
 8007434:	4604      	mov	r4, r0
 8007436:	b940      	cbnz	r0, 800744a <__gethex+0x182>
 8007438:	4b65      	ldr	r3, [pc, #404]	; (80075d0 <__gethex+0x308>)
 800743a:	4602      	mov	r2, r0
 800743c:	21de      	movs	r1, #222	; 0xde
 800743e:	4865      	ldr	r0, [pc, #404]	; (80075d4 <__gethex+0x30c>)
 8007440:	f001 f97e 	bl	8008740 <__assert_func>
 8007444:	3101      	adds	r1, #1
 8007446:	105b      	asrs	r3, r3, #1
 8007448:	e7ee      	b.n	8007428 <__gethex+0x160>
 800744a:	f100 0914 	add.w	r9, r0, #20
 800744e:	f04f 0b00 	mov.w	fp, #0
 8007452:	f1ca 0301 	rsb	r3, sl, #1
 8007456:	f8cd 9008 	str.w	r9, [sp, #8]
 800745a:	f8cd b000 	str.w	fp, [sp]
 800745e:	9306      	str	r3, [sp, #24]
 8007460:	42b7      	cmp	r7, r6
 8007462:	d340      	bcc.n	80074e6 <__gethex+0x21e>
 8007464:	9802      	ldr	r0, [sp, #8]
 8007466:	9b00      	ldr	r3, [sp, #0]
 8007468:	f840 3b04 	str.w	r3, [r0], #4
 800746c:	eba0 0009 	sub.w	r0, r0, r9
 8007470:	1080      	asrs	r0, r0, #2
 8007472:	0146      	lsls	r6, r0, #5
 8007474:	6120      	str	r0, [r4, #16]
 8007476:	4618      	mov	r0, r3
 8007478:	f000 fb50 	bl	8007b1c <__hi0bits>
 800747c:	1a30      	subs	r0, r6, r0
 800747e:	f8d8 6000 	ldr.w	r6, [r8]
 8007482:	42b0      	cmp	r0, r6
 8007484:	dd63      	ble.n	800754e <__gethex+0x286>
 8007486:	1b87      	subs	r7, r0, r6
 8007488:	4639      	mov	r1, r7
 800748a:	4620      	mov	r0, r4
 800748c:	f000 feea 	bl	8008264 <__any_on>
 8007490:	4682      	mov	sl, r0
 8007492:	b1a8      	cbz	r0, 80074c0 <__gethex+0x1f8>
 8007494:	1e7b      	subs	r3, r7, #1
 8007496:	1159      	asrs	r1, r3, #5
 8007498:	f003 021f 	and.w	r2, r3, #31
 800749c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80074a0:	f04f 0a01 	mov.w	sl, #1
 80074a4:	fa0a f202 	lsl.w	r2, sl, r2
 80074a8:	420a      	tst	r2, r1
 80074aa:	d009      	beq.n	80074c0 <__gethex+0x1f8>
 80074ac:	4553      	cmp	r3, sl
 80074ae:	dd05      	ble.n	80074bc <__gethex+0x1f4>
 80074b0:	1eb9      	subs	r1, r7, #2
 80074b2:	4620      	mov	r0, r4
 80074b4:	f000 fed6 	bl	8008264 <__any_on>
 80074b8:	2800      	cmp	r0, #0
 80074ba:	d145      	bne.n	8007548 <__gethex+0x280>
 80074bc:	f04f 0a02 	mov.w	sl, #2
 80074c0:	4639      	mov	r1, r7
 80074c2:	4620      	mov	r0, r4
 80074c4:	f7ff fe98 	bl	80071f8 <rshift>
 80074c8:	443d      	add	r5, r7
 80074ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80074ce:	42ab      	cmp	r3, r5
 80074d0:	da4c      	bge.n	800756c <__gethex+0x2a4>
 80074d2:	ee18 0a10 	vmov	r0, s16
 80074d6:	4621      	mov	r1, r4
 80074d8:	f000 fa6a 	bl	80079b0 <_Bfree>
 80074dc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80074de:	2300      	movs	r3, #0
 80074e0:	6013      	str	r3, [r2, #0]
 80074e2:	27a3      	movs	r7, #163	; 0xa3
 80074e4:	e785      	b.n	80073f2 <__gethex+0x12a>
 80074e6:	1e73      	subs	r3, r6, #1
 80074e8:	9a05      	ldr	r2, [sp, #20]
 80074ea:	9303      	str	r3, [sp, #12]
 80074ec:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d019      	beq.n	8007528 <__gethex+0x260>
 80074f4:	f1bb 0f20 	cmp.w	fp, #32
 80074f8:	d107      	bne.n	800750a <__gethex+0x242>
 80074fa:	9b02      	ldr	r3, [sp, #8]
 80074fc:	9a00      	ldr	r2, [sp, #0]
 80074fe:	f843 2b04 	str.w	r2, [r3], #4
 8007502:	9302      	str	r3, [sp, #8]
 8007504:	2300      	movs	r3, #0
 8007506:	9300      	str	r3, [sp, #0]
 8007508:	469b      	mov	fp, r3
 800750a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800750e:	f7ff fec5 	bl	800729c <__hexdig_fun>
 8007512:	9b00      	ldr	r3, [sp, #0]
 8007514:	f000 000f 	and.w	r0, r0, #15
 8007518:	fa00 f00b 	lsl.w	r0, r0, fp
 800751c:	4303      	orrs	r3, r0
 800751e:	9300      	str	r3, [sp, #0]
 8007520:	f10b 0b04 	add.w	fp, fp, #4
 8007524:	9b03      	ldr	r3, [sp, #12]
 8007526:	e00d      	b.n	8007544 <__gethex+0x27c>
 8007528:	9b03      	ldr	r3, [sp, #12]
 800752a:	9a06      	ldr	r2, [sp, #24]
 800752c:	4413      	add	r3, r2
 800752e:	42bb      	cmp	r3, r7
 8007530:	d3e0      	bcc.n	80074f4 <__gethex+0x22c>
 8007532:	4618      	mov	r0, r3
 8007534:	9901      	ldr	r1, [sp, #4]
 8007536:	9307      	str	r3, [sp, #28]
 8007538:	4652      	mov	r2, sl
 800753a:	f001 f8e1 	bl	8008700 <strncmp>
 800753e:	9b07      	ldr	r3, [sp, #28]
 8007540:	2800      	cmp	r0, #0
 8007542:	d1d7      	bne.n	80074f4 <__gethex+0x22c>
 8007544:	461e      	mov	r6, r3
 8007546:	e78b      	b.n	8007460 <__gethex+0x198>
 8007548:	f04f 0a03 	mov.w	sl, #3
 800754c:	e7b8      	b.n	80074c0 <__gethex+0x1f8>
 800754e:	da0a      	bge.n	8007566 <__gethex+0x29e>
 8007550:	1a37      	subs	r7, r6, r0
 8007552:	4621      	mov	r1, r4
 8007554:	ee18 0a10 	vmov	r0, s16
 8007558:	463a      	mov	r2, r7
 800755a:	f000 fc45 	bl	8007de8 <__lshift>
 800755e:	1bed      	subs	r5, r5, r7
 8007560:	4604      	mov	r4, r0
 8007562:	f100 0914 	add.w	r9, r0, #20
 8007566:	f04f 0a00 	mov.w	sl, #0
 800756a:	e7ae      	b.n	80074ca <__gethex+0x202>
 800756c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007570:	42a8      	cmp	r0, r5
 8007572:	dd72      	ble.n	800765a <__gethex+0x392>
 8007574:	1b45      	subs	r5, r0, r5
 8007576:	42ae      	cmp	r6, r5
 8007578:	dc36      	bgt.n	80075e8 <__gethex+0x320>
 800757a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800757e:	2b02      	cmp	r3, #2
 8007580:	d02a      	beq.n	80075d8 <__gethex+0x310>
 8007582:	2b03      	cmp	r3, #3
 8007584:	d02c      	beq.n	80075e0 <__gethex+0x318>
 8007586:	2b01      	cmp	r3, #1
 8007588:	d115      	bne.n	80075b6 <__gethex+0x2ee>
 800758a:	42ae      	cmp	r6, r5
 800758c:	d113      	bne.n	80075b6 <__gethex+0x2ee>
 800758e:	2e01      	cmp	r6, #1
 8007590:	d10b      	bne.n	80075aa <__gethex+0x2e2>
 8007592:	9a04      	ldr	r2, [sp, #16]
 8007594:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007598:	6013      	str	r3, [r2, #0]
 800759a:	2301      	movs	r3, #1
 800759c:	6123      	str	r3, [r4, #16]
 800759e:	f8c9 3000 	str.w	r3, [r9]
 80075a2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80075a4:	2762      	movs	r7, #98	; 0x62
 80075a6:	601c      	str	r4, [r3, #0]
 80075a8:	e723      	b.n	80073f2 <__gethex+0x12a>
 80075aa:	1e71      	subs	r1, r6, #1
 80075ac:	4620      	mov	r0, r4
 80075ae:	f000 fe59 	bl	8008264 <__any_on>
 80075b2:	2800      	cmp	r0, #0
 80075b4:	d1ed      	bne.n	8007592 <__gethex+0x2ca>
 80075b6:	ee18 0a10 	vmov	r0, s16
 80075ba:	4621      	mov	r1, r4
 80075bc:	f000 f9f8 	bl	80079b0 <_Bfree>
 80075c0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80075c2:	2300      	movs	r3, #0
 80075c4:	6013      	str	r3, [r2, #0]
 80075c6:	2750      	movs	r7, #80	; 0x50
 80075c8:	e713      	b.n	80073f2 <__gethex+0x12a>
 80075ca:	bf00      	nop
 80075cc:	0800a2d8 	.word	0x0800a2d8
 80075d0:	0800a25c 	.word	0x0800a25c
 80075d4:	0800a26d 	.word	0x0800a26d
 80075d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d1eb      	bne.n	80075b6 <__gethex+0x2ee>
 80075de:	e7d8      	b.n	8007592 <__gethex+0x2ca>
 80075e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d1d5      	bne.n	8007592 <__gethex+0x2ca>
 80075e6:	e7e6      	b.n	80075b6 <__gethex+0x2ee>
 80075e8:	1e6f      	subs	r7, r5, #1
 80075ea:	f1ba 0f00 	cmp.w	sl, #0
 80075ee:	d131      	bne.n	8007654 <__gethex+0x38c>
 80075f0:	b127      	cbz	r7, 80075fc <__gethex+0x334>
 80075f2:	4639      	mov	r1, r7
 80075f4:	4620      	mov	r0, r4
 80075f6:	f000 fe35 	bl	8008264 <__any_on>
 80075fa:	4682      	mov	sl, r0
 80075fc:	117b      	asrs	r3, r7, #5
 80075fe:	2101      	movs	r1, #1
 8007600:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007604:	f007 071f 	and.w	r7, r7, #31
 8007608:	fa01 f707 	lsl.w	r7, r1, r7
 800760c:	421f      	tst	r7, r3
 800760e:	4629      	mov	r1, r5
 8007610:	4620      	mov	r0, r4
 8007612:	bf18      	it	ne
 8007614:	f04a 0a02 	orrne.w	sl, sl, #2
 8007618:	1b76      	subs	r6, r6, r5
 800761a:	f7ff fded 	bl	80071f8 <rshift>
 800761e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007622:	2702      	movs	r7, #2
 8007624:	f1ba 0f00 	cmp.w	sl, #0
 8007628:	d048      	beq.n	80076bc <__gethex+0x3f4>
 800762a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800762e:	2b02      	cmp	r3, #2
 8007630:	d015      	beq.n	800765e <__gethex+0x396>
 8007632:	2b03      	cmp	r3, #3
 8007634:	d017      	beq.n	8007666 <__gethex+0x39e>
 8007636:	2b01      	cmp	r3, #1
 8007638:	d109      	bne.n	800764e <__gethex+0x386>
 800763a:	f01a 0f02 	tst.w	sl, #2
 800763e:	d006      	beq.n	800764e <__gethex+0x386>
 8007640:	f8d9 0000 	ldr.w	r0, [r9]
 8007644:	ea4a 0a00 	orr.w	sl, sl, r0
 8007648:	f01a 0f01 	tst.w	sl, #1
 800764c:	d10e      	bne.n	800766c <__gethex+0x3a4>
 800764e:	f047 0710 	orr.w	r7, r7, #16
 8007652:	e033      	b.n	80076bc <__gethex+0x3f4>
 8007654:	f04f 0a01 	mov.w	sl, #1
 8007658:	e7d0      	b.n	80075fc <__gethex+0x334>
 800765a:	2701      	movs	r7, #1
 800765c:	e7e2      	b.n	8007624 <__gethex+0x35c>
 800765e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007660:	f1c3 0301 	rsb	r3, r3, #1
 8007664:	9315      	str	r3, [sp, #84]	; 0x54
 8007666:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007668:	2b00      	cmp	r3, #0
 800766a:	d0f0      	beq.n	800764e <__gethex+0x386>
 800766c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007670:	f104 0314 	add.w	r3, r4, #20
 8007674:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007678:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800767c:	f04f 0c00 	mov.w	ip, #0
 8007680:	4618      	mov	r0, r3
 8007682:	f853 2b04 	ldr.w	r2, [r3], #4
 8007686:	f1b2 3fff 	cmp.w	r2, #4294967295
 800768a:	d01c      	beq.n	80076c6 <__gethex+0x3fe>
 800768c:	3201      	adds	r2, #1
 800768e:	6002      	str	r2, [r0, #0]
 8007690:	2f02      	cmp	r7, #2
 8007692:	f104 0314 	add.w	r3, r4, #20
 8007696:	d13f      	bne.n	8007718 <__gethex+0x450>
 8007698:	f8d8 2000 	ldr.w	r2, [r8]
 800769c:	3a01      	subs	r2, #1
 800769e:	42b2      	cmp	r2, r6
 80076a0:	d10a      	bne.n	80076b8 <__gethex+0x3f0>
 80076a2:	1171      	asrs	r1, r6, #5
 80076a4:	2201      	movs	r2, #1
 80076a6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80076aa:	f006 061f 	and.w	r6, r6, #31
 80076ae:	fa02 f606 	lsl.w	r6, r2, r6
 80076b2:	421e      	tst	r6, r3
 80076b4:	bf18      	it	ne
 80076b6:	4617      	movne	r7, r2
 80076b8:	f047 0720 	orr.w	r7, r7, #32
 80076bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80076be:	601c      	str	r4, [r3, #0]
 80076c0:	9b04      	ldr	r3, [sp, #16]
 80076c2:	601d      	str	r5, [r3, #0]
 80076c4:	e695      	b.n	80073f2 <__gethex+0x12a>
 80076c6:	4299      	cmp	r1, r3
 80076c8:	f843 cc04 	str.w	ip, [r3, #-4]
 80076cc:	d8d8      	bhi.n	8007680 <__gethex+0x3b8>
 80076ce:	68a3      	ldr	r3, [r4, #8]
 80076d0:	459b      	cmp	fp, r3
 80076d2:	db19      	blt.n	8007708 <__gethex+0x440>
 80076d4:	6861      	ldr	r1, [r4, #4]
 80076d6:	ee18 0a10 	vmov	r0, s16
 80076da:	3101      	adds	r1, #1
 80076dc:	f000 f928 	bl	8007930 <_Balloc>
 80076e0:	4681      	mov	r9, r0
 80076e2:	b918      	cbnz	r0, 80076ec <__gethex+0x424>
 80076e4:	4b1a      	ldr	r3, [pc, #104]	; (8007750 <__gethex+0x488>)
 80076e6:	4602      	mov	r2, r0
 80076e8:	2184      	movs	r1, #132	; 0x84
 80076ea:	e6a8      	b.n	800743e <__gethex+0x176>
 80076ec:	6922      	ldr	r2, [r4, #16]
 80076ee:	3202      	adds	r2, #2
 80076f0:	f104 010c 	add.w	r1, r4, #12
 80076f4:	0092      	lsls	r2, r2, #2
 80076f6:	300c      	adds	r0, #12
 80076f8:	f000 f90c 	bl	8007914 <memcpy>
 80076fc:	4621      	mov	r1, r4
 80076fe:	ee18 0a10 	vmov	r0, s16
 8007702:	f000 f955 	bl	80079b0 <_Bfree>
 8007706:	464c      	mov	r4, r9
 8007708:	6923      	ldr	r3, [r4, #16]
 800770a:	1c5a      	adds	r2, r3, #1
 800770c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007710:	6122      	str	r2, [r4, #16]
 8007712:	2201      	movs	r2, #1
 8007714:	615a      	str	r2, [r3, #20]
 8007716:	e7bb      	b.n	8007690 <__gethex+0x3c8>
 8007718:	6922      	ldr	r2, [r4, #16]
 800771a:	455a      	cmp	r2, fp
 800771c:	dd0b      	ble.n	8007736 <__gethex+0x46e>
 800771e:	2101      	movs	r1, #1
 8007720:	4620      	mov	r0, r4
 8007722:	f7ff fd69 	bl	80071f8 <rshift>
 8007726:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800772a:	3501      	adds	r5, #1
 800772c:	42ab      	cmp	r3, r5
 800772e:	f6ff aed0 	blt.w	80074d2 <__gethex+0x20a>
 8007732:	2701      	movs	r7, #1
 8007734:	e7c0      	b.n	80076b8 <__gethex+0x3f0>
 8007736:	f016 061f 	ands.w	r6, r6, #31
 800773a:	d0fa      	beq.n	8007732 <__gethex+0x46a>
 800773c:	449a      	add	sl, r3
 800773e:	f1c6 0620 	rsb	r6, r6, #32
 8007742:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8007746:	f000 f9e9 	bl	8007b1c <__hi0bits>
 800774a:	42b0      	cmp	r0, r6
 800774c:	dbe7      	blt.n	800771e <__gethex+0x456>
 800774e:	e7f0      	b.n	8007732 <__gethex+0x46a>
 8007750:	0800a25c 	.word	0x0800a25c

08007754 <L_shift>:
 8007754:	f1c2 0208 	rsb	r2, r2, #8
 8007758:	0092      	lsls	r2, r2, #2
 800775a:	b570      	push	{r4, r5, r6, lr}
 800775c:	f1c2 0620 	rsb	r6, r2, #32
 8007760:	6843      	ldr	r3, [r0, #4]
 8007762:	6804      	ldr	r4, [r0, #0]
 8007764:	fa03 f506 	lsl.w	r5, r3, r6
 8007768:	432c      	orrs	r4, r5
 800776a:	40d3      	lsrs	r3, r2
 800776c:	6004      	str	r4, [r0, #0]
 800776e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007772:	4288      	cmp	r0, r1
 8007774:	d3f4      	bcc.n	8007760 <L_shift+0xc>
 8007776:	bd70      	pop	{r4, r5, r6, pc}

08007778 <__match>:
 8007778:	b530      	push	{r4, r5, lr}
 800777a:	6803      	ldr	r3, [r0, #0]
 800777c:	3301      	adds	r3, #1
 800777e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007782:	b914      	cbnz	r4, 800778a <__match+0x12>
 8007784:	6003      	str	r3, [r0, #0]
 8007786:	2001      	movs	r0, #1
 8007788:	bd30      	pop	{r4, r5, pc}
 800778a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800778e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007792:	2d19      	cmp	r5, #25
 8007794:	bf98      	it	ls
 8007796:	3220      	addls	r2, #32
 8007798:	42a2      	cmp	r2, r4
 800779a:	d0f0      	beq.n	800777e <__match+0x6>
 800779c:	2000      	movs	r0, #0
 800779e:	e7f3      	b.n	8007788 <__match+0x10>

080077a0 <__hexnan>:
 80077a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a4:	680b      	ldr	r3, [r1, #0]
 80077a6:	6801      	ldr	r1, [r0, #0]
 80077a8:	115e      	asrs	r6, r3, #5
 80077aa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80077ae:	f013 031f 	ands.w	r3, r3, #31
 80077b2:	b087      	sub	sp, #28
 80077b4:	bf18      	it	ne
 80077b6:	3604      	addne	r6, #4
 80077b8:	2500      	movs	r5, #0
 80077ba:	1f37      	subs	r7, r6, #4
 80077bc:	4682      	mov	sl, r0
 80077be:	4690      	mov	r8, r2
 80077c0:	9301      	str	r3, [sp, #4]
 80077c2:	f846 5c04 	str.w	r5, [r6, #-4]
 80077c6:	46b9      	mov	r9, r7
 80077c8:	463c      	mov	r4, r7
 80077ca:	9502      	str	r5, [sp, #8]
 80077cc:	46ab      	mov	fp, r5
 80077ce:	784a      	ldrb	r2, [r1, #1]
 80077d0:	1c4b      	adds	r3, r1, #1
 80077d2:	9303      	str	r3, [sp, #12]
 80077d4:	b342      	cbz	r2, 8007828 <__hexnan+0x88>
 80077d6:	4610      	mov	r0, r2
 80077d8:	9105      	str	r1, [sp, #20]
 80077da:	9204      	str	r2, [sp, #16]
 80077dc:	f7ff fd5e 	bl	800729c <__hexdig_fun>
 80077e0:	2800      	cmp	r0, #0
 80077e2:	d14f      	bne.n	8007884 <__hexnan+0xe4>
 80077e4:	9a04      	ldr	r2, [sp, #16]
 80077e6:	9905      	ldr	r1, [sp, #20]
 80077e8:	2a20      	cmp	r2, #32
 80077ea:	d818      	bhi.n	800781e <__hexnan+0x7e>
 80077ec:	9b02      	ldr	r3, [sp, #8]
 80077ee:	459b      	cmp	fp, r3
 80077f0:	dd13      	ble.n	800781a <__hexnan+0x7a>
 80077f2:	454c      	cmp	r4, r9
 80077f4:	d206      	bcs.n	8007804 <__hexnan+0x64>
 80077f6:	2d07      	cmp	r5, #7
 80077f8:	dc04      	bgt.n	8007804 <__hexnan+0x64>
 80077fa:	462a      	mov	r2, r5
 80077fc:	4649      	mov	r1, r9
 80077fe:	4620      	mov	r0, r4
 8007800:	f7ff ffa8 	bl	8007754 <L_shift>
 8007804:	4544      	cmp	r4, r8
 8007806:	d950      	bls.n	80078aa <__hexnan+0x10a>
 8007808:	2300      	movs	r3, #0
 800780a:	f1a4 0904 	sub.w	r9, r4, #4
 800780e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007812:	f8cd b008 	str.w	fp, [sp, #8]
 8007816:	464c      	mov	r4, r9
 8007818:	461d      	mov	r5, r3
 800781a:	9903      	ldr	r1, [sp, #12]
 800781c:	e7d7      	b.n	80077ce <__hexnan+0x2e>
 800781e:	2a29      	cmp	r2, #41	; 0x29
 8007820:	d156      	bne.n	80078d0 <__hexnan+0x130>
 8007822:	3102      	adds	r1, #2
 8007824:	f8ca 1000 	str.w	r1, [sl]
 8007828:	f1bb 0f00 	cmp.w	fp, #0
 800782c:	d050      	beq.n	80078d0 <__hexnan+0x130>
 800782e:	454c      	cmp	r4, r9
 8007830:	d206      	bcs.n	8007840 <__hexnan+0xa0>
 8007832:	2d07      	cmp	r5, #7
 8007834:	dc04      	bgt.n	8007840 <__hexnan+0xa0>
 8007836:	462a      	mov	r2, r5
 8007838:	4649      	mov	r1, r9
 800783a:	4620      	mov	r0, r4
 800783c:	f7ff ff8a 	bl	8007754 <L_shift>
 8007840:	4544      	cmp	r4, r8
 8007842:	d934      	bls.n	80078ae <__hexnan+0x10e>
 8007844:	f1a8 0204 	sub.w	r2, r8, #4
 8007848:	4623      	mov	r3, r4
 800784a:	f853 1b04 	ldr.w	r1, [r3], #4
 800784e:	f842 1f04 	str.w	r1, [r2, #4]!
 8007852:	429f      	cmp	r7, r3
 8007854:	d2f9      	bcs.n	800784a <__hexnan+0xaa>
 8007856:	1b3b      	subs	r3, r7, r4
 8007858:	f023 0303 	bic.w	r3, r3, #3
 800785c:	3304      	adds	r3, #4
 800785e:	3401      	adds	r4, #1
 8007860:	3e03      	subs	r6, #3
 8007862:	42b4      	cmp	r4, r6
 8007864:	bf88      	it	hi
 8007866:	2304      	movhi	r3, #4
 8007868:	4443      	add	r3, r8
 800786a:	2200      	movs	r2, #0
 800786c:	f843 2b04 	str.w	r2, [r3], #4
 8007870:	429f      	cmp	r7, r3
 8007872:	d2fb      	bcs.n	800786c <__hexnan+0xcc>
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	b91b      	cbnz	r3, 8007880 <__hexnan+0xe0>
 8007878:	4547      	cmp	r7, r8
 800787a:	d127      	bne.n	80078cc <__hexnan+0x12c>
 800787c:	2301      	movs	r3, #1
 800787e:	603b      	str	r3, [r7, #0]
 8007880:	2005      	movs	r0, #5
 8007882:	e026      	b.n	80078d2 <__hexnan+0x132>
 8007884:	3501      	adds	r5, #1
 8007886:	2d08      	cmp	r5, #8
 8007888:	f10b 0b01 	add.w	fp, fp, #1
 800788c:	dd06      	ble.n	800789c <__hexnan+0xfc>
 800788e:	4544      	cmp	r4, r8
 8007890:	d9c3      	bls.n	800781a <__hexnan+0x7a>
 8007892:	2300      	movs	r3, #0
 8007894:	f844 3c04 	str.w	r3, [r4, #-4]
 8007898:	2501      	movs	r5, #1
 800789a:	3c04      	subs	r4, #4
 800789c:	6822      	ldr	r2, [r4, #0]
 800789e:	f000 000f 	and.w	r0, r0, #15
 80078a2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80078a6:	6022      	str	r2, [r4, #0]
 80078a8:	e7b7      	b.n	800781a <__hexnan+0x7a>
 80078aa:	2508      	movs	r5, #8
 80078ac:	e7b5      	b.n	800781a <__hexnan+0x7a>
 80078ae:	9b01      	ldr	r3, [sp, #4]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d0df      	beq.n	8007874 <__hexnan+0xd4>
 80078b4:	f04f 32ff 	mov.w	r2, #4294967295
 80078b8:	f1c3 0320 	rsb	r3, r3, #32
 80078bc:	fa22 f303 	lsr.w	r3, r2, r3
 80078c0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80078c4:	401a      	ands	r2, r3
 80078c6:	f846 2c04 	str.w	r2, [r6, #-4]
 80078ca:	e7d3      	b.n	8007874 <__hexnan+0xd4>
 80078cc:	3f04      	subs	r7, #4
 80078ce:	e7d1      	b.n	8007874 <__hexnan+0xd4>
 80078d0:	2004      	movs	r0, #4
 80078d2:	b007      	add	sp, #28
 80078d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080078d8 <_localeconv_r>:
 80078d8:	4800      	ldr	r0, [pc, #0]	; (80078dc <_localeconv_r+0x4>)
 80078da:	4770      	bx	lr
 80078dc:	200001d8 	.word	0x200001d8

080078e0 <malloc>:
 80078e0:	4b02      	ldr	r3, [pc, #8]	; (80078ec <malloc+0xc>)
 80078e2:	4601      	mov	r1, r0
 80078e4:	6818      	ldr	r0, [r3, #0]
 80078e6:	f000 bd3d 	b.w	8008364 <_malloc_r>
 80078ea:	bf00      	nop
 80078ec:	20000080 	.word	0x20000080

080078f0 <__ascii_mbtowc>:
 80078f0:	b082      	sub	sp, #8
 80078f2:	b901      	cbnz	r1, 80078f6 <__ascii_mbtowc+0x6>
 80078f4:	a901      	add	r1, sp, #4
 80078f6:	b142      	cbz	r2, 800790a <__ascii_mbtowc+0x1a>
 80078f8:	b14b      	cbz	r3, 800790e <__ascii_mbtowc+0x1e>
 80078fa:	7813      	ldrb	r3, [r2, #0]
 80078fc:	600b      	str	r3, [r1, #0]
 80078fe:	7812      	ldrb	r2, [r2, #0]
 8007900:	1e10      	subs	r0, r2, #0
 8007902:	bf18      	it	ne
 8007904:	2001      	movne	r0, #1
 8007906:	b002      	add	sp, #8
 8007908:	4770      	bx	lr
 800790a:	4610      	mov	r0, r2
 800790c:	e7fb      	b.n	8007906 <__ascii_mbtowc+0x16>
 800790e:	f06f 0001 	mvn.w	r0, #1
 8007912:	e7f8      	b.n	8007906 <__ascii_mbtowc+0x16>

08007914 <memcpy>:
 8007914:	440a      	add	r2, r1
 8007916:	4291      	cmp	r1, r2
 8007918:	f100 33ff 	add.w	r3, r0, #4294967295
 800791c:	d100      	bne.n	8007920 <memcpy+0xc>
 800791e:	4770      	bx	lr
 8007920:	b510      	push	{r4, lr}
 8007922:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007926:	f803 4f01 	strb.w	r4, [r3, #1]!
 800792a:	4291      	cmp	r1, r2
 800792c:	d1f9      	bne.n	8007922 <memcpy+0xe>
 800792e:	bd10      	pop	{r4, pc}

08007930 <_Balloc>:
 8007930:	b570      	push	{r4, r5, r6, lr}
 8007932:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007934:	4604      	mov	r4, r0
 8007936:	460d      	mov	r5, r1
 8007938:	b976      	cbnz	r6, 8007958 <_Balloc+0x28>
 800793a:	2010      	movs	r0, #16
 800793c:	f7ff ffd0 	bl	80078e0 <malloc>
 8007940:	4602      	mov	r2, r0
 8007942:	6260      	str	r0, [r4, #36]	; 0x24
 8007944:	b920      	cbnz	r0, 8007950 <_Balloc+0x20>
 8007946:	4b18      	ldr	r3, [pc, #96]	; (80079a8 <_Balloc+0x78>)
 8007948:	4818      	ldr	r0, [pc, #96]	; (80079ac <_Balloc+0x7c>)
 800794a:	2166      	movs	r1, #102	; 0x66
 800794c:	f000 fef8 	bl	8008740 <__assert_func>
 8007950:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007954:	6006      	str	r6, [r0, #0]
 8007956:	60c6      	str	r6, [r0, #12]
 8007958:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800795a:	68f3      	ldr	r3, [r6, #12]
 800795c:	b183      	cbz	r3, 8007980 <_Balloc+0x50>
 800795e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007960:	68db      	ldr	r3, [r3, #12]
 8007962:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007966:	b9b8      	cbnz	r0, 8007998 <_Balloc+0x68>
 8007968:	2101      	movs	r1, #1
 800796a:	fa01 f605 	lsl.w	r6, r1, r5
 800796e:	1d72      	adds	r2, r6, #5
 8007970:	0092      	lsls	r2, r2, #2
 8007972:	4620      	mov	r0, r4
 8007974:	f000 fc97 	bl	80082a6 <_calloc_r>
 8007978:	b160      	cbz	r0, 8007994 <_Balloc+0x64>
 800797a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800797e:	e00e      	b.n	800799e <_Balloc+0x6e>
 8007980:	2221      	movs	r2, #33	; 0x21
 8007982:	2104      	movs	r1, #4
 8007984:	4620      	mov	r0, r4
 8007986:	f000 fc8e 	bl	80082a6 <_calloc_r>
 800798a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800798c:	60f0      	str	r0, [r6, #12]
 800798e:	68db      	ldr	r3, [r3, #12]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d1e4      	bne.n	800795e <_Balloc+0x2e>
 8007994:	2000      	movs	r0, #0
 8007996:	bd70      	pop	{r4, r5, r6, pc}
 8007998:	6802      	ldr	r2, [r0, #0]
 800799a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800799e:	2300      	movs	r3, #0
 80079a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80079a4:	e7f7      	b.n	8007996 <_Balloc+0x66>
 80079a6:	bf00      	nop
 80079a8:	0800a1e6 	.word	0x0800a1e6
 80079ac:	0800a2ec 	.word	0x0800a2ec

080079b0 <_Bfree>:
 80079b0:	b570      	push	{r4, r5, r6, lr}
 80079b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80079b4:	4605      	mov	r5, r0
 80079b6:	460c      	mov	r4, r1
 80079b8:	b976      	cbnz	r6, 80079d8 <_Bfree+0x28>
 80079ba:	2010      	movs	r0, #16
 80079bc:	f7ff ff90 	bl	80078e0 <malloc>
 80079c0:	4602      	mov	r2, r0
 80079c2:	6268      	str	r0, [r5, #36]	; 0x24
 80079c4:	b920      	cbnz	r0, 80079d0 <_Bfree+0x20>
 80079c6:	4b09      	ldr	r3, [pc, #36]	; (80079ec <_Bfree+0x3c>)
 80079c8:	4809      	ldr	r0, [pc, #36]	; (80079f0 <_Bfree+0x40>)
 80079ca:	218a      	movs	r1, #138	; 0x8a
 80079cc:	f000 feb8 	bl	8008740 <__assert_func>
 80079d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079d4:	6006      	str	r6, [r0, #0]
 80079d6:	60c6      	str	r6, [r0, #12]
 80079d8:	b13c      	cbz	r4, 80079ea <_Bfree+0x3a>
 80079da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80079dc:	6862      	ldr	r2, [r4, #4]
 80079de:	68db      	ldr	r3, [r3, #12]
 80079e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80079e4:	6021      	str	r1, [r4, #0]
 80079e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80079ea:	bd70      	pop	{r4, r5, r6, pc}
 80079ec:	0800a1e6 	.word	0x0800a1e6
 80079f0:	0800a2ec 	.word	0x0800a2ec

080079f4 <__multadd>:
 80079f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079f8:	690e      	ldr	r6, [r1, #16]
 80079fa:	4607      	mov	r7, r0
 80079fc:	4698      	mov	r8, r3
 80079fe:	460c      	mov	r4, r1
 8007a00:	f101 0014 	add.w	r0, r1, #20
 8007a04:	2300      	movs	r3, #0
 8007a06:	6805      	ldr	r5, [r0, #0]
 8007a08:	b2a9      	uxth	r1, r5
 8007a0a:	fb02 8101 	mla	r1, r2, r1, r8
 8007a0e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007a12:	0c2d      	lsrs	r5, r5, #16
 8007a14:	fb02 c505 	mla	r5, r2, r5, ip
 8007a18:	b289      	uxth	r1, r1
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007a20:	429e      	cmp	r6, r3
 8007a22:	f840 1b04 	str.w	r1, [r0], #4
 8007a26:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007a2a:	dcec      	bgt.n	8007a06 <__multadd+0x12>
 8007a2c:	f1b8 0f00 	cmp.w	r8, #0
 8007a30:	d022      	beq.n	8007a78 <__multadd+0x84>
 8007a32:	68a3      	ldr	r3, [r4, #8]
 8007a34:	42b3      	cmp	r3, r6
 8007a36:	dc19      	bgt.n	8007a6c <__multadd+0x78>
 8007a38:	6861      	ldr	r1, [r4, #4]
 8007a3a:	4638      	mov	r0, r7
 8007a3c:	3101      	adds	r1, #1
 8007a3e:	f7ff ff77 	bl	8007930 <_Balloc>
 8007a42:	4605      	mov	r5, r0
 8007a44:	b928      	cbnz	r0, 8007a52 <__multadd+0x5e>
 8007a46:	4602      	mov	r2, r0
 8007a48:	4b0d      	ldr	r3, [pc, #52]	; (8007a80 <__multadd+0x8c>)
 8007a4a:	480e      	ldr	r0, [pc, #56]	; (8007a84 <__multadd+0x90>)
 8007a4c:	21b5      	movs	r1, #181	; 0xb5
 8007a4e:	f000 fe77 	bl	8008740 <__assert_func>
 8007a52:	6922      	ldr	r2, [r4, #16]
 8007a54:	3202      	adds	r2, #2
 8007a56:	f104 010c 	add.w	r1, r4, #12
 8007a5a:	0092      	lsls	r2, r2, #2
 8007a5c:	300c      	adds	r0, #12
 8007a5e:	f7ff ff59 	bl	8007914 <memcpy>
 8007a62:	4621      	mov	r1, r4
 8007a64:	4638      	mov	r0, r7
 8007a66:	f7ff ffa3 	bl	80079b0 <_Bfree>
 8007a6a:	462c      	mov	r4, r5
 8007a6c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007a70:	3601      	adds	r6, #1
 8007a72:	f8c3 8014 	str.w	r8, [r3, #20]
 8007a76:	6126      	str	r6, [r4, #16]
 8007a78:	4620      	mov	r0, r4
 8007a7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a7e:	bf00      	nop
 8007a80:	0800a25c 	.word	0x0800a25c
 8007a84:	0800a2ec 	.word	0x0800a2ec

08007a88 <__s2b>:
 8007a88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a8c:	460c      	mov	r4, r1
 8007a8e:	4615      	mov	r5, r2
 8007a90:	461f      	mov	r7, r3
 8007a92:	2209      	movs	r2, #9
 8007a94:	3308      	adds	r3, #8
 8007a96:	4606      	mov	r6, r0
 8007a98:	fb93 f3f2 	sdiv	r3, r3, r2
 8007a9c:	2100      	movs	r1, #0
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	db09      	blt.n	8007ab8 <__s2b+0x30>
 8007aa4:	4630      	mov	r0, r6
 8007aa6:	f7ff ff43 	bl	8007930 <_Balloc>
 8007aaa:	b940      	cbnz	r0, 8007abe <__s2b+0x36>
 8007aac:	4602      	mov	r2, r0
 8007aae:	4b19      	ldr	r3, [pc, #100]	; (8007b14 <__s2b+0x8c>)
 8007ab0:	4819      	ldr	r0, [pc, #100]	; (8007b18 <__s2b+0x90>)
 8007ab2:	21ce      	movs	r1, #206	; 0xce
 8007ab4:	f000 fe44 	bl	8008740 <__assert_func>
 8007ab8:	0052      	lsls	r2, r2, #1
 8007aba:	3101      	adds	r1, #1
 8007abc:	e7f0      	b.n	8007aa0 <__s2b+0x18>
 8007abe:	9b08      	ldr	r3, [sp, #32]
 8007ac0:	6143      	str	r3, [r0, #20]
 8007ac2:	2d09      	cmp	r5, #9
 8007ac4:	f04f 0301 	mov.w	r3, #1
 8007ac8:	6103      	str	r3, [r0, #16]
 8007aca:	dd16      	ble.n	8007afa <__s2b+0x72>
 8007acc:	f104 0909 	add.w	r9, r4, #9
 8007ad0:	46c8      	mov	r8, r9
 8007ad2:	442c      	add	r4, r5
 8007ad4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007ad8:	4601      	mov	r1, r0
 8007ada:	3b30      	subs	r3, #48	; 0x30
 8007adc:	220a      	movs	r2, #10
 8007ade:	4630      	mov	r0, r6
 8007ae0:	f7ff ff88 	bl	80079f4 <__multadd>
 8007ae4:	45a0      	cmp	r8, r4
 8007ae6:	d1f5      	bne.n	8007ad4 <__s2b+0x4c>
 8007ae8:	f1a5 0408 	sub.w	r4, r5, #8
 8007aec:	444c      	add	r4, r9
 8007aee:	1b2d      	subs	r5, r5, r4
 8007af0:	1963      	adds	r3, r4, r5
 8007af2:	42bb      	cmp	r3, r7
 8007af4:	db04      	blt.n	8007b00 <__s2b+0x78>
 8007af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007afa:	340a      	adds	r4, #10
 8007afc:	2509      	movs	r5, #9
 8007afe:	e7f6      	b.n	8007aee <__s2b+0x66>
 8007b00:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007b04:	4601      	mov	r1, r0
 8007b06:	3b30      	subs	r3, #48	; 0x30
 8007b08:	220a      	movs	r2, #10
 8007b0a:	4630      	mov	r0, r6
 8007b0c:	f7ff ff72 	bl	80079f4 <__multadd>
 8007b10:	e7ee      	b.n	8007af0 <__s2b+0x68>
 8007b12:	bf00      	nop
 8007b14:	0800a25c 	.word	0x0800a25c
 8007b18:	0800a2ec 	.word	0x0800a2ec

08007b1c <__hi0bits>:
 8007b1c:	0c03      	lsrs	r3, r0, #16
 8007b1e:	041b      	lsls	r3, r3, #16
 8007b20:	b9d3      	cbnz	r3, 8007b58 <__hi0bits+0x3c>
 8007b22:	0400      	lsls	r0, r0, #16
 8007b24:	2310      	movs	r3, #16
 8007b26:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007b2a:	bf04      	itt	eq
 8007b2c:	0200      	lsleq	r0, r0, #8
 8007b2e:	3308      	addeq	r3, #8
 8007b30:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007b34:	bf04      	itt	eq
 8007b36:	0100      	lsleq	r0, r0, #4
 8007b38:	3304      	addeq	r3, #4
 8007b3a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007b3e:	bf04      	itt	eq
 8007b40:	0080      	lsleq	r0, r0, #2
 8007b42:	3302      	addeq	r3, #2
 8007b44:	2800      	cmp	r0, #0
 8007b46:	db05      	blt.n	8007b54 <__hi0bits+0x38>
 8007b48:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007b4c:	f103 0301 	add.w	r3, r3, #1
 8007b50:	bf08      	it	eq
 8007b52:	2320      	moveq	r3, #32
 8007b54:	4618      	mov	r0, r3
 8007b56:	4770      	bx	lr
 8007b58:	2300      	movs	r3, #0
 8007b5a:	e7e4      	b.n	8007b26 <__hi0bits+0xa>

08007b5c <__lo0bits>:
 8007b5c:	6803      	ldr	r3, [r0, #0]
 8007b5e:	f013 0207 	ands.w	r2, r3, #7
 8007b62:	4601      	mov	r1, r0
 8007b64:	d00b      	beq.n	8007b7e <__lo0bits+0x22>
 8007b66:	07da      	lsls	r2, r3, #31
 8007b68:	d424      	bmi.n	8007bb4 <__lo0bits+0x58>
 8007b6a:	0798      	lsls	r0, r3, #30
 8007b6c:	bf49      	itett	mi
 8007b6e:	085b      	lsrmi	r3, r3, #1
 8007b70:	089b      	lsrpl	r3, r3, #2
 8007b72:	2001      	movmi	r0, #1
 8007b74:	600b      	strmi	r3, [r1, #0]
 8007b76:	bf5c      	itt	pl
 8007b78:	600b      	strpl	r3, [r1, #0]
 8007b7a:	2002      	movpl	r0, #2
 8007b7c:	4770      	bx	lr
 8007b7e:	b298      	uxth	r0, r3
 8007b80:	b9b0      	cbnz	r0, 8007bb0 <__lo0bits+0x54>
 8007b82:	0c1b      	lsrs	r3, r3, #16
 8007b84:	2010      	movs	r0, #16
 8007b86:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007b8a:	bf04      	itt	eq
 8007b8c:	0a1b      	lsreq	r3, r3, #8
 8007b8e:	3008      	addeq	r0, #8
 8007b90:	071a      	lsls	r2, r3, #28
 8007b92:	bf04      	itt	eq
 8007b94:	091b      	lsreq	r3, r3, #4
 8007b96:	3004      	addeq	r0, #4
 8007b98:	079a      	lsls	r2, r3, #30
 8007b9a:	bf04      	itt	eq
 8007b9c:	089b      	lsreq	r3, r3, #2
 8007b9e:	3002      	addeq	r0, #2
 8007ba0:	07da      	lsls	r2, r3, #31
 8007ba2:	d403      	bmi.n	8007bac <__lo0bits+0x50>
 8007ba4:	085b      	lsrs	r3, r3, #1
 8007ba6:	f100 0001 	add.w	r0, r0, #1
 8007baa:	d005      	beq.n	8007bb8 <__lo0bits+0x5c>
 8007bac:	600b      	str	r3, [r1, #0]
 8007bae:	4770      	bx	lr
 8007bb0:	4610      	mov	r0, r2
 8007bb2:	e7e8      	b.n	8007b86 <__lo0bits+0x2a>
 8007bb4:	2000      	movs	r0, #0
 8007bb6:	4770      	bx	lr
 8007bb8:	2020      	movs	r0, #32
 8007bba:	4770      	bx	lr

08007bbc <__i2b>:
 8007bbc:	b510      	push	{r4, lr}
 8007bbe:	460c      	mov	r4, r1
 8007bc0:	2101      	movs	r1, #1
 8007bc2:	f7ff feb5 	bl	8007930 <_Balloc>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	b928      	cbnz	r0, 8007bd6 <__i2b+0x1a>
 8007bca:	4b05      	ldr	r3, [pc, #20]	; (8007be0 <__i2b+0x24>)
 8007bcc:	4805      	ldr	r0, [pc, #20]	; (8007be4 <__i2b+0x28>)
 8007bce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007bd2:	f000 fdb5 	bl	8008740 <__assert_func>
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	6144      	str	r4, [r0, #20]
 8007bda:	6103      	str	r3, [r0, #16]
 8007bdc:	bd10      	pop	{r4, pc}
 8007bde:	bf00      	nop
 8007be0:	0800a25c 	.word	0x0800a25c
 8007be4:	0800a2ec 	.word	0x0800a2ec

08007be8 <__multiply>:
 8007be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bec:	4614      	mov	r4, r2
 8007bee:	690a      	ldr	r2, [r1, #16]
 8007bf0:	6923      	ldr	r3, [r4, #16]
 8007bf2:	429a      	cmp	r2, r3
 8007bf4:	bfb8      	it	lt
 8007bf6:	460b      	movlt	r3, r1
 8007bf8:	460d      	mov	r5, r1
 8007bfa:	bfbc      	itt	lt
 8007bfc:	4625      	movlt	r5, r4
 8007bfe:	461c      	movlt	r4, r3
 8007c00:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007c04:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007c08:	68ab      	ldr	r3, [r5, #8]
 8007c0a:	6869      	ldr	r1, [r5, #4]
 8007c0c:	eb0a 0709 	add.w	r7, sl, r9
 8007c10:	42bb      	cmp	r3, r7
 8007c12:	b085      	sub	sp, #20
 8007c14:	bfb8      	it	lt
 8007c16:	3101      	addlt	r1, #1
 8007c18:	f7ff fe8a 	bl	8007930 <_Balloc>
 8007c1c:	b930      	cbnz	r0, 8007c2c <__multiply+0x44>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	4b42      	ldr	r3, [pc, #264]	; (8007d2c <__multiply+0x144>)
 8007c22:	4843      	ldr	r0, [pc, #268]	; (8007d30 <__multiply+0x148>)
 8007c24:	f240 115d 	movw	r1, #349	; 0x15d
 8007c28:	f000 fd8a 	bl	8008740 <__assert_func>
 8007c2c:	f100 0614 	add.w	r6, r0, #20
 8007c30:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007c34:	4633      	mov	r3, r6
 8007c36:	2200      	movs	r2, #0
 8007c38:	4543      	cmp	r3, r8
 8007c3a:	d31e      	bcc.n	8007c7a <__multiply+0x92>
 8007c3c:	f105 0c14 	add.w	ip, r5, #20
 8007c40:	f104 0314 	add.w	r3, r4, #20
 8007c44:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007c48:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007c4c:	9202      	str	r2, [sp, #8]
 8007c4e:	ebac 0205 	sub.w	r2, ip, r5
 8007c52:	3a15      	subs	r2, #21
 8007c54:	f022 0203 	bic.w	r2, r2, #3
 8007c58:	3204      	adds	r2, #4
 8007c5a:	f105 0115 	add.w	r1, r5, #21
 8007c5e:	458c      	cmp	ip, r1
 8007c60:	bf38      	it	cc
 8007c62:	2204      	movcc	r2, #4
 8007c64:	9201      	str	r2, [sp, #4]
 8007c66:	9a02      	ldr	r2, [sp, #8]
 8007c68:	9303      	str	r3, [sp, #12]
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d808      	bhi.n	8007c80 <__multiply+0x98>
 8007c6e:	2f00      	cmp	r7, #0
 8007c70:	dc55      	bgt.n	8007d1e <__multiply+0x136>
 8007c72:	6107      	str	r7, [r0, #16]
 8007c74:	b005      	add	sp, #20
 8007c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c7a:	f843 2b04 	str.w	r2, [r3], #4
 8007c7e:	e7db      	b.n	8007c38 <__multiply+0x50>
 8007c80:	f8b3 a000 	ldrh.w	sl, [r3]
 8007c84:	f1ba 0f00 	cmp.w	sl, #0
 8007c88:	d020      	beq.n	8007ccc <__multiply+0xe4>
 8007c8a:	f105 0e14 	add.w	lr, r5, #20
 8007c8e:	46b1      	mov	r9, r6
 8007c90:	2200      	movs	r2, #0
 8007c92:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007c96:	f8d9 b000 	ldr.w	fp, [r9]
 8007c9a:	b2a1      	uxth	r1, r4
 8007c9c:	fa1f fb8b 	uxth.w	fp, fp
 8007ca0:	fb0a b101 	mla	r1, sl, r1, fp
 8007ca4:	4411      	add	r1, r2
 8007ca6:	f8d9 2000 	ldr.w	r2, [r9]
 8007caa:	0c24      	lsrs	r4, r4, #16
 8007cac:	0c12      	lsrs	r2, r2, #16
 8007cae:	fb0a 2404 	mla	r4, sl, r4, r2
 8007cb2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007cb6:	b289      	uxth	r1, r1
 8007cb8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007cbc:	45f4      	cmp	ip, lr
 8007cbe:	f849 1b04 	str.w	r1, [r9], #4
 8007cc2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007cc6:	d8e4      	bhi.n	8007c92 <__multiply+0xaa>
 8007cc8:	9901      	ldr	r1, [sp, #4]
 8007cca:	5072      	str	r2, [r6, r1]
 8007ccc:	9a03      	ldr	r2, [sp, #12]
 8007cce:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007cd2:	3304      	adds	r3, #4
 8007cd4:	f1b9 0f00 	cmp.w	r9, #0
 8007cd8:	d01f      	beq.n	8007d1a <__multiply+0x132>
 8007cda:	6834      	ldr	r4, [r6, #0]
 8007cdc:	f105 0114 	add.w	r1, r5, #20
 8007ce0:	46b6      	mov	lr, r6
 8007ce2:	f04f 0a00 	mov.w	sl, #0
 8007ce6:	880a      	ldrh	r2, [r1, #0]
 8007ce8:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007cec:	fb09 b202 	mla	r2, r9, r2, fp
 8007cf0:	4492      	add	sl, r2
 8007cf2:	b2a4      	uxth	r4, r4
 8007cf4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007cf8:	f84e 4b04 	str.w	r4, [lr], #4
 8007cfc:	f851 4b04 	ldr.w	r4, [r1], #4
 8007d00:	f8be 2000 	ldrh.w	r2, [lr]
 8007d04:	0c24      	lsrs	r4, r4, #16
 8007d06:	fb09 2404 	mla	r4, r9, r4, r2
 8007d0a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007d0e:	458c      	cmp	ip, r1
 8007d10:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007d14:	d8e7      	bhi.n	8007ce6 <__multiply+0xfe>
 8007d16:	9a01      	ldr	r2, [sp, #4]
 8007d18:	50b4      	str	r4, [r6, r2]
 8007d1a:	3604      	adds	r6, #4
 8007d1c:	e7a3      	b.n	8007c66 <__multiply+0x7e>
 8007d1e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d1a5      	bne.n	8007c72 <__multiply+0x8a>
 8007d26:	3f01      	subs	r7, #1
 8007d28:	e7a1      	b.n	8007c6e <__multiply+0x86>
 8007d2a:	bf00      	nop
 8007d2c:	0800a25c 	.word	0x0800a25c
 8007d30:	0800a2ec 	.word	0x0800a2ec

08007d34 <__pow5mult>:
 8007d34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d38:	4615      	mov	r5, r2
 8007d3a:	f012 0203 	ands.w	r2, r2, #3
 8007d3e:	4606      	mov	r6, r0
 8007d40:	460f      	mov	r7, r1
 8007d42:	d007      	beq.n	8007d54 <__pow5mult+0x20>
 8007d44:	4c25      	ldr	r4, [pc, #148]	; (8007ddc <__pow5mult+0xa8>)
 8007d46:	3a01      	subs	r2, #1
 8007d48:	2300      	movs	r3, #0
 8007d4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d4e:	f7ff fe51 	bl	80079f4 <__multadd>
 8007d52:	4607      	mov	r7, r0
 8007d54:	10ad      	asrs	r5, r5, #2
 8007d56:	d03d      	beq.n	8007dd4 <__pow5mult+0xa0>
 8007d58:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007d5a:	b97c      	cbnz	r4, 8007d7c <__pow5mult+0x48>
 8007d5c:	2010      	movs	r0, #16
 8007d5e:	f7ff fdbf 	bl	80078e0 <malloc>
 8007d62:	4602      	mov	r2, r0
 8007d64:	6270      	str	r0, [r6, #36]	; 0x24
 8007d66:	b928      	cbnz	r0, 8007d74 <__pow5mult+0x40>
 8007d68:	4b1d      	ldr	r3, [pc, #116]	; (8007de0 <__pow5mult+0xac>)
 8007d6a:	481e      	ldr	r0, [pc, #120]	; (8007de4 <__pow5mult+0xb0>)
 8007d6c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007d70:	f000 fce6 	bl	8008740 <__assert_func>
 8007d74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d78:	6004      	str	r4, [r0, #0]
 8007d7a:	60c4      	str	r4, [r0, #12]
 8007d7c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007d80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d84:	b94c      	cbnz	r4, 8007d9a <__pow5mult+0x66>
 8007d86:	f240 2171 	movw	r1, #625	; 0x271
 8007d8a:	4630      	mov	r0, r6
 8007d8c:	f7ff ff16 	bl	8007bbc <__i2b>
 8007d90:	2300      	movs	r3, #0
 8007d92:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d96:	4604      	mov	r4, r0
 8007d98:	6003      	str	r3, [r0, #0]
 8007d9a:	f04f 0900 	mov.w	r9, #0
 8007d9e:	07eb      	lsls	r3, r5, #31
 8007da0:	d50a      	bpl.n	8007db8 <__pow5mult+0x84>
 8007da2:	4639      	mov	r1, r7
 8007da4:	4622      	mov	r2, r4
 8007da6:	4630      	mov	r0, r6
 8007da8:	f7ff ff1e 	bl	8007be8 <__multiply>
 8007dac:	4639      	mov	r1, r7
 8007dae:	4680      	mov	r8, r0
 8007db0:	4630      	mov	r0, r6
 8007db2:	f7ff fdfd 	bl	80079b0 <_Bfree>
 8007db6:	4647      	mov	r7, r8
 8007db8:	106d      	asrs	r5, r5, #1
 8007dba:	d00b      	beq.n	8007dd4 <__pow5mult+0xa0>
 8007dbc:	6820      	ldr	r0, [r4, #0]
 8007dbe:	b938      	cbnz	r0, 8007dd0 <__pow5mult+0x9c>
 8007dc0:	4622      	mov	r2, r4
 8007dc2:	4621      	mov	r1, r4
 8007dc4:	4630      	mov	r0, r6
 8007dc6:	f7ff ff0f 	bl	8007be8 <__multiply>
 8007dca:	6020      	str	r0, [r4, #0]
 8007dcc:	f8c0 9000 	str.w	r9, [r0]
 8007dd0:	4604      	mov	r4, r0
 8007dd2:	e7e4      	b.n	8007d9e <__pow5mult+0x6a>
 8007dd4:	4638      	mov	r0, r7
 8007dd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dda:	bf00      	nop
 8007ddc:	0800a440 	.word	0x0800a440
 8007de0:	0800a1e6 	.word	0x0800a1e6
 8007de4:	0800a2ec 	.word	0x0800a2ec

08007de8 <__lshift>:
 8007de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dec:	460c      	mov	r4, r1
 8007dee:	6849      	ldr	r1, [r1, #4]
 8007df0:	6923      	ldr	r3, [r4, #16]
 8007df2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007df6:	68a3      	ldr	r3, [r4, #8]
 8007df8:	4607      	mov	r7, r0
 8007dfa:	4691      	mov	r9, r2
 8007dfc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e00:	f108 0601 	add.w	r6, r8, #1
 8007e04:	42b3      	cmp	r3, r6
 8007e06:	db0b      	blt.n	8007e20 <__lshift+0x38>
 8007e08:	4638      	mov	r0, r7
 8007e0a:	f7ff fd91 	bl	8007930 <_Balloc>
 8007e0e:	4605      	mov	r5, r0
 8007e10:	b948      	cbnz	r0, 8007e26 <__lshift+0x3e>
 8007e12:	4602      	mov	r2, r0
 8007e14:	4b28      	ldr	r3, [pc, #160]	; (8007eb8 <__lshift+0xd0>)
 8007e16:	4829      	ldr	r0, [pc, #164]	; (8007ebc <__lshift+0xd4>)
 8007e18:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007e1c:	f000 fc90 	bl	8008740 <__assert_func>
 8007e20:	3101      	adds	r1, #1
 8007e22:	005b      	lsls	r3, r3, #1
 8007e24:	e7ee      	b.n	8007e04 <__lshift+0x1c>
 8007e26:	2300      	movs	r3, #0
 8007e28:	f100 0114 	add.w	r1, r0, #20
 8007e2c:	f100 0210 	add.w	r2, r0, #16
 8007e30:	4618      	mov	r0, r3
 8007e32:	4553      	cmp	r3, sl
 8007e34:	db33      	blt.n	8007e9e <__lshift+0xb6>
 8007e36:	6920      	ldr	r0, [r4, #16]
 8007e38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e3c:	f104 0314 	add.w	r3, r4, #20
 8007e40:	f019 091f 	ands.w	r9, r9, #31
 8007e44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e48:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007e4c:	d02b      	beq.n	8007ea6 <__lshift+0xbe>
 8007e4e:	f1c9 0e20 	rsb	lr, r9, #32
 8007e52:	468a      	mov	sl, r1
 8007e54:	2200      	movs	r2, #0
 8007e56:	6818      	ldr	r0, [r3, #0]
 8007e58:	fa00 f009 	lsl.w	r0, r0, r9
 8007e5c:	4302      	orrs	r2, r0
 8007e5e:	f84a 2b04 	str.w	r2, [sl], #4
 8007e62:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e66:	459c      	cmp	ip, r3
 8007e68:	fa22 f20e 	lsr.w	r2, r2, lr
 8007e6c:	d8f3      	bhi.n	8007e56 <__lshift+0x6e>
 8007e6e:	ebac 0304 	sub.w	r3, ip, r4
 8007e72:	3b15      	subs	r3, #21
 8007e74:	f023 0303 	bic.w	r3, r3, #3
 8007e78:	3304      	adds	r3, #4
 8007e7a:	f104 0015 	add.w	r0, r4, #21
 8007e7e:	4584      	cmp	ip, r0
 8007e80:	bf38      	it	cc
 8007e82:	2304      	movcc	r3, #4
 8007e84:	50ca      	str	r2, [r1, r3]
 8007e86:	b10a      	cbz	r2, 8007e8c <__lshift+0xa4>
 8007e88:	f108 0602 	add.w	r6, r8, #2
 8007e8c:	3e01      	subs	r6, #1
 8007e8e:	4638      	mov	r0, r7
 8007e90:	612e      	str	r6, [r5, #16]
 8007e92:	4621      	mov	r1, r4
 8007e94:	f7ff fd8c 	bl	80079b0 <_Bfree>
 8007e98:	4628      	mov	r0, r5
 8007e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e9e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007ea2:	3301      	adds	r3, #1
 8007ea4:	e7c5      	b.n	8007e32 <__lshift+0x4a>
 8007ea6:	3904      	subs	r1, #4
 8007ea8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007eac:	f841 2f04 	str.w	r2, [r1, #4]!
 8007eb0:	459c      	cmp	ip, r3
 8007eb2:	d8f9      	bhi.n	8007ea8 <__lshift+0xc0>
 8007eb4:	e7ea      	b.n	8007e8c <__lshift+0xa4>
 8007eb6:	bf00      	nop
 8007eb8:	0800a25c 	.word	0x0800a25c
 8007ebc:	0800a2ec 	.word	0x0800a2ec

08007ec0 <__mcmp>:
 8007ec0:	b530      	push	{r4, r5, lr}
 8007ec2:	6902      	ldr	r2, [r0, #16]
 8007ec4:	690c      	ldr	r4, [r1, #16]
 8007ec6:	1b12      	subs	r2, r2, r4
 8007ec8:	d10e      	bne.n	8007ee8 <__mcmp+0x28>
 8007eca:	f100 0314 	add.w	r3, r0, #20
 8007ece:	3114      	adds	r1, #20
 8007ed0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007ed4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007ed8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007edc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007ee0:	42a5      	cmp	r5, r4
 8007ee2:	d003      	beq.n	8007eec <__mcmp+0x2c>
 8007ee4:	d305      	bcc.n	8007ef2 <__mcmp+0x32>
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	4610      	mov	r0, r2
 8007eea:	bd30      	pop	{r4, r5, pc}
 8007eec:	4283      	cmp	r3, r0
 8007eee:	d3f3      	bcc.n	8007ed8 <__mcmp+0x18>
 8007ef0:	e7fa      	b.n	8007ee8 <__mcmp+0x28>
 8007ef2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ef6:	e7f7      	b.n	8007ee8 <__mcmp+0x28>

08007ef8 <__mdiff>:
 8007ef8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007efc:	460c      	mov	r4, r1
 8007efe:	4606      	mov	r6, r0
 8007f00:	4611      	mov	r1, r2
 8007f02:	4620      	mov	r0, r4
 8007f04:	4617      	mov	r7, r2
 8007f06:	f7ff ffdb 	bl	8007ec0 <__mcmp>
 8007f0a:	1e05      	subs	r5, r0, #0
 8007f0c:	d110      	bne.n	8007f30 <__mdiff+0x38>
 8007f0e:	4629      	mov	r1, r5
 8007f10:	4630      	mov	r0, r6
 8007f12:	f7ff fd0d 	bl	8007930 <_Balloc>
 8007f16:	b930      	cbnz	r0, 8007f26 <__mdiff+0x2e>
 8007f18:	4b39      	ldr	r3, [pc, #228]	; (8008000 <__mdiff+0x108>)
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	f240 2132 	movw	r1, #562	; 0x232
 8007f20:	4838      	ldr	r0, [pc, #224]	; (8008004 <__mdiff+0x10c>)
 8007f22:	f000 fc0d 	bl	8008740 <__assert_func>
 8007f26:	2301      	movs	r3, #1
 8007f28:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f30:	bfa4      	itt	ge
 8007f32:	463b      	movge	r3, r7
 8007f34:	4627      	movge	r7, r4
 8007f36:	4630      	mov	r0, r6
 8007f38:	6879      	ldr	r1, [r7, #4]
 8007f3a:	bfa6      	itte	ge
 8007f3c:	461c      	movge	r4, r3
 8007f3e:	2500      	movge	r5, #0
 8007f40:	2501      	movlt	r5, #1
 8007f42:	f7ff fcf5 	bl	8007930 <_Balloc>
 8007f46:	b920      	cbnz	r0, 8007f52 <__mdiff+0x5a>
 8007f48:	4b2d      	ldr	r3, [pc, #180]	; (8008000 <__mdiff+0x108>)
 8007f4a:	4602      	mov	r2, r0
 8007f4c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007f50:	e7e6      	b.n	8007f20 <__mdiff+0x28>
 8007f52:	693e      	ldr	r6, [r7, #16]
 8007f54:	60c5      	str	r5, [r0, #12]
 8007f56:	6925      	ldr	r5, [r4, #16]
 8007f58:	f107 0114 	add.w	r1, r7, #20
 8007f5c:	f104 0914 	add.w	r9, r4, #20
 8007f60:	f100 0e14 	add.w	lr, r0, #20
 8007f64:	f107 0210 	add.w	r2, r7, #16
 8007f68:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007f6c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007f70:	46f2      	mov	sl, lr
 8007f72:	2700      	movs	r7, #0
 8007f74:	f859 3b04 	ldr.w	r3, [r9], #4
 8007f78:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007f7c:	fa1f f883 	uxth.w	r8, r3
 8007f80:	fa17 f78b 	uxtah	r7, r7, fp
 8007f84:	0c1b      	lsrs	r3, r3, #16
 8007f86:	eba7 0808 	sub.w	r8, r7, r8
 8007f8a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007f8e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007f92:	fa1f f888 	uxth.w	r8, r8
 8007f96:	141f      	asrs	r7, r3, #16
 8007f98:	454d      	cmp	r5, r9
 8007f9a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007f9e:	f84a 3b04 	str.w	r3, [sl], #4
 8007fa2:	d8e7      	bhi.n	8007f74 <__mdiff+0x7c>
 8007fa4:	1b2b      	subs	r3, r5, r4
 8007fa6:	3b15      	subs	r3, #21
 8007fa8:	f023 0303 	bic.w	r3, r3, #3
 8007fac:	3304      	adds	r3, #4
 8007fae:	3415      	adds	r4, #21
 8007fb0:	42a5      	cmp	r5, r4
 8007fb2:	bf38      	it	cc
 8007fb4:	2304      	movcc	r3, #4
 8007fb6:	4419      	add	r1, r3
 8007fb8:	4473      	add	r3, lr
 8007fba:	469e      	mov	lr, r3
 8007fbc:	460d      	mov	r5, r1
 8007fbe:	4565      	cmp	r5, ip
 8007fc0:	d30e      	bcc.n	8007fe0 <__mdiff+0xe8>
 8007fc2:	f10c 0203 	add.w	r2, ip, #3
 8007fc6:	1a52      	subs	r2, r2, r1
 8007fc8:	f022 0203 	bic.w	r2, r2, #3
 8007fcc:	3903      	subs	r1, #3
 8007fce:	458c      	cmp	ip, r1
 8007fd0:	bf38      	it	cc
 8007fd2:	2200      	movcc	r2, #0
 8007fd4:	441a      	add	r2, r3
 8007fd6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007fda:	b17b      	cbz	r3, 8007ffc <__mdiff+0x104>
 8007fdc:	6106      	str	r6, [r0, #16]
 8007fde:	e7a5      	b.n	8007f2c <__mdiff+0x34>
 8007fe0:	f855 8b04 	ldr.w	r8, [r5], #4
 8007fe4:	fa17 f488 	uxtah	r4, r7, r8
 8007fe8:	1422      	asrs	r2, r4, #16
 8007fea:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8007fee:	b2a4      	uxth	r4, r4
 8007ff0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007ff4:	f84e 4b04 	str.w	r4, [lr], #4
 8007ff8:	1417      	asrs	r7, r2, #16
 8007ffa:	e7e0      	b.n	8007fbe <__mdiff+0xc6>
 8007ffc:	3e01      	subs	r6, #1
 8007ffe:	e7ea      	b.n	8007fd6 <__mdiff+0xde>
 8008000:	0800a25c 	.word	0x0800a25c
 8008004:	0800a2ec 	.word	0x0800a2ec

08008008 <__ulp>:
 8008008:	b082      	sub	sp, #8
 800800a:	ed8d 0b00 	vstr	d0, [sp]
 800800e:	9b01      	ldr	r3, [sp, #4]
 8008010:	4912      	ldr	r1, [pc, #72]	; (800805c <__ulp+0x54>)
 8008012:	4019      	ands	r1, r3
 8008014:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008018:	2900      	cmp	r1, #0
 800801a:	dd05      	ble.n	8008028 <__ulp+0x20>
 800801c:	2200      	movs	r2, #0
 800801e:	460b      	mov	r3, r1
 8008020:	ec43 2b10 	vmov	d0, r2, r3
 8008024:	b002      	add	sp, #8
 8008026:	4770      	bx	lr
 8008028:	4249      	negs	r1, r1
 800802a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800802e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008032:	f04f 0200 	mov.w	r2, #0
 8008036:	f04f 0300 	mov.w	r3, #0
 800803a:	da04      	bge.n	8008046 <__ulp+0x3e>
 800803c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008040:	fa41 f300 	asr.w	r3, r1, r0
 8008044:	e7ec      	b.n	8008020 <__ulp+0x18>
 8008046:	f1a0 0114 	sub.w	r1, r0, #20
 800804a:	291e      	cmp	r1, #30
 800804c:	bfda      	itte	le
 800804e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008052:	fa20 f101 	lsrle.w	r1, r0, r1
 8008056:	2101      	movgt	r1, #1
 8008058:	460a      	mov	r2, r1
 800805a:	e7e1      	b.n	8008020 <__ulp+0x18>
 800805c:	7ff00000 	.word	0x7ff00000

08008060 <__b2d>:
 8008060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008062:	6905      	ldr	r5, [r0, #16]
 8008064:	f100 0714 	add.w	r7, r0, #20
 8008068:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800806c:	1f2e      	subs	r6, r5, #4
 800806e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008072:	4620      	mov	r0, r4
 8008074:	f7ff fd52 	bl	8007b1c <__hi0bits>
 8008078:	f1c0 0320 	rsb	r3, r0, #32
 800807c:	280a      	cmp	r0, #10
 800807e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80080fc <__b2d+0x9c>
 8008082:	600b      	str	r3, [r1, #0]
 8008084:	dc14      	bgt.n	80080b0 <__b2d+0x50>
 8008086:	f1c0 0e0b 	rsb	lr, r0, #11
 800808a:	fa24 f10e 	lsr.w	r1, r4, lr
 800808e:	42b7      	cmp	r7, r6
 8008090:	ea41 030c 	orr.w	r3, r1, ip
 8008094:	bf34      	ite	cc
 8008096:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800809a:	2100      	movcs	r1, #0
 800809c:	3015      	adds	r0, #21
 800809e:	fa04 f000 	lsl.w	r0, r4, r0
 80080a2:	fa21 f10e 	lsr.w	r1, r1, lr
 80080a6:	ea40 0201 	orr.w	r2, r0, r1
 80080aa:	ec43 2b10 	vmov	d0, r2, r3
 80080ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080b0:	42b7      	cmp	r7, r6
 80080b2:	bf3a      	itte	cc
 80080b4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80080b8:	f1a5 0608 	subcc.w	r6, r5, #8
 80080bc:	2100      	movcs	r1, #0
 80080be:	380b      	subs	r0, #11
 80080c0:	d017      	beq.n	80080f2 <__b2d+0x92>
 80080c2:	f1c0 0c20 	rsb	ip, r0, #32
 80080c6:	fa04 f500 	lsl.w	r5, r4, r0
 80080ca:	42be      	cmp	r6, r7
 80080cc:	fa21 f40c 	lsr.w	r4, r1, ip
 80080d0:	ea45 0504 	orr.w	r5, r5, r4
 80080d4:	bf8c      	ite	hi
 80080d6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80080da:	2400      	movls	r4, #0
 80080dc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80080e0:	fa01 f000 	lsl.w	r0, r1, r0
 80080e4:	fa24 f40c 	lsr.w	r4, r4, ip
 80080e8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80080ec:	ea40 0204 	orr.w	r2, r0, r4
 80080f0:	e7db      	b.n	80080aa <__b2d+0x4a>
 80080f2:	ea44 030c 	orr.w	r3, r4, ip
 80080f6:	460a      	mov	r2, r1
 80080f8:	e7d7      	b.n	80080aa <__b2d+0x4a>
 80080fa:	bf00      	nop
 80080fc:	3ff00000 	.word	0x3ff00000

08008100 <__d2b>:
 8008100:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008104:	4689      	mov	r9, r1
 8008106:	2101      	movs	r1, #1
 8008108:	ec57 6b10 	vmov	r6, r7, d0
 800810c:	4690      	mov	r8, r2
 800810e:	f7ff fc0f 	bl	8007930 <_Balloc>
 8008112:	4604      	mov	r4, r0
 8008114:	b930      	cbnz	r0, 8008124 <__d2b+0x24>
 8008116:	4602      	mov	r2, r0
 8008118:	4b25      	ldr	r3, [pc, #148]	; (80081b0 <__d2b+0xb0>)
 800811a:	4826      	ldr	r0, [pc, #152]	; (80081b4 <__d2b+0xb4>)
 800811c:	f240 310a 	movw	r1, #778	; 0x30a
 8008120:	f000 fb0e 	bl	8008740 <__assert_func>
 8008124:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008128:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800812c:	bb35      	cbnz	r5, 800817c <__d2b+0x7c>
 800812e:	2e00      	cmp	r6, #0
 8008130:	9301      	str	r3, [sp, #4]
 8008132:	d028      	beq.n	8008186 <__d2b+0x86>
 8008134:	4668      	mov	r0, sp
 8008136:	9600      	str	r6, [sp, #0]
 8008138:	f7ff fd10 	bl	8007b5c <__lo0bits>
 800813c:	9900      	ldr	r1, [sp, #0]
 800813e:	b300      	cbz	r0, 8008182 <__d2b+0x82>
 8008140:	9a01      	ldr	r2, [sp, #4]
 8008142:	f1c0 0320 	rsb	r3, r0, #32
 8008146:	fa02 f303 	lsl.w	r3, r2, r3
 800814a:	430b      	orrs	r3, r1
 800814c:	40c2      	lsrs	r2, r0
 800814e:	6163      	str	r3, [r4, #20]
 8008150:	9201      	str	r2, [sp, #4]
 8008152:	9b01      	ldr	r3, [sp, #4]
 8008154:	61a3      	str	r3, [r4, #24]
 8008156:	2b00      	cmp	r3, #0
 8008158:	bf14      	ite	ne
 800815a:	2202      	movne	r2, #2
 800815c:	2201      	moveq	r2, #1
 800815e:	6122      	str	r2, [r4, #16]
 8008160:	b1d5      	cbz	r5, 8008198 <__d2b+0x98>
 8008162:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008166:	4405      	add	r5, r0
 8008168:	f8c9 5000 	str.w	r5, [r9]
 800816c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008170:	f8c8 0000 	str.w	r0, [r8]
 8008174:	4620      	mov	r0, r4
 8008176:	b003      	add	sp, #12
 8008178:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800817c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008180:	e7d5      	b.n	800812e <__d2b+0x2e>
 8008182:	6161      	str	r1, [r4, #20]
 8008184:	e7e5      	b.n	8008152 <__d2b+0x52>
 8008186:	a801      	add	r0, sp, #4
 8008188:	f7ff fce8 	bl	8007b5c <__lo0bits>
 800818c:	9b01      	ldr	r3, [sp, #4]
 800818e:	6163      	str	r3, [r4, #20]
 8008190:	2201      	movs	r2, #1
 8008192:	6122      	str	r2, [r4, #16]
 8008194:	3020      	adds	r0, #32
 8008196:	e7e3      	b.n	8008160 <__d2b+0x60>
 8008198:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800819c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80081a0:	f8c9 0000 	str.w	r0, [r9]
 80081a4:	6918      	ldr	r0, [r3, #16]
 80081a6:	f7ff fcb9 	bl	8007b1c <__hi0bits>
 80081aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80081ae:	e7df      	b.n	8008170 <__d2b+0x70>
 80081b0:	0800a25c 	.word	0x0800a25c
 80081b4:	0800a2ec 	.word	0x0800a2ec

080081b8 <__ratio>:
 80081b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081bc:	4688      	mov	r8, r1
 80081be:	4669      	mov	r1, sp
 80081c0:	4681      	mov	r9, r0
 80081c2:	f7ff ff4d 	bl	8008060 <__b2d>
 80081c6:	a901      	add	r1, sp, #4
 80081c8:	4640      	mov	r0, r8
 80081ca:	ec55 4b10 	vmov	r4, r5, d0
 80081ce:	f7ff ff47 	bl	8008060 <__b2d>
 80081d2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80081d6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80081da:	eba3 0c02 	sub.w	ip, r3, r2
 80081de:	e9dd 3200 	ldrd	r3, r2, [sp]
 80081e2:	1a9b      	subs	r3, r3, r2
 80081e4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80081e8:	ec51 0b10 	vmov	r0, r1, d0
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	bfd6      	itet	le
 80081f0:	460a      	movle	r2, r1
 80081f2:	462a      	movgt	r2, r5
 80081f4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80081f8:	468b      	mov	fp, r1
 80081fa:	462f      	mov	r7, r5
 80081fc:	bfd4      	ite	le
 80081fe:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008202:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008206:	4620      	mov	r0, r4
 8008208:	ee10 2a10 	vmov	r2, s0
 800820c:	465b      	mov	r3, fp
 800820e:	4639      	mov	r1, r7
 8008210:	f7f8 fb24 	bl	800085c <__aeabi_ddiv>
 8008214:	ec41 0b10 	vmov	d0, r0, r1
 8008218:	b003      	add	sp, #12
 800821a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800821e <__copybits>:
 800821e:	3901      	subs	r1, #1
 8008220:	b570      	push	{r4, r5, r6, lr}
 8008222:	1149      	asrs	r1, r1, #5
 8008224:	6914      	ldr	r4, [r2, #16]
 8008226:	3101      	adds	r1, #1
 8008228:	f102 0314 	add.w	r3, r2, #20
 800822c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008230:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008234:	1f05      	subs	r5, r0, #4
 8008236:	42a3      	cmp	r3, r4
 8008238:	d30c      	bcc.n	8008254 <__copybits+0x36>
 800823a:	1aa3      	subs	r3, r4, r2
 800823c:	3b11      	subs	r3, #17
 800823e:	f023 0303 	bic.w	r3, r3, #3
 8008242:	3211      	adds	r2, #17
 8008244:	42a2      	cmp	r2, r4
 8008246:	bf88      	it	hi
 8008248:	2300      	movhi	r3, #0
 800824a:	4418      	add	r0, r3
 800824c:	2300      	movs	r3, #0
 800824e:	4288      	cmp	r0, r1
 8008250:	d305      	bcc.n	800825e <__copybits+0x40>
 8008252:	bd70      	pop	{r4, r5, r6, pc}
 8008254:	f853 6b04 	ldr.w	r6, [r3], #4
 8008258:	f845 6f04 	str.w	r6, [r5, #4]!
 800825c:	e7eb      	b.n	8008236 <__copybits+0x18>
 800825e:	f840 3b04 	str.w	r3, [r0], #4
 8008262:	e7f4      	b.n	800824e <__copybits+0x30>

08008264 <__any_on>:
 8008264:	f100 0214 	add.w	r2, r0, #20
 8008268:	6900      	ldr	r0, [r0, #16]
 800826a:	114b      	asrs	r3, r1, #5
 800826c:	4298      	cmp	r0, r3
 800826e:	b510      	push	{r4, lr}
 8008270:	db11      	blt.n	8008296 <__any_on+0x32>
 8008272:	dd0a      	ble.n	800828a <__any_on+0x26>
 8008274:	f011 011f 	ands.w	r1, r1, #31
 8008278:	d007      	beq.n	800828a <__any_on+0x26>
 800827a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800827e:	fa24 f001 	lsr.w	r0, r4, r1
 8008282:	fa00 f101 	lsl.w	r1, r0, r1
 8008286:	428c      	cmp	r4, r1
 8008288:	d10b      	bne.n	80082a2 <__any_on+0x3e>
 800828a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800828e:	4293      	cmp	r3, r2
 8008290:	d803      	bhi.n	800829a <__any_on+0x36>
 8008292:	2000      	movs	r0, #0
 8008294:	bd10      	pop	{r4, pc}
 8008296:	4603      	mov	r3, r0
 8008298:	e7f7      	b.n	800828a <__any_on+0x26>
 800829a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800829e:	2900      	cmp	r1, #0
 80082a0:	d0f5      	beq.n	800828e <__any_on+0x2a>
 80082a2:	2001      	movs	r0, #1
 80082a4:	e7f6      	b.n	8008294 <__any_on+0x30>

080082a6 <_calloc_r>:
 80082a6:	b513      	push	{r0, r1, r4, lr}
 80082a8:	434a      	muls	r2, r1
 80082aa:	4611      	mov	r1, r2
 80082ac:	9201      	str	r2, [sp, #4]
 80082ae:	f000 f859 	bl	8008364 <_malloc_r>
 80082b2:	4604      	mov	r4, r0
 80082b4:	b118      	cbz	r0, 80082be <_calloc_r+0x18>
 80082b6:	9a01      	ldr	r2, [sp, #4]
 80082b8:	2100      	movs	r1, #0
 80082ba:	f7fc fbc7 	bl	8004a4c <memset>
 80082be:	4620      	mov	r0, r4
 80082c0:	b002      	add	sp, #8
 80082c2:	bd10      	pop	{r4, pc}

080082c4 <_free_r>:
 80082c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80082c6:	2900      	cmp	r1, #0
 80082c8:	d048      	beq.n	800835c <_free_r+0x98>
 80082ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082ce:	9001      	str	r0, [sp, #4]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	f1a1 0404 	sub.w	r4, r1, #4
 80082d6:	bfb8      	it	lt
 80082d8:	18e4      	addlt	r4, r4, r3
 80082da:	f000 fa7b 	bl	80087d4 <__malloc_lock>
 80082de:	4a20      	ldr	r2, [pc, #128]	; (8008360 <_free_r+0x9c>)
 80082e0:	9801      	ldr	r0, [sp, #4]
 80082e2:	6813      	ldr	r3, [r2, #0]
 80082e4:	4615      	mov	r5, r2
 80082e6:	b933      	cbnz	r3, 80082f6 <_free_r+0x32>
 80082e8:	6063      	str	r3, [r4, #4]
 80082ea:	6014      	str	r4, [r2, #0]
 80082ec:	b003      	add	sp, #12
 80082ee:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80082f2:	f000 ba75 	b.w	80087e0 <__malloc_unlock>
 80082f6:	42a3      	cmp	r3, r4
 80082f8:	d90b      	bls.n	8008312 <_free_r+0x4e>
 80082fa:	6821      	ldr	r1, [r4, #0]
 80082fc:	1862      	adds	r2, r4, r1
 80082fe:	4293      	cmp	r3, r2
 8008300:	bf04      	itt	eq
 8008302:	681a      	ldreq	r2, [r3, #0]
 8008304:	685b      	ldreq	r3, [r3, #4]
 8008306:	6063      	str	r3, [r4, #4]
 8008308:	bf04      	itt	eq
 800830a:	1852      	addeq	r2, r2, r1
 800830c:	6022      	streq	r2, [r4, #0]
 800830e:	602c      	str	r4, [r5, #0]
 8008310:	e7ec      	b.n	80082ec <_free_r+0x28>
 8008312:	461a      	mov	r2, r3
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	b10b      	cbz	r3, 800831c <_free_r+0x58>
 8008318:	42a3      	cmp	r3, r4
 800831a:	d9fa      	bls.n	8008312 <_free_r+0x4e>
 800831c:	6811      	ldr	r1, [r2, #0]
 800831e:	1855      	adds	r5, r2, r1
 8008320:	42a5      	cmp	r5, r4
 8008322:	d10b      	bne.n	800833c <_free_r+0x78>
 8008324:	6824      	ldr	r4, [r4, #0]
 8008326:	4421      	add	r1, r4
 8008328:	1854      	adds	r4, r2, r1
 800832a:	42a3      	cmp	r3, r4
 800832c:	6011      	str	r1, [r2, #0]
 800832e:	d1dd      	bne.n	80082ec <_free_r+0x28>
 8008330:	681c      	ldr	r4, [r3, #0]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	6053      	str	r3, [r2, #4]
 8008336:	4421      	add	r1, r4
 8008338:	6011      	str	r1, [r2, #0]
 800833a:	e7d7      	b.n	80082ec <_free_r+0x28>
 800833c:	d902      	bls.n	8008344 <_free_r+0x80>
 800833e:	230c      	movs	r3, #12
 8008340:	6003      	str	r3, [r0, #0]
 8008342:	e7d3      	b.n	80082ec <_free_r+0x28>
 8008344:	6825      	ldr	r5, [r4, #0]
 8008346:	1961      	adds	r1, r4, r5
 8008348:	428b      	cmp	r3, r1
 800834a:	bf04      	itt	eq
 800834c:	6819      	ldreq	r1, [r3, #0]
 800834e:	685b      	ldreq	r3, [r3, #4]
 8008350:	6063      	str	r3, [r4, #4]
 8008352:	bf04      	itt	eq
 8008354:	1949      	addeq	r1, r1, r5
 8008356:	6021      	streq	r1, [r4, #0]
 8008358:	6054      	str	r4, [r2, #4]
 800835a:	e7c7      	b.n	80082ec <_free_r+0x28>
 800835c:	b003      	add	sp, #12
 800835e:	bd30      	pop	{r4, r5, pc}
 8008360:	200006d8 	.word	0x200006d8

08008364 <_malloc_r>:
 8008364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008366:	1ccd      	adds	r5, r1, #3
 8008368:	f025 0503 	bic.w	r5, r5, #3
 800836c:	3508      	adds	r5, #8
 800836e:	2d0c      	cmp	r5, #12
 8008370:	bf38      	it	cc
 8008372:	250c      	movcc	r5, #12
 8008374:	2d00      	cmp	r5, #0
 8008376:	4606      	mov	r6, r0
 8008378:	db01      	blt.n	800837e <_malloc_r+0x1a>
 800837a:	42a9      	cmp	r1, r5
 800837c:	d903      	bls.n	8008386 <_malloc_r+0x22>
 800837e:	230c      	movs	r3, #12
 8008380:	6033      	str	r3, [r6, #0]
 8008382:	2000      	movs	r0, #0
 8008384:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008386:	f000 fa25 	bl	80087d4 <__malloc_lock>
 800838a:	4921      	ldr	r1, [pc, #132]	; (8008410 <_malloc_r+0xac>)
 800838c:	680a      	ldr	r2, [r1, #0]
 800838e:	4614      	mov	r4, r2
 8008390:	b99c      	cbnz	r4, 80083ba <_malloc_r+0x56>
 8008392:	4f20      	ldr	r7, [pc, #128]	; (8008414 <_malloc_r+0xb0>)
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	b923      	cbnz	r3, 80083a2 <_malloc_r+0x3e>
 8008398:	4621      	mov	r1, r4
 800839a:	4630      	mov	r0, r6
 800839c:	f000 f9a0 	bl	80086e0 <_sbrk_r>
 80083a0:	6038      	str	r0, [r7, #0]
 80083a2:	4629      	mov	r1, r5
 80083a4:	4630      	mov	r0, r6
 80083a6:	f000 f99b 	bl	80086e0 <_sbrk_r>
 80083aa:	1c43      	adds	r3, r0, #1
 80083ac:	d123      	bne.n	80083f6 <_malloc_r+0x92>
 80083ae:	230c      	movs	r3, #12
 80083b0:	6033      	str	r3, [r6, #0]
 80083b2:	4630      	mov	r0, r6
 80083b4:	f000 fa14 	bl	80087e0 <__malloc_unlock>
 80083b8:	e7e3      	b.n	8008382 <_malloc_r+0x1e>
 80083ba:	6823      	ldr	r3, [r4, #0]
 80083bc:	1b5b      	subs	r3, r3, r5
 80083be:	d417      	bmi.n	80083f0 <_malloc_r+0x8c>
 80083c0:	2b0b      	cmp	r3, #11
 80083c2:	d903      	bls.n	80083cc <_malloc_r+0x68>
 80083c4:	6023      	str	r3, [r4, #0]
 80083c6:	441c      	add	r4, r3
 80083c8:	6025      	str	r5, [r4, #0]
 80083ca:	e004      	b.n	80083d6 <_malloc_r+0x72>
 80083cc:	6863      	ldr	r3, [r4, #4]
 80083ce:	42a2      	cmp	r2, r4
 80083d0:	bf0c      	ite	eq
 80083d2:	600b      	streq	r3, [r1, #0]
 80083d4:	6053      	strne	r3, [r2, #4]
 80083d6:	4630      	mov	r0, r6
 80083d8:	f000 fa02 	bl	80087e0 <__malloc_unlock>
 80083dc:	f104 000b 	add.w	r0, r4, #11
 80083e0:	1d23      	adds	r3, r4, #4
 80083e2:	f020 0007 	bic.w	r0, r0, #7
 80083e6:	1ac2      	subs	r2, r0, r3
 80083e8:	d0cc      	beq.n	8008384 <_malloc_r+0x20>
 80083ea:	1a1b      	subs	r3, r3, r0
 80083ec:	50a3      	str	r3, [r4, r2]
 80083ee:	e7c9      	b.n	8008384 <_malloc_r+0x20>
 80083f0:	4622      	mov	r2, r4
 80083f2:	6864      	ldr	r4, [r4, #4]
 80083f4:	e7cc      	b.n	8008390 <_malloc_r+0x2c>
 80083f6:	1cc4      	adds	r4, r0, #3
 80083f8:	f024 0403 	bic.w	r4, r4, #3
 80083fc:	42a0      	cmp	r0, r4
 80083fe:	d0e3      	beq.n	80083c8 <_malloc_r+0x64>
 8008400:	1a21      	subs	r1, r4, r0
 8008402:	4630      	mov	r0, r6
 8008404:	f000 f96c 	bl	80086e0 <_sbrk_r>
 8008408:	3001      	adds	r0, #1
 800840a:	d1dd      	bne.n	80083c8 <_malloc_r+0x64>
 800840c:	e7cf      	b.n	80083ae <_malloc_r+0x4a>
 800840e:	bf00      	nop
 8008410:	200006d8 	.word	0x200006d8
 8008414:	200006dc 	.word	0x200006dc

08008418 <__ssputs_r>:
 8008418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800841c:	688e      	ldr	r6, [r1, #8]
 800841e:	429e      	cmp	r6, r3
 8008420:	4682      	mov	sl, r0
 8008422:	460c      	mov	r4, r1
 8008424:	4690      	mov	r8, r2
 8008426:	461f      	mov	r7, r3
 8008428:	d838      	bhi.n	800849c <__ssputs_r+0x84>
 800842a:	898a      	ldrh	r2, [r1, #12]
 800842c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008430:	d032      	beq.n	8008498 <__ssputs_r+0x80>
 8008432:	6825      	ldr	r5, [r4, #0]
 8008434:	6909      	ldr	r1, [r1, #16]
 8008436:	eba5 0901 	sub.w	r9, r5, r1
 800843a:	6965      	ldr	r5, [r4, #20]
 800843c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008440:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008444:	3301      	adds	r3, #1
 8008446:	444b      	add	r3, r9
 8008448:	106d      	asrs	r5, r5, #1
 800844a:	429d      	cmp	r5, r3
 800844c:	bf38      	it	cc
 800844e:	461d      	movcc	r5, r3
 8008450:	0553      	lsls	r3, r2, #21
 8008452:	d531      	bpl.n	80084b8 <__ssputs_r+0xa0>
 8008454:	4629      	mov	r1, r5
 8008456:	f7ff ff85 	bl	8008364 <_malloc_r>
 800845a:	4606      	mov	r6, r0
 800845c:	b950      	cbnz	r0, 8008474 <__ssputs_r+0x5c>
 800845e:	230c      	movs	r3, #12
 8008460:	f8ca 3000 	str.w	r3, [sl]
 8008464:	89a3      	ldrh	r3, [r4, #12]
 8008466:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800846a:	81a3      	strh	r3, [r4, #12]
 800846c:	f04f 30ff 	mov.w	r0, #4294967295
 8008470:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008474:	6921      	ldr	r1, [r4, #16]
 8008476:	464a      	mov	r2, r9
 8008478:	f7ff fa4c 	bl	8007914 <memcpy>
 800847c:	89a3      	ldrh	r3, [r4, #12]
 800847e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008482:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008486:	81a3      	strh	r3, [r4, #12]
 8008488:	6126      	str	r6, [r4, #16]
 800848a:	6165      	str	r5, [r4, #20]
 800848c:	444e      	add	r6, r9
 800848e:	eba5 0509 	sub.w	r5, r5, r9
 8008492:	6026      	str	r6, [r4, #0]
 8008494:	60a5      	str	r5, [r4, #8]
 8008496:	463e      	mov	r6, r7
 8008498:	42be      	cmp	r6, r7
 800849a:	d900      	bls.n	800849e <__ssputs_r+0x86>
 800849c:	463e      	mov	r6, r7
 800849e:	4632      	mov	r2, r6
 80084a0:	6820      	ldr	r0, [r4, #0]
 80084a2:	4641      	mov	r1, r8
 80084a4:	f000 f97c 	bl	80087a0 <memmove>
 80084a8:	68a3      	ldr	r3, [r4, #8]
 80084aa:	6822      	ldr	r2, [r4, #0]
 80084ac:	1b9b      	subs	r3, r3, r6
 80084ae:	4432      	add	r2, r6
 80084b0:	60a3      	str	r3, [r4, #8]
 80084b2:	6022      	str	r2, [r4, #0]
 80084b4:	2000      	movs	r0, #0
 80084b6:	e7db      	b.n	8008470 <__ssputs_r+0x58>
 80084b8:	462a      	mov	r2, r5
 80084ba:	f000 f997 	bl	80087ec <_realloc_r>
 80084be:	4606      	mov	r6, r0
 80084c0:	2800      	cmp	r0, #0
 80084c2:	d1e1      	bne.n	8008488 <__ssputs_r+0x70>
 80084c4:	6921      	ldr	r1, [r4, #16]
 80084c6:	4650      	mov	r0, sl
 80084c8:	f7ff fefc 	bl	80082c4 <_free_r>
 80084cc:	e7c7      	b.n	800845e <__ssputs_r+0x46>
	...

080084d0 <_svfiprintf_r>:
 80084d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084d4:	4698      	mov	r8, r3
 80084d6:	898b      	ldrh	r3, [r1, #12]
 80084d8:	061b      	lsls	r3, r3, #24
 80084da:	b09d      	sub	sp, #116	; 0x74
 80084dc:	4607      	mov	r7, r0
 80084de:	460d      	mov	r5, r1
 80084e0:	4614      	mov	r4, r2
 80084e2:	d50e      	bpl.n	8008502 <_svfiprintf_r+0x32>
 80084e4:	690b      	ldr	r3, [r1, #16]
 80084e6:	b963      	cbnz	r3, 8008502 <_svfiprintf_r+0x32>
 80084e8:	2140      	movs	r1, #64	; 0x40
 80084ea:	f7ff ff3b 	bl	8008364 <_malloc_r>
 80084ee:	6028      	str	r0, [r5, #0]
 80084f0:	6128      	str	r0, [r5, #16]
 80084f2:	b920      	cbnz	r0, 80084fe <_svfiprintf_r+0x2e>
 80084f4:	230c      	movs	r3, #12
 80084f6:	603b      	str	r3, [r7, #0]
 80084f8:	f04f 30ff 	mov.w	r0, #4294967295
 80084fc:	e0d1      	b.n	80086a2 <_svfiprintf_r+0x1d2>
 80084fe:	2340      	movs	r3, #64	; 0x40
 8008500:	616b      	str	r3, [r5, #20]
 8008502:	2300      	movs	r3, #0
 8008504:	9309      	str	r3, [sp, #36]	; 0x24
 8008506:	2320      	movs	r3, #32
 8008508:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800850c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008510:	2330      	movs	r3, #48	; 0x30
 8008512:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80086bc <_svfiprintf_r+0x1ec>
 8008516:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800851a:	f04f 0901 	mov.w	r9, #1
 800851e:	4623      	mov	r3, r4
 8008520:	469a      	mov	sl, r3
 8008522:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008526:	b10a      	cbz	r2, 800852c <_svfiprintf_r+0x5c>
 8008528:	2a25      	cmp	r2, #37	; 0x25
 800852a:	d1f9      	bne.n	8008520 <_svfiprintf_r+0x50>
 800852c:	ebba 0b04 	subs.w	fp, sl, r4
 8008530:	d00b      	beq.n	800854a <_svfiprintf_r+0x7a>
 8008532:	465b      	mov	r3, fp
 8008534:	4622      	mov	r2, r4
 8008536:	4629      	mov	r1, r5
 8008538:	4638      	mov	r0, r7
 800853a:	f7ff ff6d 	bl	8008418 <__ssputs_r>
 800853e:	3001      	adds	r0, #1
 8008540:	f000 80aa 	beq.w	8008698 <_svfiprintf_r+0x1c8>
 8008544:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008546:	445a      	add	r2, fp
 8008548:	9209      	str	r2, [sp, #36]	; 0x24
 800854a:	f89a 3000 	ldrb.w	r3, [sl]
 800854e:	2b00      	cmp	r3, #0
 8008550:	f000 80a2 	beq.w	8008698 <_svfiprintf_r+0x1c8>
 8008554:	2300      	movs	r3, #0
 8008556:	f04f 32ff 	mov.w	r2, #4294967295
 800855a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800855e:	f10a 0a01 	add.w	sl, sl, #1
 8008562:	9304      	str	r3, [sp, #16]
 8008564:	9307      	str	r3, [sp, #28]
 8008566:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800856a:	931a      	str	r3, [sp, #104]	; 0x68
 800856c:	4654      	mov	r4, sl
 800856e:	2205      	movs	r2, #5
 8008570:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008574:	4851      	ldr	r0, [pc, #324]	; (80086bc <_svfiprintf_r+0x1ec>)
 8008576:	f7f7 fe3b 	bl	80001f0 <memchr>
 800857a:	9a04      	ldr	r2, [sp, #16]
 800857c:	b9d8      	cbnz	r0, 80085b6 <_svfiprintf_r+0xe6>
 800857e:	06d0      	lsls	r0, r2, #27
 8008580:	bf44      	itt	mi
 8008582:	2320      	movmi	r3, #32
 8008584:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008588:	0711      	lsls	r1, r2, #28
 800858a:	bf44      	itt	mi
 800858c:	232b      	movmi	r3, #43	; 0x2b
 800858e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008592:	f89a 3000 	ldrb.w	r3, [sl]
 8008596:	2b2a      	cmp	r3, #42	; 0x2a
 8008598:	d015      	beq.n	80085c6 <_svfiprintf_r+0xf6>
 800859a:	9a07      	ldr	r2, [sp, #28]
 800859c:	4654      	mov	r4, sl
 800859e:	2000      	movs	r0, #0
 80085a0:	f04f 0c0a 	mov.w	ip, #10
 80085a4:	4621      	mov	r1, r4
 80085a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085aa:	3b30      	subs	r3, #48	; 0x30
 80085ac:	2b09      	cmp	r3, #9
 80085ae:	d94e      	bls.n	800864e <_svfiprintf_r+0x17e>
 80085b0:	b1b0      	cbz	r0, 80085e0 <_svfiprintf_r+0x110>
 80085b2:	9207      	str	r2, [sp, #28]
 80085b4:	e014      	b.n	80085e0 <_svfiprintf_r+0x110>
 80085b6:	eba0 0308 	sub.w	r3, r0, r8
 80085ba:	fa09 f303 	lsl.w	r3, r9, r3
 80085be:	4313      	orrs	r3, r2
 80085c0:	9304      	str	r3, [sp, #16]
 80085c2:	46a2      	mov	sl, r4
 80085c4:	e7d2      	b.n	800856c <_svfiprintf_r+0x9c>
 80085c6:	9b03      	ldr	r3, [sp, #12]
 80085c8:	1d19      	adds	r1, r3, #4
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	9103      	str	r1, [sp, #12]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	bfbb      	ittet	lt
 80085d2:	425b      	neglt	r3, r3
 80085d4:	f042 0202 	orrlt.w	r2, r2, #2
 80085d8:	9307      	strge	r3, [sp, #28]
 80085da:	9307      	strlt	r3, [sp, #28]
 80085dc:	bfb8      	it	lt
 80085de:	9204      	strlt	r2, [sp, #16]
 80085e0:	7823      	ldrb	r3, [r4, #0]
 80085e2:	2b2e      	cmp	r3, #46	; 0x2e
 80085e4:	d10c      	bne.n	8008600 <_svfiprintf_r+0x130>
 80085e6:	7863      	ldrb	r3, [r4, #1]
 80085e8:	2b2a      	cmp	r3, #42	; 0x2a
 80085ea:	d135      	bne.n	8008658 <_svfiprintf_r+0x188>
 80085ec:	9b03      	ldr	r3, [sp, #12]
 80085ee:	1d1a      	adds	r2, r3, #4
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	9203      	str	r2, [sp, #12]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	bfb8      	it	lt
 80085f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80085fc:	3402      	adds	r4, #2
 80085fe:	9305      	str	r3, [sp, #20]
 8008600:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80086cc <_svfiprintf_r+0x1fc>
 8008604:	7821      	ldrb	r1, [r4, #0]
 8008606:	2203      	movs	r2, #3
 8008608:	4650      	mov	r0, sl
 800860a:	f7f7 fdf1 	bl	80001f0 <memchr>
 800860e:	b140      	cbz	r0, 8008622 <_svfiprintf_r+0x152>
 8008610:	2340      	movs	r3, #64	; 0x40
 8008612:	eba0 000a 	sub.w	r0, r0, sl
 8008616:	fa03 f000 	lsl.w	r0, r3, r0
 800861a:	9b04      	ldr	r3, [sp, #16]
 800861c:	4303      	orrs	r3, r0
 800861e:	3401      	adds	r4, #1
 8008620:	9304      	str	r3, [sp, #16]
 8008622:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008626:	4826      	ldr	r0, [pc, #152]	; (80086c0 <_svfiprintf_r+0x1f0>)
 8008628:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800862c:	2206      	movs	r2, #6
 800862e:	f7f7 fddf 	bl	80001f0 <memchr>
 8008632:	2800      	cmp	r0, #0
 8008634:	d038      	beq.n	80086a8 <_svfiprintf_r+0x1d8>
 8008636:	4b23      	ldr	r3, [pc, #140]	; (80086c4 <_svfiprintf_r+0x1f4>)
 8008638:	bb1b      	cbnz	r3, 8008682 <_svfiprintf_r+0x1b2>
 800863a:	9b03      	ldr	r3, [sp, #12]
 800863c:	3307      	adds	r3, #7
 800863e:	f023 0307 	bic.w	r3, r3, #7
 8008642:	3308      	adds	r3, #8
 8008644:	9303      	str	r3, [sp, #12]
 8008646:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008648:	4433      	add	r3, r6
 800864a:	9309      	str	r3, [sp, #36]	; 0x24
 800864c:	e767      	b.n	800851e <_svfiprintf_r+0x4e>
 800864e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008652:	460c      	mov	r4, r1
 8008654:	2001      	movs	r0, #1
 8008656:	e7a5      	b.n	80085a4 <_svfiprintf_r+0xd4>
 8008658:	2300      	movs	r3, #0
 800865a:	3401      	adds	r4, #1
 800865c:	9305      	str	r3, [sp, #20]
 800865e:	4619      	mov	r1, r3
 8008660:	f04f 0c0a 	mov.w	ip, #10
 8008664:	4620      	mov	r0, r4
 8008666:	f810 2b01 	ldrb.w	r2, [r0], #1
 800866a:	3a30      	subs	r2, #48	; 0x30
 800866c:	2a09      	cmp	r2, #9
 800866e:	d903      	bls.n	8008678 <_svfiprintf_r+0x1a8>
 8008670:	2b00      	cmp	r3, #0
 8008672:	d0c5      	beq.n	8008600 <_svfiprintf_r+0x130>
 8008674:	9105      	str	r1, [sp, #20]
 8008676:	e7c3      	b.n	8008600 <_svfiprintf_r+0x130>
 8008678:	fb0c 2101 	mla	r1, ip, r1, r2
 800867c:	4604      	mov	r4, r0
 800867e:	2301      	movs	r3, #1
 8008680:	e7f0      	b.n	8008664 <_svfiprintf_r+0x194>
 8008682:	ab03      	add	r3, sp, #12
 8008684:	9300      	str	r3, [sp, #0]
 8008686:	462a      	mov	r2, r5
 8008688:	4b0f      	ldr	r3, [pc, #60]	; (80086c8 <_svfiprintf_r+0x1f8>)
 800868a:	a904      	add	r1, sp, #16
 800868c:	4638      	mov	r0, r7
 800868e:	f7fc fa85 	bl	8004b9c <_printf_float>
 8008692:	1c42      	adds	r2, r0, #1
 8008694:	4606      	mov	r6, r0
 8008696:	d1d6      	bne.n	8008646 <_svfiprintf_r+0x176>
 8008698:	89ab      	ldrh	r3, [r5, #12]
 800869a:	065b      	lsls	r3, r3, #25
 800869c:	f53f af2c 	bmi.w	80084f8 <_svfiprintf_r+0x28>
 80086a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80086a2:	b01d      	add	sp, #116	; 0x74
 80086a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086a8:	ab03      	add	r3, sp, #12
 80086aa:	9300      	str	r3, [sp, #0]
 80086ac:	462a      	mov	r2, r5
 80086ae:	4b06      	ldr	r3, [pc, #24]	; (80086c8 <_svfiprintf_r+0x1f8>)
 80086b0:	a904      	add	r1, sp, #16
 80086b2:	4638      	mov	r0, r7
 80086b4:	f7fc fd16 	bl	80050e4 <_printf_i>
 80086b8:	e7eb      	b.n	8008692 <_svfiprintf_r+0x1c2>
 80086ba:	bf00      	nop
 80086bc:	0800a44c 	.word	0x0800a44c
 80086c0:	0800a456 	.word	0x0800a456
 80086c4:	08004b9d 	.word	0x08004b9d
 80086c8:	08008419 	.word	0x08008419
 80086cc:	0800a452 	.word	0x0800a452

080086d0 <nan>:
 80086d0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80086d8 <nan+0x8>
 80086d4:	4770      	bx	lr
 80086d6:	bf00      	nop
 80086d8:	00000000 	.word	0x00000000
 80086dc:	7ff80000 	.word	0x7ff80000

080086e0 <_sbrk_r>:
 80086e0:	b538      	push	{r3, r4, r5, lr}
 80086e2:	4d06      	ldr	r5, [pc, #24]	; (80086fc <_sbrk_r+0x1c>)
 80086e4:	2300      	movs	r3, #0
 80086e6:	4604      	mov	r4, r0
 80086e8:	4608      	mov	r0, r1
 80086ea:	602b      	str	r3, [r5, #0]
 80086ec:	f7f9 fb42 	bl	8001d74 <_sbrk>
 80086f0:	1c43      	adds	r3, r0, #1
 80086f2:	d102      	bne.n	80086fa <_sbrk_r+0x1a>
 80086f4:	682b      	ldr	r3, [r5, #0]
 80086f6:	b103      	cbz	r3, 80086fa <_sbrk_r+0x1a>
 80086f8:	6023      	str	r3, [r4, #0]
 80086fa:	bd38      	pop	{r3, r4, r5, pc}
 80086fc:	20000790 	.word	0x20000790

08008700 <strncmp>:
 8008700:	b510      	push	{r4, lr}
 8008702:	b16a      	cbz	r2, 8008720 <strncmp+0x20>
 8008704:	3901      	subs	r1, #1
 8008706:	1884      	adds	r4, r0, r2
 8008708:	f810 3b01 	ldrb.w	r3, [r0], #1
 800870c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008710:	4293      	cmp	r3, r2
 8008712:	d103      	bne.n	800871c <strncmp+0x1c>
 8008714:	42a0      	cmp	r0, r4
 8008716:	d001      	beq.n	800871c <strncmp+0x1c>
 8008718:	2b00      	cmp	r3, #0
 800871a:	d1f5      	bne.n	8008708 <strncmp+0x8>
 800871c:	1a98      	subs	r0, r3, r2
 800871e:	bd10      	pop	{r4, pc}
 8008720:	4610      	mov	r0, r2
 8008722:	e7fc      	b.n	800871e <strncmp+0x1e>

08008724 <__ascii_wctomb>:
 8008724:	b149      	cbz	r1, 800873a <__ascii_wctomb+0x16>
 8008726:	2aff      	cmp	r2, #255	; 0xff
 8008728:	bf85      	ittet	hi
 800872a:	238a      	movhi	r3, #138	; 0x8a
 800872c:	6003      	strhi	r3, [r0, #0]
 800872e:	700a      	strbls	r2, [r1, #0]
 8008730:	f04f 30ff 	movhi.w	r0, #4294967295
 8008734:	bf98      	it	ls
 8008736:	2001      	movls	r0, #1
 8008738:	4770      	bx	lr
 800873a:	4608      	mov	r0, r1
 800873c:	4770      	bx	lr
	...

08008740 <__assert_func>:
 8008740:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008742:	4614      	mov	r4, r2
 8008744:	461a      	mov	r2, r3
 8008746:	4b09      	ldr	r3, [pc, #36]	; (800876c <__assert_func+0x2c>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4605      	mov	r5, r0
 800874c:	68d8      	ldr	r0, [r3, #12]
 800874e:	b14c      	cbz	r4, 8008764 <__assert_func+0x24>
 8008750:	4b07      	ldr	r3, [pc, #28]	; (8008770 <__assert_func+0x30>)
 8008752:	9100      	str	r1, [sp, #0]
 8008754:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008758:	4906      	ldr	r1, [pc, #24]	; (8008774 <__assert_func+0x34>)
 800875a:	462b      	mov	r3, r5
 800875c:	f000 f80e 	bl	800877c <fiprintf>
 8008760:	f000 fa84 	bl	8008c6c <abort>
 8008764:	4b04      	ldr	r3, [pc, #16]	; (8008778 <__assert_func+0x38>)
 8008766:	461c      	mov	r4, r3
 8008768:	e7f3      	b.n	8008752 <__assert_func+0x12>
 800876a:	bf00      	nop
 800876c:	20000080 	.word	0x20000080
 8008770:	0800a45d 	.word	0x0800a45d
 8008774:	0800a46a 	.word	0x0800a46a
 8008778:	0800a498 	.word	0x0800a498

0800877c <fiprintf>:
 800877c:	b40e      	push	{r1, r2, r3}
 800877e:	b503      	push	{r0, r1, lr}
 8008780:	4601      	mov	r1, r0
 8008782:	ab03      	add	r3, sp, #12
 8008784:	4805      	ldr	r0, [pc, #20]	; (800879c <fiprintf+0x20>)
 8008786:	f853 2b04 	ldr.w	r2, [r3], #4
 800878a:	6800      	ldr	r0, [r0, #0]
 800878c:	9301      	str	r3, [sp, #4]
 800878e:	f000 f87d 	bl	800888c <_vfiprintf_r>
 8008792:	b002      	add	sp, #8
 8008794:	f85d eb04 	ldr.w	lr, [sp], #4
 8008798:	b003      	add	sp, #12
 800879a:	4770      	bx	lr
 800879c:	20000080 	.word	0x20000080

080087a0 <memmove>:
 80087a0:	4288      	cmp	r0, r1
 80087a2:	b510      	push	{r4, lr}
 80087a4:	eb01 0402 	add.w	r4, r1, r2
 80087a8:	d902      	bls.n	80087b0 <memmove+0x10>
 80087aa:	4284      	cmp	r4, r0
 80087ac:	4623      	mov	r3, r4
 80087ae:	d807      	bhi.n	80087c0 <memmove+0x20>
 80087b0:	1e43      	subs	r3, r0, #1
 80087b2:	42a1      	cmp	r1, r4
 80087b4:	d008      	beq.n	80087c8 <memmove+0x28>
 80087b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80087ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80087be:	e7f8      	b.n	80087b2 <memmove+0x12>
 80087c0:	4402      	add	r2, r0
 80087c2:	4601      	mov	r1, r0
 80087c4:	428a      	cmp	r2, r1
 80087c6:	d100      	bne.n	80087ca <memmove+0x2a>
 80087c8:	bd10      	pop	{r4, pc}
 80087ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80087ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80087d2:	e7f7      	b.n	80087c4 <memmove+0x24>

080087d4 <__malloc_lock>:
 80087d4:	4801      	ldr	r0, [pc, #4]	; (80087dc <__malloc_lock+0x8>)
 80087d6:	f000 bc09 	b.w	8008fec <__retarget_lock_acquire_recursive>
 80087da:	bf00      	nop
 80087dc:	20000798 	.word	0x20000798

080087e0 <__malloc_unlock>:
 80087e0:	4801      	ldr	r0, [pc, #4]	; (80087e8 <__malloc_unlock+0x8>)
 80087e2:	f000 bc04 	b.w	8008fee <__retarget_lock_release_recursive>
 80087e6:	bf00      	nop
 80087e8:	20000798 	.word	0x20000798

080087ec <_realloc_r>:
 80087ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ee:	4607      	mov	r7, r0
 80087f0:	4614      	mov	r4, r2
 80087f2:	460e      	mov	r6, r1
 80087f4:	b921      	cbnz	r1, 8008800 <_realloc_r+0x14>
 80087f6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80087fa:	4611      	mov	r1, r2
 80087fc:	f7ff bdb2 	b.w	8008364 <_malloc_r>
 8008800:	b922      	cbnz	r2, 800880c <_realloc_r+0x20>
 8008802:	f7ff fd5f 	bl	80082c4 <_free_r>
 8008806:	4625      	mov	r5, r4
 8008808:	4628      	mov	r0, r5
 800880a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800880c:	f000 fc54 	bl	80090b8 <_malloc_usable_size_r>
 8008810:	42a0      	cmp	r0, r4
 8008812:	d20f      	bcs.n	8008834 <_realloc_r+0x48>
 8008814:	4621      	mov	r1, r4
 8008816:	4638      	mov	r0, r7
 8008818:	f7ff fda4 	bl	8008364 <_malloc_r>
 800881c:	4605      	mov	r5, r0
 800881e:	2800      	cmp	r0, #0
 8008820:	d0f2      	beq.n	8008808 <_realloc_r+0x1c>
 8008822:	4631      	mov	r1, r6
 8008824:	4622      	mov	r2, r4
 8008826:	f7ff f875 	bl	8007914 <memcpy>
 800882a:	4631      	mov	r1, r6
 800882c:	4638      	mov	r0, r7
 800882e:	f7ff fd49 	bl	80082c4 <_free_r>
 8008832:	e7e9      	b.n	8008808 <_realloc_r+0x1c>
 8008834:	4635      	mov	r5, r6
 8008836:	e7e7      	b.n	8008808 <_realloc_r+0x1c>

08008838 <__sfputc_r>:
 8008838:	6893      	ldr	r3, [r2, #8]
 800883a:	3b01      	subs	r3, #1
 800883c:	2b00      	cmp	r3, #0
 800883e:	b410      	push	{r4}
 8008840:	6093      	str	r3, [r2, #8]
 8008842:	da08      	bge.n	8008856 <__sfputc_r+0x1e>
 8008844:	6994      	ldr	r4, [r2, #24]
 8008846:	42a3      	cmp	r3, r4
 8008848:	db01      	blt.n	800884e <__sfputc_r+0x16>
 800884a:	290a      	cmp	r1, #10
 800884c:	d103      	bne.n	8008856 <__sfputc_r+0x1e>
 800884e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008852:	f000 b94b 	b.w	8008aec <__swbuf_r>
 8008856:	6813      	ldr	r3, [r2, #0]
 8008858:	1c58      	adds	r0, r3, #1
 800885a:	6010      	str	r0, [r2, #0]
 800885c:	7019      	strb	r1, [r3, #0]
 800885e:	4608      	mov	r0, r1
 8008860:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008864:	4770      	bx	lr

08008866 <__sfputs_r>:
 8008866:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008868:	4606      	mov	r6, r0
 800886a:	460f      	mov	r7, r1
 800886c:	4614      	mov	r4, r2
 800886e:	18d5      	adds	r5, r2, r3
 8008870:	42ac      	cmp	r4, r5
 8008872:	d101      	bne.n	8008878 <__sfputs_r+0x12>
 8008874:	2000      	movs	r0, #0
 8008876:	e007      	b.n	8008888 <__sfputs_r+0x22>
 8008878:	f814 1b01 	ldrb.w	r1, [r4], #1
 800887c:	463a      	mov	r2, r7
 800887e:	4630      	mov	r0, r6
 8008880:	f7ff ffda 	bl	8008838 <__sfputc_r>
 8008884:	1c43      	adds	r3, r0, #1
 8008886:	d1f3      	bne.n	8008870 <__sfputs_r+0xa>
 8008888:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800888c <_vfiprintf_r>:
 800888c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008890:	460d      	mov	r5, r1
 8008892:	b09d      	sub	sp, #116	; 0x74
 8008894:	4614      	mov	r4, r2
 8008896:	4698      	mov	r8, r3
 8008898:	4606      	mov	r6, r0
 800889a:	b118      	cbz	r0, 80088a4 <_vfiprintf_r+0x18>
 800889c:	6983      	ldr	r3, [r0, #24]
 800889e:	b90b      	cbnz	r3, 80088a4 <_vfiprintf_r+0x18>
 80088a0:	f000 fb06 	bl	8008eb0 <__sinit>
 80088a4:	4b89      	ldr	r3, [pc, #548]	; (8008acc <_vfiprintf_r+0x240>)
 80088a6:	429d      	cmp	r5, r3
 80088a8:	d11b      	bne.n	80088e2 <_vfiprintf_r+0x56>
 80088aa:	6875      	ldr	r5, [r6, #4]
 80088ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80088ae:	07d9      	lsls	r1, r3, #31
 80088b0:	d405      	bmi.n	80088be <_vfiprintf_r+0x32>
 80088b2:	89ab      	ldrh	r3, [r5, #12]
 80088b4:	059a      	lsls	r2, r3, #22
 80088b6:	d402      	bmi.n	80088be <_vfiprintf_r+0x32>
 80088b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80088ba:	f000 fb97 	bl	8008fec <__retarget_lock_acquire_recursive>
 80088be:	89ab      	ldrh	r3, [r5, #12]
 80088c0:	071b      	lsls	r3, r3, #28
 80088c2:	d501      	bpl.n	80088c8 <_vfiprintf_r+0x3c>
 80088c4:	692b      	ldr	r3, [r5, #16]
 80088c6:	b9eb      	cbnz	r3, 8008904 <_vfiprintf_r+0x78>
 80088c8:	4629      	mov	r1, r5
 80088ca:	4630      	mov	r0, r6
 80088cc:	f000 f960 	bl	8008b90 <__swsetup_r>
 80088d0:	b1c0      	cbz	r0, 8008904 <_vfiprintf_r+0x78>
 80088d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80088d4:	07dc      	lsls	r4, r3, #31
 80088d6:	d50e      	bpl.n	80088f6 <_vfiprintf_r+0x6a>
 80088d8:	f04f 30ff 	mov.w	r0, #4294967295
 80088dc:	b01d      	add	sp, #116	; 0x74
 80088de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088e2:	4b7b      	ldr	r3, [pc, #492]	; (8008ad0 <_vfiprintf_r+0x244>)
 80088e4:	429d      	cmp	r5, r3
 80088e6:	d101      	bne.n	80088ec <_vfiprintf_r+0x60>
 80088e8:	68b5      	ldr	r5, [r6, #8]
 80088ea:	e7df      	b.n	80088ac <_vfiprintf_r+0x20>
 80088ec:	4b79      	ldr	r3, [pc, #484]	; (8008ad4 <_vfiprintf_r+0x248>)
 80088ee:	429d      	cmp	r5, r3
 80088f0:	bf08      	it	eq
 80088f2:	68f5      	ldreq	r5, [r6, #12]
 80088f4:	e7da      	b.n	80088ac <_vfiprintf_r+0x20>
 80088f6:	89ab      	ldrh	r3, [r5, #12]
 80088f8:	0598      	lsls	r0, r3, #22
 80088fa:	d4ed      	bmi.n	80088d8 <_vfiprintf_r+0x4c>
 80088fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80088fe:	f000 fb76 	bl	8008fee <__retarget_lock_release_recursive>
 8008902:	e7e9      	b.n	80088d8 <_vfiprintf_r+0x4c>
 8008904:	2300      	movs	r3, #0
 8008906:	9309      	str	r3, [sp, #36]	; 0x24
 8008908:	2320      	movs	r3, #32
 800890a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800890e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008912:	2330      	movs	r3, #48	; 0x30
 8008914:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008ad8 <_vfiprintf_r+0x24c>
 8008918:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800891c:	f04f 0901 	mov.w	r9, #1
 8008920:	4623      	mov	r3, r4
 8008922:	469a      	mov	sl, r3
 8008924:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008928:	b10a      	cbz	r2, 800892e <_vfiprintf_r+0xa2>
 800892a:	2a25      	cmp	r2, #37	; 0x25
 800892c:	d1f9      	bne.n	8008922 <_vfiprintf_r+0x96>
 800892e:	ebba 0b04 	subs.w	fp, sl, r4
 8008932:	d00b      	beq.n	800894c <_vfiprintf_r+0xc0>
 8008934:	465b      	mov	r3, fp
 8008936:	4622      	mov	r2, r4
 8008938:	4629      	mov	r1, r5
 800893a:	4630      	mov	r0, r6
 800893c:	f7ff ff93 	bl	8008866 <__sfputs_r>
 8008940:	3001      	adds	r0, #1
 8008942:	f000 80aa 	beq.w	8008a9a <_vfiprintf_r+0x20e>
 8008946:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008948:	445a      	add	r2, fp
 800894a:	9209      	str	r2, [sp, #36]	; 0x24
 800894c:	f89a 3000 	ldrb.w	r3, [sl]
 8008950:	2b00      	cmp	r3, #0
 8008952:	f000 80a2 	beq.w	8008a9a <_vfiprintf_r+0x20e>
 8008956:	2300      	movs	r3, #0
 8008958:	f04f 32ff 	mov.w	r2, #4294967295
 800895c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008960:	f10a 0a01 	add.w	sl, sl, #1
 8008964:	9304      	str	r3, [sp, #16]
 8008966:	9307      	str	r3, [sp, #28]
 8008968:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800896c:	931a      	str	r3, [sp, #104]	; 0x68
 800896e:	4654      	mov	r4, sl
 8008970:	2205      	movs	r2, #5
 8008972:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008976:	4858      	ldr	r0, [pc, #352]	; (8008ad8 <_vfiprintf_r+0x24c>)
 8008978:	f7f7 fc3a 	bl	80001f0 <memchr>
 800897c:	9a04      	ldr	r2, [sp, #16]
 800897e:	b9d8      	cbnz	r0, 80089b8 <_vfiprintf_r+0x12c>
 8008980:	06d1      	lsls	r1, r2, #27
 8008982:	bf44      	itt	mi
 8008984:	2320      	movmi	r3, #32
 8008986:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800898a:	0713      	lsls	r3, r2, #28
 800898c:	bf44      	itt	mi
 800898e:	232b      	movmi	r3, #43	; 0x2b
 8008990:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008994:	f89a 3000 	ldrb.w	r3, [sl]
 8008998:	2b2a      	cmp	r3, #42	; 0x2a
 800899a:	d015      	beq.n	80089c8 <_vfiprintf_r+0x13c>
 800899c:	9a07      	ldr	r2, [sp, #28]
 800899e:	4654      	mov	r4, sl
 80089a0:	2000      	movs	r0, #0
 80089a2:	f04f 0c0a 	mov.w	ip, #10
 80089a6:	4621      	mov	r1, r4
 80089a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089ac:	3b30      	subs	r3, #48	; 0x30
 80089ae:	2b09      	cmp	r3, #9
 80089b0:	d94e      	bls.n	8008a50 <_vfiprintf_r+0x1c4>
 80089b2:	b1b0      	cbz	r0, 80089e2 <_vfiprintf_r+0x156>
 80089b4:	9207      	str	r2, [sp, #28]
 80089b6:	e014      	b.n	80089e2 <_vfiprintf_r+0x156>
 80089b8:	eba0 0308 	sub.w	r3, r0, r8
 80089bc:	fa09 f303 	lsl.w	r3, r9, r3
 80089c0:	4313      	orrs	r3, r2
 80089c2:	9304      	str	r3, [sp, #16]
 80089c4:	46a2      	mov	sl, r4
 80089c6:	e7d2      	b.n	800896e <_vfiprintf_r+0xe2>
 80089c8:	9b03      	ldr	r3, [sp, #12]
 80089ca:	1d19      	adds	r1, r3, #4
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	9103      	str	r1, [sp, #12]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	bfbb      	ittet	lt
 80089d4:	425b      	neglt	r3, r3
 80089d6:	f042 0202 	orrlt.w	r2, r2, #2
 80089da:	9307      	strge	r3, [sp, #28]
 80089dc:	9307      	strlt	r3, [sp, #28]
 80089de:	bfb8      	it	lt
 80089e0:	9204      	strlt	r2, [sp, #16]
 80089e2:	7823      	ldrb	r3, [r4, #0]
 80089e4:	2b2e      	cmp	r3, #46	; 0x2e
 80089e6:	d10c      	bne.n	8008a02 <_vfiprintf_r+0x176>
 80089e8:	7863      	ldrb	r3, [r4, #1]
 80089ea:	2b2a      	cmp	r3, #42	; 0x2a
 80089ec:	d135      	bne.n	8008a5a <_vfiprintf_r+0x1ce>
 80089ee:	9b03      	ldr	r3, [sp, #12]
 80089f0:	1d1a      	adds	r2, r3, #4
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	9203      	str	r2, [sp, #12]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	bfb8      	it	lt
 80089fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80089fe:	3402      	adds	r4, #2
 8008a00:	9305      	str	r3, [sp, #20]
 8008a02:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008ae8 <_vfiprintf_r+0x25c>
 8008a06:	7821      	ldrb	r1, [r4, #0]
 8008a08:	2203      	movs	r2, #3
 8008a0a:	4650      	mov	r0, sl
 8008a0c:	f7f7 fbf0 	bl	80001f0 <memchr>
 8008a10:	b140      	cbz	r0, 8008a24 <_vfiprintf_r+0x198>
 8008a12:	2340      	movs	r3, #64	; 0x40
 8008a14:	eba0 000a 	sub.w	r0, r0, sl
 8008a18:	fa03 f000 	lsl.w	r0, r3, r0
 8008a1c:	9b04      	ldr	r3, [sp, #16]
 8008a1e:	4303      	orrs	r3, r0
 8008a20:	3401      	adds	r4, #1
 8008a22:	9304      	str	r3, [sp, #16]
 8008a24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a28:	482c      	ldr	r0, [pc, #176]	; (8008adc <_vfiprintf_r+0x250>)
 8008a2a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a2e:	2206      	movs	r2, #6
 8008a30:	f7f7 fbde 	bl	80001f0 <memchr>
 8008a34:	2800      	cmp	r0, #0
 8008a36:	d03f      	beq.n	8008ab8 <_vfiprintf_r+0x22c>
 8008a38:	4b29      	ldr	r3, [pc, #164]	; (8008ae0 <_vfiprintf_r+0x254>)
 8008a3a:	bb1b      	cbnz	r3, 8008a84 <_vfiprintf_r+0x1f8>
 8008a3c:	9b03      	ldr	r3, [sp, #12]
 8008a3e:	3307      	adds	r3, #7
 8008a40:	f023 0307 	bic.w	r3, r3, #7
 8008a44:	3308      	adds	r3, #8
 8008a46:	9303      	str	r3, [sp, #12]
 8008a48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a4a:	443b      	add	r3, r7
 8008a4c:	9309      	str	r3, [sp, #36]	; 0x24
 8008a4e:	e767      	b.n	8008920 <_vfiprintf_r+0x94>
 8008a50:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a54:	460c      	mov	r4, r1
 8008a56:	2001      	movs	r0, #1
 8008a58:	e7a5      	b.n	80089a6 <_vfiprintf_r+0x11a>
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	3401      	adds	r4, #1
 8008a5e:	9305      	str	r3, [sp, #20]
 8008a60:	4619      	mov	r1, r3
 8008a62:	f04f 0c0a 	mov.w	ip, #10
 8008a66:	4620      	mov	r0, r4
 8008a68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a6c:	3a30      	subs	r2, #48	; 0x30
 8008a6e:	2a09      	cmp	r2, #9
 8008a70:	d903      	bls.n	8008a7a <_vfiprintf_r+0x1ee>
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d0c5      	beq.n	8008a02 <_vfiprintf_r+0x176>
 8008a76:	9105      	str	r1, [sp, #20]
 8008a78:	e7c3      	b.n	8008a02 <_vfiprintf_r+0x176>
 8008a7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a7e:	4604      	mov	r4, r0
 8008a80:	2301      	movs	r3, #1
 8008a82:	e7f0      	b.n	8008a66 <_vfiprintf_r+0x1da>
 8008a84:	ab03      	add	r3, sp, #12
 8008a86:	9300      	str	r3, [sp, #0]
 8008a88:	462a      	mov	r2, r5
 8008a8a:	4b16      	ldr	r3, [pc, #88]	; (8008ae4 <_vfiprintf_r+0x258>)
 8008a8c:	a904      	add	r1, sp, #16
 8008a8e:	4630      	mov	r0, r6
 8008a90:	f7fc f884 	bl	8004b9c <_printf_float>
 8008a94:	4607      	mov	r7, r0
 8008a96:	1c78      	adds	r0, r7, #1
 8008a98:	d1d6      	bne.n	8008a48 <_vfiprintf_r+0x1bc>
 8008a9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a9c:	07d9      	lsls	r1, r3, #31
 8008a9e:	d405      	bmi.n	8008aac <_vfiprintf_r+0x220>
 8008aa0:	89ab      	ldrh	r3, [r5, #12]
 8008aa2:	059a      	lsls	r2, r3, #22
 8008aa4:	d402      	bmi.n	8008aac <_vfiprintf_r+0x220>
 8008aa6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008aa8:	f000 faa1 	bl	8008fee <__retarget_lock_release_recursive>
 8008aac:	89ab      	ldrh	r3, [r5, #12]
 8008aae:	065b      	lsls	r3, r3, #25
 8008ab0:	f53f af12 	bmi.w	80088d8 <_vfiprintf_r+0x4c>
 8008ab4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008ab6:	e711      	b.n	80088dc <_vfiprintf_r+0x50>
 8008ab8:	ab03      	add	r3, sp, #12
 8008aba:	9300      	str	r3, [sp, #0]
 8008abc:	462a      	mov	r2, r5
 8008abe:	4b09      	ldr	r3, [pc, #36]	; (8008ae4 <_vfiprintf_r+0x258>)
 8008ac0:	a904      	add	r1, sp, #16
 8008ac2:	4630      	mov	r0, r6
 8008ac4:	f7fc fb0e 	bl	80050e4 <_printf_i>
 8008ac8:	e7e4      	b.n	8008a94 <_vfiprintf_r+0x208>
 8008aca:	bf00      	nop
 8008acc:	0800a4bc 	.word	0x0800a4bc
 8008ad0:	0800a4dc 	.word	0x0800a4dc
 8008ad4:	0800a49c 	.word	0x0800a49c
 8008ad8:	0800a44c 	.word	0x0800a44c
 8008adc:	0800a456 	.word	0x0800a456
 8008ae0:	08004b9d 	.word	0x08004b9d
 8008ae4:	08008867 	.word	0x08008867
 8008ae8:	0800a452 	.word	0x0800a452

08008aec <__swbuf_r>:
 8008aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aee:	460e      	mov	r6, r1
 8008af0:	4614      	mov	r4, r2
 8008af2:	4605      	mov	r5, r0
 8008af4:	b118      	cbz	r0, 8008afe <__swbuf_r+0x12>
 8008af6:	6983      	ldr	r3, [r0, #24]
 8008af8:	b90b      	cbnz	r3, 8008afe <__swbuf_r+0x12>
 8008afa:	f000 f9d9 	bl	8008eb0 <__sinit>
 8008afe:	4b21      	ldr	r3, [pc, #132]	; (8008b84 <__swbuf_r+0x98>)
 8008b00:	429c      	cmp	r4, r3
 8008b02:	d12b      	bne.n	8008b5c <__swbuf_r+0x70>
 8008b04:	686c      	ldr	r4, [r5, #4]
 8008b06:	69a3      	ldr	r3, [r4, #24]
 8008b08:	60a3      	str	r3, [r4, #8]
 8008b0a:	89a3      	ldrh	r3, [r4, #12]
 8008b0c:	071a      	lsls	r2, r3, #28
 8008b0e:	d52f      	bpl.n	8008b70 <__swbuf_r+0x84>
 8008b10:	6923      	ldr	r3, [r4, #16]
 8008b12:	b36b      	cbz	r3, 8008b70 <__swbuf_r+0x84>
 8008b14:	6923      	ldr	r3, [r4, #16]
 8008b16:	6820      	ldr	r0, [r4, #0]
 8008b18:	1ac0      	subs	r0, r0, r3
 8008b1a:	6963      	ldr	r3, [r4, #20]
 8008b1c:	b2f6      	uxtb	r6, r6
 8008b1e:	4283      	cmp	r3, r0
 8008b20:	4637      	mov	r7, r6
 8008b22:	dc04      	bgt.n	8008b2e <__swbuf_r+0x42>
 8008b24:	4621      	mov	r1, r4
 8008b26:	4628      	mov	r0, r5
 8008b28:	f000 f92e 	bl	8008d88 <_fflush_r>
 8008b2c:	bb30      	cbnz	r0, 8008b7c <__swbuf_r+0x90>
 8008b2e:	68a3      	ldr	r3, [r4, #8]
 8008b30:	3b01      	subs	r3, #1
 8008b32:	60a3      	str	r3, [r4, #8]
 8008b34:	6823      	ldr	r3, [r4, #0]
 8008b36:	1c5a      	adds	r2, r3, #1
 8008b38:	6022      	str	r2, [r4, #0]
 8008b3a:	701e      	strb	r6, [r3, #0]
 8008b3c:	6963      	ldr	r3, [r4, #20]
 8008b3e:	3001      	adds	r0, #1
 8008b40:	4283      	cmp	r3, r0
 8008b42:	d004      	beq.n	8008b4e <__swbuf_r+0x62>
 8008b44:	89a3      	ldrh	r3, [r4, #12]
 8008b46:	07db      	lsls	r3, r3, #31
 8008b48:	d506      	bpl.n	8008b58 <__swbuf_r+0x6c>
 8008b4a:	2e0a      	cmp	r6, #10
 8008b4c:	d104      	bne.n	8008b58 <__swbuf_r+0x6c>
 8008b4e:	4621      	mov	r1, r4
 8008b50:	4628      	mov	r0, r5
 8008b52:	f000 f919 	bl	8008d88 <_fflush_r>
 8008b56:	b988      	cbnz	r0, 8008b7c <__swbuf_r+0x90>
 8008b58:	4638      	mov	r0, r7
 8008b5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b5c:	4b0a      	ldr	r3, [pc, #40]	; (8008b88 <__swbuf_r+0x9c>)
 8008b5e:	429c      	cmp	r4, r3
 8008b60:	d101      	bne.n	8008b66 <__swbuf_r+0x7a>
 8008b62:	68ac      	ldr	r4, [r5, #8]
 8008b64:	e7cf      	b.n	8008b06 <__swbuf_r+0x1a>
 8008b66:	4b09      	ldr	r3, [pc, #36]	; (8008b8c <__swbuf_r+0xa0>)
 8008b68:	429c      	cmp	r4, r3
 8008b6a:	bf08      	it	eq
 8008b6c:	68ec      	ldreq	r4, [r5, #12]
 8008b6e:	e7ca      	b.n	8008b06 <__swbuf_r+0x1a>
 8008b70:	4621      	mov	r1, r4
 8008b72:	4628      	mov	r0, r5
 8008b74:	f000 f80c 	bl	8008b90 <__swsetup_r>
 8008b78:	2800      	cmp	r0, #0
 8008b7a:	d0cb      	beq.n	8008b14 <__swbuf_r+0x28>
 8008b7c:	f04f 37ff 	mov.w	r7, #4294967295
 8008b80:	e7ea      	b.n	8008b58 <__swbuf_r+0x6c>
 8008b82:	bf00      	nop
 8008b84:	0800a4bc 	.word	0x0800a4bc
 8008b88:	0800a4dc 	.word	0x0800a4dc
 8008b8c:	0800a49c 	.word	0x0800a49c

08008b90 <__swsetup_r>:
 8008b90:	4b32      	ldr	r3, [pc, #200]	; (8008c5c <__swsetup_r+0xcc>)
 8008b92:	b570      	push	{r4, r5, r6, lr}
 8008b94:	681d      	ldr	r5, [r3, #0]
 8008b96:	4606      	mov	r6, r0
 8008b98:	460c      	mov	r4, r1
 8008b9a:	b125      	cbz	r5, 8008ba6 <__swsetup_r+0x16>
 8008b9c:	69ab      	ldr	r3, [r5, #24]
 8008b9e:	b913      	cbnz	r3, 8008ba6 <__swsetup_r+0x16>
 8008ba0:	4628      	mov	r0, r5
 8008ba2:	f000 f985 	bl	8008eb0 <__sinit>
 8008ba6:	4b2e      	ldr	r3, [pc, #184]	; (8008c60 <__swsetup_r+0xd0>)
 8008ba8:	429c      	cmp	r4, r3
 8008baa:	d10f      	bne.n	8008bcc <__swsetup_r+0x3c>
 8008bac:	686c      	ldr	r4, [r5, #4]
 8008bae:	89a3      	ldrh	r3, [r4, #12]
 8008bb0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008bb4:	0719      	lsls	r1, r3, #28
 8008bb6:	d42c      	bmi.n	8008c12 <__swsetup_r+0x82>
 8008bb8:	06dd      	lsls	r5, r3, #27
 8008bba:	d411      	bmi.n	8008be0 <__swsetup_r+0x50>
 8008bbc:	2309      	movs	r3, #9
 8008bbe:	6033      	str	r3, [r6, #0]
 8008bc0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008bc4:	81a3      	strh	r3, [r4, #12]
 8008bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8008bca:	e03e      	b.n	8008c4a <__swsetup_r+0xba>
 8008bcc:	4b25      	ldr	r3, [pc, #148]	; (8008c64 <__swsetup_r+0xd4>)
 8008bce:	429c      	cmp	r4, r3
 8008bd0:	d101      	bne.n	8008bd6 <__swsetup_r+0x46>
 8008bd2:	68ac      	ldr	r4, [r5, #8]
 8008bd4:	e7eb      	b.n	8008bae <__swsetup_r+0x1e>
 8008bd6:	4b24      	ldr	r3, [pc, #144]	; (8008c68 <__swsetup_r+0xd8>)
 8008bd8:	429c      	cmp	r4, r3
 8008bda:	bf08      	it	eq
 8008bdc:	68ec      	ldreq	r4, [r5, #12]
 8008bde:	e7e6      	b.n	8008bae <__swsetup_r+0x1e>
 8008be0:	0758      	lsls	r0, r3, #29
 8008be2:	d512      	bpl.n	8008c0a <__swsetup_r+0x7a>
 8008be4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008be6:	b141      	cbz	r1, 8008bfa <__swsetup_r+0x6a>
 8008be8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008bec:	4299      	cmp	r1, r3
 8008bee:	d002      	beq.n	8008bf6 <__swsetup_r+0x66>
 8008bf0:	4630      	mov	r0, r6
 8008bf2:	f7ff fb67 	bl	80082c4 <_free_r>
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	6363      	str	r3, [r4, #52]	; 0x34
 8008bfa:	89a3      	ldrh	r3, [r4, #12]
 8008bfc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008c00:	81a3      	strh	r3, [r4, #12]
 8008c02:	2300      	movs	r3, #0
 8008c04:	6063      	str	r3, [r4, #4]
 8008c06:	6923      	ldr	r3, [r4, #16]
 8008c08:	6023      	str	r3, [r4, #0]
 8008c0a:	89a3      	ldrh	r3, [r4, #12]
 8008c0c:	f043 0308 	orr.w	r3, r3, #8
 8008c10:	81a3      	strh	r3, [r4, #12]
 8008c12:	6923      	ldr	r3, [r4, #16]
 8008c14:	b94b      	cbnz	r3, 8008c2a <__swsetup_r+0x9a>
 8008c16:	89a3      	ldrh	r3, [r4, #12]
 8008c18:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008c1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c20:	d003      	beq.n	8008c2a <__swsetup_r+0x9a>
 8008c22:	4621      	mov	r1, r4
 8008c24:	4630      	mov	r0, r6
 8008c26:	f000 fa07 	bl	8009038 <__smakebuf_r>
 8008c2a:	89a0      	ldrh	r0, [r4, #12]
 8008c2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c30:	f010 0301 	ands.w	r3, r0, #1
 8008c34:	d00a      	beq.n	8008c4c <__swsetup_r+0xbc>
 8008c36:	2300      	movs	r3, #0
 8008c38:	60a3      	str	r3, [r4, #8]
 8008c3a:	6963      	ldr	r3, [r4, #20]
 8008c3c:	425b      	negs	r3, r3
 8008c3e:	61a3      	str	r3, [r4, #24]
 8008c40:	6923      	ldr	r3, [r4, #16]
 8008c42:	b943      	cbnz	r3, 8008c56 <__swsetup_r+0xc6>
 8008c44:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008c48:	d1ba      	bne.n	8008bc0 <__swsetup_r+0x30>
 8008c4a:	bd70      	pop	{r4, r5, r6, pc}
 8008c4c:	0781      	lsls	r1, r0, #30
 8008c4e:	bf58      	it	pl
 8008c50:	6963      	ldrpl	r3, [r4, #20]
 8008c52:	60a3      	str	r3, [r4, #8]
 8008c54:	e7f4      	b.n	8008c40 <__swsetup_r+0xb0>
 8008c56:	2000      	movs	r0, #0
 8008c58:	e7f7      	b.n	8008c4a <__swsetup_r+0xba>
 8008c5a:	bf00      	nop
 8008c5c:	20000080 	.word	0x20000080
 8008c60:	0800a4bc 	.word	0x0800a4bc
 8008c64:	0800a4dc 	.word	0x0800a4dc
 8008c68:	0800a49c 	.word	0x0800a49c

08008c6c <abort>:
 8008c6c:	b508      	push	{r3, lr}
 8008c6e:	2006      	movs	r0, #6
 8008c70:	f000 fa52 	bl	8009118 <raise>
 8008c74:	2001      	movs	r0, #1
 8008c76:	f7f9 f805 	bl	8001c84 <_exit>
	...

08008c7c <__sflush_r>:
 8008c7c:	898a      	ldrh	r2, [r1, #12]
 8008c7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c82:	4605      	mov	r5, r0
 8008c84:	0710      	lsls	r0, r2, #28
 8008c86:	460c      	mov	r4, r1
 8008c88:	d458      	bmi.n	8008d3c <__sflush_r+0xc0>
 8008c8a:	684b      	ldr	r3, [r1, #4]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	dc05      	bgt.n	8008c9c <__sflush_r+0x20>
 8008c90:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	dc02      	bgt.n	8008c9c <__sflush_r+0x20>
 8008c96:	2000      	movs	r0, #0
 8008c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008c9e:	2e00      	cmp	r6, #0
 8008ca0:	d0f9      	beq.n	8008c96 <__sflush_r+0x1a>
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008ca8:	682f      	ldr	r7, [r5, #0]
 8008caa:	602b      	str	r3, [r5, #0]
 8008cac:	d032      	beq.n	8008d14 <__sflush_r+0x98>
 8008cae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008cb0:	89a3      	ldrh	r3, [r4, #12]
 8008cb2:	075a      	lsls	r2, r3, #29
 8008cb4:	d505      	bpl.n	8008cc2 <__sflush_r+0x46>
 8008cb6:	6863      	ldr	r3, [r4, #4]
 8008cb8:	1ac0      	subs	r0, r0, r3
 8008cba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008cbc:	b10b      	cbz	r3, 8008cc2 <__sflush_r+0x46>
 8008cbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008cc0:	1ac0      	subs	r0, r0, r3
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	4602      	mov	r2, r0
 8008cc6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008cc8:	6a21      	ldr	r1, [r4, #32]
 8008cca:	4628      	mov	r0, r5
 8008ccc:	47b0      	blx	r6
 8008cce:	1c43      	adds	r3, r0, #1
 8008cd0:	89a3      	ldrh	r3, [r4, #12]
 8008cd2:	d106      	bne.n	8008ce2 <__sflush_r+0x66>
 8008cd4:	6829      	ldr	r1, [r5, #0]
 8008cd6:	291d      	cmp	r1, #29
 8008cd8:	d82c      	bhi.n	8008d34 <__sflush_r+0xb8>
 8008cda:	4a2a      	ldr	r2, [pc, #168]	; (8008d84 <__sflush_r+0x108>)
 8008cdc:	40ca      	lsrs	r2, r1
 8008cde:	07d6      	lsls	r6, r2, #31
 8008ce0:	d528      	bpl.n	8008d34 <__sflush_r+0xb8>
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	6062      	str	r2, [r4, #4]
 8008ce6:	04d9      	lsls	r1, r3, #19
 8008ce8:	6922      	ldr	r2, [r4, #16]
 8008cea:	6022      	str	r2, [r4, #0]
 8008cec:	d504      	bpl.n	8008cf8 <__sflush_r+0x7c>
 8008cee:	1c42      	adds	r2, r0, #1
 8008cf0:	d101      	bne.n	8008cf6 <__sflush_r+0x7a>
 8008cf2:	682b      	ldr	r3, [r5, #0]
 8008cf4:	b903      	cbnz	r3, 8008cf8 <__sflush_r+0x7c>
 8008cf6:	6560      	str	r0, [r4, #84]	; 0x54
 8008cf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008cfa:	602f      	str	r7, [r5, #0]
 8008cfc:	2900      	cmp	r1, #0
 8008cfe:	d0ca      	beq.n	8008c96 <__sflush_r+0x1a>
 8008d00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d04:	4299      	cmp	r1, r3
 8008d06:	d002      	beq.n	8008d0e <__sflush_r+0x92>
 8008d08:	4628      	mov	r0, r5
 8008d0a:	f7ff fadb 	bl	80082c4 <_free_r>
 8008d0e:	2000      	movs	r0, #0
 8008d10:	6360      	str	r0, [r4, #52]	; 0x34
 8008d12:	e7c1      	b.n	8008c98 <__sflush_r+0x1c>
 8008d14:	6a21      	ldr	r1, [r4, #32]
 8008d16:	2301      	movs	r3, #1
 8008d18:	4628      	mov	r0, r5
 8008d1a:	47b0      	blx	r6
 8008d1c:	1c41      	adds	r1, r0, #1
 8008d1e:	d1c7      	bne.n	8008cb0 <__sflush_r+0x34>
 8008d20:	682b      	ldr	r3, [r5, #0]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d0c4      	beq.n	8008cb0 <__sflush_r+0x34>
 8008d26:	2b1d      	cmp	r3, #29
 8008d28:	d001      	beq.n	8008d2e <__sflush_r+0xb2>
 8008d2a:	2b16      	cmp	r3, #22
 8008d2c:	d101      	bne.n	8008d32 <__sflush_r+0xb6>
 8008d2e:	602f      	str	r7, [r5, #0]
 8008d30:	e7b1      	b.n	8008c96 <__sflush_r+0x1a>
 8008d32:	89a3      	ldrh	r3, [r4, #12]
 8008d34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d38:	81a3      	strh	r3, [r4, #12]
 8008d3a:	e7ad      	b.n	8008c98 <__sflush_r+0x1c>
 8008d3c:	690f      	ldr	r7, [r1, #16]
 8008d3e:	2f00      	cmp	r7, #0
 8008d40:	d0a9      	beq.n	8008c96 <__sflush_r+0x1a>
 8008d42:	0793      	lsls	r3, r2, #30
 8008d44:	680e      	ldr	r6, [r1, #0]
 8008d46:	bf08      	it	eq
 8008d48:	694b      	ldreq	r3, [r1, #20]
 8008d4a:	600f      	str	r7, [r1, #0]
 8008d4c:	bf18      	it	ne
 8008d4e:	2300      	movne	r3, #0
 8008d50:	eba6 0807 	sub.w	r8, r6, r7
 8008d54:	608b      	str	r3, [r1, #8]
 8008d56:	f1b8 0f00 	cmp.w	r8, #0
 8008d5a:	dd9c      	ble.n	8008c96 <__sflush_r+0x1a>
 8008d5c:	6a21      	ldr	r1, [r4, #32]
 8008d5e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008d60:	4643      	mov	r3, r8
 8008d62:	463a      	mov	r2, r7
 8008d64:	4628      	mov	r0, r5
 8008d66:	47b0      	blx	r6
 8008d68:	2800      	cmp	r0, #0
 8008d6a:	dc06      	bgt.n	8008d7a <__sflush_r+0xfe>
 8008d6c:	89a3      	ldrh	r3, [r4, #12]
 8008d6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d72:	81a3      	strh	r3, [r4, #12]
 8008d74:	f04f 30ff 	mov.w	r0, #4294967295
 8008d78:	e78e      	b.n	8008c98 <__sflush_r+0x1c>
 8008d7a:	4407      	add	r7, r0
 8008d7c:	eba8 0800 	sub.w	r8, r8, r0
 8008d80:	e7e9      	b.n	8008d56 <__sflush_r+0xda>
 8008d82:	bf00      	nop
 8008d84:	20400001 	.word	0x20400001

08008d88 <_fflush_r>:
 8008d88:	b538      	push	{r3, r4, r5, lr}
 8008d8a:	690b      	ldr	r3, [r1, #16]
 8008d8c:	4605      	mov	r5, r0
 8008d8e:	460c      	mov	r4, r1
 8008d90:	b913      	cbnz	r3, 8008d98 <_fflush_r+0x10>
 8008d92:	2500      	movs	r5, #0
 8008d94:	4628      	mov	r0, r5
 8008d96:	bd38      	pop	{r3, r4, r5, pc}
 8008d98:	b118      	cbz	r0, 8008da2 <_fflush_r+0x1a>
 8008d9a:	6983      	ldr	r3, [r0, #24]
 8008d9c:	b90b      	cbnz	r3, 8008da2 <_fflush_r+0x1a>
 8008d9e:	f000 f887 	bl	8008eb0 <__sinit>
 8008da2:	4b14      	ldr	r3, [pc, #80]	; (8008df4 <_fflush_r+0x6c>)
 8008da4:	429c      	cmp	r4, r3
 8008da6:	d11b      	bne.n	8008de0 <_fflush_r+0x58>
 8008da8:	686c      	ldr	r4, [r5, #4]
 8008daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d0ef      	beq.n	8008d92 <_fflush_r+0xa>
 8008db2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008db4:	07d0      	lsls	r0, r2, #31
 8008db6:	d404      	bmi.n	8008dc2 <_fflush_r+0x3a>
 8008db8:	0599      	lsls	r1, r3, #22
 8008dba:	d402      	bmi.n	8008dc2 <_fflush_r+0x3a>
 8008dbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008dbe:	f000 f915 	bl	8008fec <__retarget_lock_acquire_recursive>
 8008dc2:	4628      	mov	r0, r5
 8008dc4:	4621      	mov	r1, r4
 8008dc6:	f7ff ff59 	bl	8008c7c <__sflush_r>
 8008dca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008dcc:	07da      	lsls	r2, r3, #31
 8008dce:	4605      	mov	r5, r0
 8008dd0:	d4e0      	bmi.n	8008d94 <_fflush_r+0xc>
 8008dd2:	89a3      	ldrh	r3, [r4, #12]
 8008dd4:	059b      	lsls	r3, r3, #22
 8008dd6:	d4dd      	bmi.n	8008d94 <_fflush_r+0xc>
 8008dd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008dda:	f000 f908 	bl	8008fee <__retarget_lock_release_recursive>
 8008dde:	e7d9      	b.n	8008d94 <_fflush_r+0xc>
 8008de0:	4b05      	ldr	r3, [pc, #20]	; (8008df8 <_fflush_r+0x70>)
 8008de2:	429c      	cmp	r4, r3
 8008de4:	d101      	bne.n	8008dea <_fflush_r+0x62>
 8008de6:	68ac      	ldr	r4, [r5, #8]
 8008de8:	e7df      	b.n	8008daa <_fflush_r+0x22>
 8008dea:	4b04      	ldr	r3, [pc, #16]	; (8008dfc <_fflush_r+0x74>)
 8008dec:	429c      	cmp	r4, r3
 8008dee:	bf08      	it	eq
 8008df0:	68ec      	ldreq	r4, [r5, #12]
 8008df2:	e7da      	b.n	8008daa <_fflush_r+0x22>
 8008df4:	0800a4bc 	.word	0x0800a4bc
 8008df8:	0800a4dc 	.word	0x0800a4dc
 8008dfc:	0800a49c 	.word	0x0800a49c

08008e00 <std>:
 8008e00:	2300      	movs	r3, #0
 8008e02:	b510      	push	{r4, lr}
 8008e04:	4604      	mov	r4, r0
 8008e06:	e9c0 3300 	strd	r3, r3, [r0]
 8008e0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008e0e:	6083      	str	r3, [r0, #8]
 8008e10:	8181      	strh	r1, [r0, #12]
 8008e12:	6643      	str	r3, [r0, #100]	; 0x64
 8008e14:	81c2      	strh	r2, [r0, #14]
 8008e16:	6183      	str	r3, [r0, #24]
 8008e18:	4619      	mov	r1, r3
 8008e1a:	2208      	movs	r2, #8
 8008e1c:	305c      	adds	r0, #92	; 0x5c
 8008e1e:	f7fb fe15 	bl	8004a4c <memset>
 8008e22:	4b05      	ldr	r3, [pc, #20]	; (8008e38 <std+0x38>)
 8008e24:	6263      	str	r3, [r4, #36]	; 0x24
 8008e26:	4b05      	ldr	r3, [pc, #20]	; (8008e3c <std+0x3c>)
 8008e28:	62a3      	str	r3, [r4, #40]	; 0x28
 8008e2a:	4b05      	ldr	r3, [pc, #20]	; (8008e40 <std+0x40>)
 8008e2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008e2e:	4b05      	ldr	r3, [pc, #20]	; (8008e44 <std+0x44>)
 8008e30:	6224      	str	r4, [r4, #32]
 8008e32:	6323      	str	r3, [r4, #48]	; 0x30
 8008e34:	bd10      	pop	{r4, pc}
 8008e36:	bf00      	nop
 8008e38:	08009151 	.word	0x08009151
 8008e3c:	08009173 	.word	0x08009173
 8008e40:	080091ab 	.word	0x080091ab
 8008e44:	080091cf 	.word	0x080091cf

08008e48 <_cleanup_r>:
 8008e48:	4901      	ldr	r1, [pc, #4]	; (8008e50 <_cleanup_r+0x8>)
 8008e4a:	f000 b8af 	b.w	8008fac <_fwalk_reent>
 8008e4e:	bf00      	nop
 8008e50:	08008d89 	.word	0x08008d89

08008e54 <__sfmoreglue>:
 8008e54:	b570      	push	{r4, r5, r6, lr}
 8008e56:	1e4a      	subs	r2, r1, #1
 8008e58:	2568      	movs	r5, #104	; 0x68
 8008e5a:	4355      	muls	r5, r2
 8008e5c:	460e      	mov	r6, r1
 8008e5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008e62:	f7ff fa7f 	bl	8008364 <_malloc_r>
 8008e66:	4604      	mov	r4, r0
 8008e68:	b140      	cbz	r0, 8008e7c <__sfmoreglue+0x28>
 8008e6a:	2100      	movs	r1, #0
 8008e6c:	e9c0 1600 	strd	r1, r6, [r0]
 8008e70:	300c      	adds	r0, #12
 8008e72:	60a0      	str	r0, [r4, #8]
 8008e74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008e78:	f7fb fde8 	bl	8004a4c <memset>
 8008e7c:	4620      	mov	r0, r4
 8008e7e:	bd70      	pop	{r4, r5, r6, pc}

08008e80 <__sfp_lock_acquire>:
 8008e80:	4801      	ldr	r0, [pc, #4]	; (8008e88 <__sfp_lock_acquire+0x8>)
 8008e82:	f000 b8b3 	b.w	8008fec <__retarget_lock_acquire_recursive>
 8008e86:	bf00      	nop
 8008e88:	2000079c 	.word	0x2000079c

08008e8c <__sfp_lock_release>:
 8008e8c:	4801      	ldr	r0, [pc, #4]	; (8008e94 <__sfp_lock_release+0x8>)
 8008e8e:	f000 b8ae 	b.w	8008fee <__retarget_lock_release_recursive>
 8008e92:	bf00      	nop
 8008e94:	2000079c 	.word	0x2000079c

08008e98 <__sinit_lock_acquire>:
 8008e98:	4801      	ldr	r0, [pc, #4]	; (8008ea0 <__sinit_lock_acquire+0x8>)
 8008e9a:	f000 b8a7 	b.w	8008fec <__retarget_lock_acquire_recursive>
 8008e9e:	bf00      	nop
 8008ea0:	20000797 	.word	0x20000797

08008ea4 <__sinit_lock_release>:
 8008ea4:	4801      	ldr	r0, [pc, #4]	; (8008eac <__sinit_lock_release+0x8>)
 8008ea6:	f000 b8a2 	b.w	8008fee <__retarget_lock_release_recursive>
 8008eaa:	bf00      	nop
 8008eac:	20000797 	.word	0x20000797

08008eb0 <__sinit>:
 8008eb0:	b510      	push	{r4, lr}
 8008eb2:	4604      	mov	r4, r0
 8008eb4:	f7ff fff0 	bl	8008e98 <__sinit_lock_acquire>
 8008eb8:	69a3      	ldr	r3, [r4, #24]
 8008eba:	b11b      	cbz	r3, 8008ec4 <__sinit+0x14>
 8008ebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ec0:	f7ff bff0 	b.w	8008ea4 <__sinit_lock_release>
 8008ec4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008ec8:	6523      	str	r3, [r4, #80]	; 0x50
 8008eca:	4b13      	ldr	r3, [pc, #76]	; (8008f18 <__sinit+0x68>)
 8008ecc:	4a13      	ldr	r2, [pc, #76]	; (8008f1c <__sinit+0x6c>)
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	62a2      	str	r2, [r4, #40]	; 0x28
 8008ed2:	42a3      	cmp	r3, r4
 8008ed4:	bf04      	itt	eq
 8008ed6:	2301      	moveq	r3, #1
 8008ed8:	61a3      	streq	r3, [r4, #24]
 8008eda:	4620      	mov	r0, r4
 8008edc:	f000 f820 	bl	8008f20 <__sfp>
 8008ee0:	6060      	str	r0, [r4, #4]
 8008ee2:	4620      	mov	r0, r4
 8008ee4:	f000 f81c 	bl	8008f20 <__sfp>
 8008ee8:	60a0      	str	r0, [r4, #8]
 8008eea:	4620      	mov	r0, r4
 8008eec:	f000 f818 	bl	8008f20 <__sfp>
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	60e0      	str	r0, [r4, #12]
 8008ef4:	2104      	movs	r1, #4
 8008ef6:	6860      	ldr	r0, [r4, #4]
 8008ef8:	f7ff ff82 	bl	8008e00 <std>
 8008efc:	68a0      	ldr	r0, [r4, #8]
 8008efe:	2201      	movs	r2, #1
 8008f00:	2109      	movs	r1, #9
 8008f02:	f7ff ff7d 	bl	8008e00 <std>
 8008f06:	68e0      	ldr	r0, [r4, #12]
 8008f08:	2202      	movs	r2, #2
 8008f0a:	2112      	movs	r1, #18
 8008f0c:	f7ff ff78 	bl	8008e00 <std>
 8008f10:	2301      	movs	r3, #1
 8008f12:	61a3      	str	r3, [r4, #24]
 8008f14:	e7d2      	b.n	8008ebc <__sinit+0xc>
 8008f16:	bf00      	nop
 8008f18:	0800a044 	.word	0x0800a044
 8008f1c:	08008e49 	.word	0x08008e49

08008f20 <__sfp>:
 8008f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f22:	4607      	mov	r7, r0
 8008f24:	f7ff ffac 	bl	8008e80 <__sfp_lock_acquire>
 8008f28:	4b1e      	ldr	r3, [pc, #120]	; (8008fa4 <__sfp+0x84>)
 8008f2a:	681e      	ldr	r6, [r3, #0]
 8008f2c:	69b3      	ldr	r3, [r6, #24]
 8008f2e:	b913      	cbnz	r3, 8008f36 <__sfp+0x16>
 8008f30:	4630      	mov	r0, r6
 8008f32:	f7ff ffbd 	bl	8008eb0 <__sinit>
 8008f36:	3648      	adds	r6, #72	; 0x48
 8008f38:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008f3c:	3b01      	subs	r3, #1
 8008f3e:	d503      	bpl.n	8008f48 <__sfp+0x28>
 8008f40:	6833      	ldr	r3, [r6, #0]
 8008f42:	b30b      	cbz	r3, 8008f88 <__sfp+0x68>
 8008f44:	6836      	ldr	r6, [r6, #0]
 8008f46:	e7f7      	b.n	8008f38 <__sfp+0x18>
 8008f48:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008f4c:	b9d5      	cbnz	r5, 8008f84 <__sfp+0x64>
 8008f4e:	4b16      	ldr	r3, [pc, #88]	; (8008fa8 <__sfp+0x88>)
 8008f50:	60e3      	str	r3, [r4, #12]
 8008f52:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008f56:	6665      	str	r5, [r4, #100]	; 0x64
 8008f58:	f000 f847 	bl	8008fea <__retarget_lock_init_recursive>
 8008f5c:	f7ff ff96 	bl	8008e8c <__sfp_lock_release>
 8008f60:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008f64:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008f68:	6025      	str	r5, [r4, #0]
 8008f6a:	61a5      	str	r5, [r4, #24]
 8008f6c:	2208      	movs	r2, #8
 8008f6e:	4629      	mov	r1, r5
 8008f70:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008f74:	f7fb fd6a 	bl	8004a4c <memset>
 8008f78:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008f7c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008f80:	4620      	mov	r0, r4
 8008f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f84:	3468      	adds	r4, #104	; 0x68
 8008f86:	e7d9      	b.n	8008f3c <__sfp+0x1c>
 8008f88:	2104      	movs	r1, #4
 8008f8a:	4638      	mov	r0, r7
 8008f8c:	f7ff ff62 	bl	8008e54 <__sfmoreglue>
 8008f90:	4604      	mov	r4, r0
 8008f92:	6030      	str	r0, [r6, #0]
 8008f94:	2800      	cmp	r0, #0
 8008f96:	d1d5      	bne.n	8008f44 <__sfp+0x24>
 8008f98:	f7ff ff78 	bl	8008e8c <__sfp_lock_release>
 8008f9c:	230c      	movs	r3, #12
 8008f9e:	603b      	str	r3, [r7, #0]
 8008fa0:	e7ee      	b.n	8008f80 <__sfp+0x60>
 8008fa2:	bf00      	nop
 8008fa4:	0800a044 	.word	0x0800a044
 8008fa8:	ffff0001 	.word	0xffff0001

08008fac <_fwalk_reent>:
 8008fac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fb0:	4606      	mov	r6, r0
 8008fb2:	4688      	mov	r8, r1
 8008fb4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008fb8:	2700      	movs	r7, #0
 8008fba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008fbe:	f1b9 0901 	subs.w	r9, r9, #1
 8008fc2:	d505      	bpl.n	8008fd0 <_fwalk_reent+0x24>
 8008fc4:	6824      	ldr	r4, [r4, #0]
 8008fc6:	2c00      	cmp	r4, #0
 8008fc8:	d1f7      	bne.n	8008fba <_fwalk_reent+0xe>
 8008fca:	4638      	mov	r0, r7
 8008fcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fd0:	89ab      	ldrh	r3, [r5, #12]
 8008fd2:	2b01      	cmp	r3, #1
 8008fd4:	d907      	bls.n	8008fe6 <_fwalk_reent+0x3a>
 8008fd6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008fda:	3301      	adds	r3, #1
 8008fdc:	d003      	beq.n	8008fe6 <_fwalk_reent+0x3a>
 8008fde:	4629      	mov	r1, r5
 8008fe0:	4630      	mov	r0, r6
 8008fe2:	47c0      	blx	r8
 8008fe4:	4307      	orrs	r7, r0
 8008fe6:	3568      	adds	r5, #104	; 0x68
 8008fe8:	e7e9      	b.n	8008fbe <_fwalk_reent+0x12>

08008fea <__retarget_lock_init_recursive>:
 8008fea:	4770      	bx	lr

08008fec <__retarget_lock_acquire_recursive>:
 8008fec:	4770      	bx	lr

08008fee <__retarget_lock_release_recursive>:
 8008fee:	4770      	bx	lr

08008ff0 <__swhatbuf_r>:
 8008ff0:	b570      	push	{r4, r5, r6, lr}
 8008ff2:	460e      	mov	r6, r1
 8008ff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ff8:	2900      	cmp	r1, #0
 8008ffa:	b096      	sub	sp, #88	; 0x58
 8008ffc:	4614      	mov	r4, r2
 8008ffe:	461d      	mov	r5, r3
 8009000:	da07      	bge.n	8009012 <__swhatbuf_r+0x22>
 8009002:	2300      	movs	r3, #0
 8009004:	602b      	str	r3, [r5, #0]
 8009006:	89b3      	ldrh	r3, [r6, #12]
 8009008:	061a      	lsls	r2, r3, #24
 800900a:	d410      	bmi.n	800902e <__swhatbuf_r+0x3e>
 800900c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009010:	e00e      	b.n	8009030 <__swhatbuf_r+0x40>
 8009012:	466a      	mov	r2, sp
 8009014:	f000 f902 	bl	800921c <_fstat_r>
 8009018:	2800      	cmp	r0, #0
 800901a:	dbf2      	blt.n	8009002 <__swhatbuf_r+0x12>
 800901c:	9a01      	ldr	r2, [sp, #4]
 800901e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009022:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009026:	425a      	negs	r2, r3
 8009028:	415a      	adcs	r2, r3
 800902a:	602a      	str	r2, [r5, #0]
 800902c:	e7ee      	b.n	800900c <__swhatbuf_r+0x1c>
 800902e:	2340      	movs	r3, #64	; 0x40
 8009030:	2000      	movs	r0, #0
 8009032:	6023      	str	r3, [r4, #0]
 8009034:	b016      	add	sp, #88	; 0x58
 8009036:	bd70      	pop	{r4, r5, r6, pc}

08009038 <__smakebuf_r>:
 8009038:	898b      	ldrh	r3, [r1, #12]
 800903a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800903c:	079d      	lsls	r5, r3, #30
 800903e:	4606      	mov	r6, r0
 8009040:	460c      	mov	r4, r1
 8009042:	d507      	bpl.n	8009054 <__smakebuf_r+0x1c>
 8009044:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009048:	6023      	str	r3, [r4, #0]
 800904a:	6123      	str	r3, [r4, #16]
 800904c:	2301      	movs	r3, #1
 800904e:	6163      	str	r3, [r4, #20]
 8009050:	b002      	add	sp, #8
 8009052:	bd70      	pop	{r4, r5, r6, pc}
 8009054:	ab01      	add	r3, sp, #4
 8009056:	466a      	mov	r2, sp
 8009058:	f7ff ffca 	bl	8008ff0 <__swhatbuf_r>
 800905c:	9900      	ldr	r1, [sp, #0]
 800905e:	4605      	mov	r5, r0
 8009060:	4630      	mov	r0, r6
 8009062:	f7ff f97f 	bl	8008364 <_malloc_r>
 8009066:	b948      	cbnz	r0, 800907c <__smakebuf_r+0x44>
 8009068:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800906c:	059a      	lsls	r2, r3, #22
 800906e:	d4ef      	bmi.n	8009050 <__smakebuf_r+0x18>
 8009070:	f023 0303 	bic.w	r3, r3, #3
 8009074:	f043 0302 	orr.w	r3, r3, #2
 8009078:	81a3      	strh	r3, [r4, #12]
 800907a:	e7e3      	b.n	8009044 <__smakebuf_r+0xc>
 800907c:	4b0d      	ldr	r3, [pc, #52]	; (80090b4 <__smakebuf_r+0x7c>)
 800907e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009080:	89a3      	ldrh	r3, [r4, #12]
 8009082:	6020      	str	r0, [r4, #0]
 8009084:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009088:	81a3      	strh	r3, [r4, #12]
 800908a:	9b00      	ldr	r3, [sp, #0]
 800908c:	6163      	str	r3, [r4, #20]
 800908e:	9b01      	ldr	r3, [sp, #4]
 8009090:	6120      	str	r0, [r4, #16]
 8009092:	b15b      	cbz	r3, 80090ac <__smakebuf_r+0x74>
 8009094:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009098:	4630      	mov	r0, r6
 800909a:	f000 f8d1 	bl	8009240 <_isatty_r>
 800909e:	b128      	cbz	r0, 80090ac <__smakebuf_r+0x74>
 80090a0:	89a3      	ldrh	r3, [r4, #12]
 80090a2:	f023 0303 	bic.w	r3, r3, #3
 80090a6:	f043 0301 	orr.w	r3, r3, #1
 80090aa:	81a3      	strh	r3, [r4, #12]
 80090ac:	89a0      	ldrh	r0, [r4, #12]
 80090ae:	4305      	orrs	r5, r0
 80090b0:	81a5      	strh	r5, [r4, #12]
 80090b2:	e7cd      	b.n	8009050 <__smakebuf_r+0x18>
 80090b4:	08008e49 	.word	0x08008e49

080090b8 <_malloc_usable_size_r>:
 80090b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090bc:	1f18      	subs	r0, r3, #4
 80090be:	2b00      	cmp	r3, #0
 80090c0:	bfbc      	itt	lt
 80090c2:	580b      	ldrlt	r3, [r1, r0]
 80090c4:	18c0      	addlt	r0, r0, r3
 80090c6:	4770      	bx	lr

080090c8 <_raise_r>:
 80090c8:	291f      	cmp	r1, #31
 80090ca:	b538      	push	{r3, r4, r5, lr}
 80090cc:	4604      	mov	r4, r0
 80090ce:	460d      	mov	r5, r1
 80090d0:	d904      	bls.n	80090dc <_raise_r+0x14>
 80090d2:	2316      	movs	r3, #22
 80090d4:	6003      	str	r3, [r0, #0]
 80090d6:	f04f 30ff 	mov.w	r0, #4294967295
 80090da:	bd38      	pop	{r3, r4, r5, pc}
 80090dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80090de:	b112      	cbz	r2, 80090e6 <_raise_r+0x1e>
 80090e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80090e4:	b94b      	cbnz	r3, 80090fa <_raise_r+0x32>
 80090e6:	4620      	mov	r0, r4
 80090e8:	f000 f830 	bl	800914c <_getpid_r>
 80090ec:	462a      	mov	r2, r5
 80090ee:	4601      	mov	r1, r0
 80090f0:	4620      	mov	r0, r4
 80090f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090f6:	f000 b817 	b.w	8009128 <_kill_r>
 80090fa:	2b01      	cmp	r3, #1
 80090fc:	d00a      	beq.n	8009114 <_raise_r+0x4c>
 80090fe:	1c59      	adds	r1, r3, #1
 8009100:	d103      	bne.n	800910a <_raise_r+0x42>
 8009102:	2316      	movs	r3, #22
 8009104:	6003      	str	r3, [r0, #0]
 8009106:	2001      	movs	r0, #1
 8009108:	e7e7      	b.n	80090da <_raise_r+0x12>
 800910a:	2400      	movs	r4, #0
 800910c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009110:	4628      	mov	r0, r5
 8009112:	4798      	blx	r3
 8009114:	2000      	movs	r0, #0
 8009116:	e7e0      	b.n	80090da <_raise_r+0x12>

08009118 <raise>:
 8009118:	4b02      	ldr	r3, [pc, #8]	; (8009124 <raise+0xc>)
 800911a:	4601      	mov	r1, r0
 800911c:	6818      	ldr	r0, [r3, #0]
 800911e:	f7ff bfd3 	b.w	80090c8 <_raise_r>
 8009122:	bf00      	nop
 8009124:	20000080 	.word	0x20000080

08009128 <_kill_r>:
 8009128:	b538      	push	{r3, r4, r5, lr}
 800912a:	4d07      	ldr	r5, [pc, #28]	; (8009148 <_kill_r+0x20>)
 800912c:	2300      	movs	r3, #0
 800912e:	4604      	mov	r4, r0
 8009130:	4608      	mov	r0, r1
 8009132:	4611      	mov	r1, r2
 8009134:	602b      	str	r3, [r5, #0]
 8009136:	f7f8 fd95 	bl	8001c64 <_kill>
 800913a:	1c43      	adds	r3, r0, #1
 800913c:	d102      	bne.n	8009144 <_kill_r+0x1c>
 800913e:	682b      	ldr	r3, [r5, #0]
 8009140:	b103      	cbz	r3, 8009144 <_kill_r+0x1c>
 8009142:	6023      	str	r3, [r4, #0]
 8009144:	bd38      	pop	{r3, r4, r5, pc}
 8009146:	bf00      	nop
 8009148:	20000790 	.word	0x20000790

0800914c <_getpid_r>:
 800914c:	f7f8 bd82 	b.w	8001c54 <_getpid>

08009150 <__sread>:
 8009150:	b510      	push	{r4, lr}
 8009152:	460c      	mov	r4, r1
 8009154:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009158:	f000 f894 	bl	8009284 <_read_r>
 800915c:	2800      	cmp	r0, #0
 800915e:	bfab      	itete	ge
 8009160:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009162:	89a3      	ldrhlt	r3, [r4, #12]
 8009164:	181b      	addge	r3, r3, r0
 8009166:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800916a:	bfac      	ite	ge
 800916c:	6563      	strge	r3, [r4, #84]	; 0x54
 800916e:	81a3      	strhlt	r3, [r4, #12]
 8009170:	bd10      	pop	{r4, pc}

08009172 <__swrite>:
 8009172:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009176:	461f      	mov	r7, r3
 8009178:	898b      	ldrh	r3, [r1, #12]
 800917a:	05db      	lsls	r3, r3, #23
 800917c:	4605      	mov	r5, r0
 800917e:	460c      	mov	r4, r1
 8009180:	4616      	mov	r6, r2
 8009182:	d505      	bpl.n	8009190 <__swrite+0x1e>
 8009184:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009188:	2302      	movs	r3, #2
 800918a:	2200      	movs	r2, #0
 800918c:	f000 f868 	bl	8009260 <_lseek_r>
 8009190:	89a3      	ldrh	r3, [r4, #12]
 8009192:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009196:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800919a:	81a3      	strh	r3, [r4, #12]
 800919c:	4632      	mov	r2, r6
 800919e:	463b      	mov	r3, r7
 80091a0:	4628      	mov	r0, r5
 80091a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091a6:	f000 b817 	b.w	80091d8 <_write_r>

080091aa <__sseek>:
 80091aa:	b510      	push	{r4, lr}
 80091ac:	460c      	mov	r4, r1
 80091ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091b2:	f000 f855 	bl	8009260 <_lseek_r>
 80091b6:	1c43      	adds	r3, r0, #1
 80091b8:	89a3      	ldrh	r3, [r4, #12]
 80091ba:	bf15      	itete	ne
 80091bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80091be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80091c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80091c6:	81a3      	strheq	r3, [r4, #12]
 80091c8:	bf18      	it	ne
 80091ca:	81a3      	strhne	r3, [r4, #12]
 80091cc:	bd10      	pop	{r4, pc}

080091ce <__sclose>:
 80091ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091d2:	f000 b813 	b.w	80091fc <_close_r>
	...

080091d8 <_write_r>:
 80091d8:	b538      	push	{r3, r4, r5, lr}
 80091da:	4d07      	ldr	r5, [pc, #28]	; (80091f8 <_write_r+0x20>)
 80091dc:	4604      	mov	r4, r0
 80091de:	4608      	mov	r0, r1
 80091e0:	4611      	mov	r1, r2
 80091e2:	2200      	movs	r2, #0
 80091e4:	602a      	str	r2, [r5, #0]
 80091e6:	461a      	mov	r2, r3
 80091e8:	f7f8 fd73 	bl	8001cd2 <_write>
 80091ec:	1c43      	adds	r3, r0, #1
 80091ee:	d102      	bne.n	80091f6 <_write_r+0x1e>
 80091f0:	682b      	ldr	r3, [r5, #0]
 80091f2:	b103      	cbz	r3, 80091f6 <_write_r+0x1e>
 80091f4:	6023      	str	r3, [r4, #0]
 80091f6:	bd38      	pop	{r3, r4, r5, pc}
 80091f8:	20000790 	.word	0x20000790

080091fc <_close_r>:
 80091fc:	b538      	push	{r3, r4, r5, lr}
 80091fe:	4d06      	ldr	r5, [pc, #24]	; (8009218 <_close_r+0x1c>)
 8009200:	2300      	movs	r3, #0
 8009202:	4604      	mov	r4, r0
 8009204:	4608      	mov	r0, r1
 8009206:	602b      	str	r3, [r5, #0]
 8009208:	f7f8 fd7f 	bl	8001d0a <_close>
 800920c:	1c43      	adds	r3, r0, #1
 800920e:	d102      	bne.n	8009216 <_close_r+0x1a>
 8009210:	682b      	ldr	r3, [r5, #0]
 8009212:	b103      	cbz	r3, 8009216 <_close_r+0x1a>
 8009214:	6023      	str	r3, [r4, #0]
 8009216:	bd38      	pop	{r3, r4, r5, pc}
 8009218:	20000790 	.word	0x20000790

0800921c <_fstat_r>:
 800921c:	b538      	push	{r3, r4, r5, lr}
 800921e:	4d07      	ldr	r5, [pc, #28]	; (800923c <_fstat_r+0x20>)
 8009220:	2300      	movs	r3, #0
 8009222:	4604      	mov	r4, r0
 8009224:	4608      	mov	r0, r1
 8009226:	4611      	mov	r1, r2
 8009228:	602b      	str	r3, [r5, #0]
 800922a:	f7f8 fd7a 	bl	8001d22 <_fstat>
 800922e:	1c43      	adds	r3, r0, #1
 8009230:	d102      	bne.n	8009238 <_fstat_r+0x1c>
 8009232:	682b      	ldr	r3, [r5, #0]
 8009234:	b103      	cbz	r3, 8009238 <_fstat_r+0x1c>
 8009236:	6023      	str	r3, [r4, #0]
 8009238:	bd38      	pop	{r3, r4, r5, pc}
 800923a:	bf00      	nop
 800923c:	20000790 	.word	0x20000790

08009240 <_isatty_r>:
 8009240:	b538      	push	{r3, r4, r5, lr}
 8009242:	4d06      	ldr	r5, [pc, #24]	; (800925c <_isatty_r+0x1c>)
 8009244:	2300      	movs	r3, #0
 8009246:	4604      	mov	r4, r0
 8009248:	4608      	mov	r0, r1
 800924a:	602b      	str	r3, [r5, #0]
 800924c:	f7f8 fd79 	bl	8001d42 <_isatty>
 8009250:	1c43      	adds	r3, r0, #1
 8009252:	d102      	bne.n	800925a <_isatty_r+0x1a>
 8009254:	682b      	ldr	r3, [r5, #0]
 8009256:	b103      	cbz	r3, 800925a <_isatty_r+0x1a>
 8009258:	6023      	str	r3, [r4, #0]
 800925a:	bd38      	pop	{r3, r4, r5, pc}
 800925c:	20000790 	.word	0x20000790

08009260 <_lseek_r>:
 8009260:	b538      	push	{r3, r4, r5, lr}
 8009262:	4d07      	ldr	r5, [pc, #28]	; (8009280 <_lseek_r+0x20>)
 8009264:	4604      	mov	r4, r0
 8009266:	4608      	mov	r0, r1
 8009268:	4611      	mov	r1, r2
 800926a:	2200      	movs	r2, #0
 800926c:	602a      	str	r2, [r5, #0]
 800926e:	461a      	mov	r2, r3
 8009270:	f7f8 fd72 	bl	8001d58 <_lseek>
 8009274:	1c43      	adds	r3, r0, #1
 8009276:	d102      	bne.n	800927e <_lseek_r+0x1e>
 8009278:	682b      	ldr	r3, [r5, #0]
 800927a:	b103      	cbz	r3, 800927e <_lseek_r+0x1e>
 800927c:	6023      	str	r3, [r4, #0]
 800927e:	bd38      	pop	{r3, r4, r5, pc}
 8009280:	20000790 	.word	0x20000790

08009284 <_read_r>:
 8009284:	b538      	push	{r3, r4, r5, lr}
 8009286:	4d07      	ldr	r5, [pc, #28]	; (80092a4 <_read_r+0x20>)
 8009288:	4604      	mov	r4, r0
 800928a:	4608      	mov	r0, r1
 800928c:	4611      	mov	r1, r2
 800928e:	2200      	movs	r2, #0
 8009290:	602a      	str	r2, [r5, #0]
 8009292:	461a      	mov	r2, r3
 8009294:	f7f8 fd00 	bl	8001c98 <_read>
 8009298:	1c43      	adds	r3, r0, #1
 800929a:	d102      	bne.n	80092a2 <_read_r+0x1e>
 800929c:	682b      	ldr	r3, [r5, #0]
 800929e:	b103      	cbz	r3, 80092a2 <_read_r+0x1e>
 80092a0:	6023      	str	r3, [r4, #0]
 80092a2:	bd38      	pop	{r3, r4, r5, pc}
 80092a4:	20000790 	.word	0x20000790

080092a8 <_init>:
 80092a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092aa:	bf00      	nop
 80092ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092ae:	bc08      	pop	{r3}
 80092b0:	469e      	mov	lr, r3
 80092b2:	4770      	bx	lr

080092b4 <_fini>:
 80092b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092b6:	bf00      	nop
 80092b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092ba:	bc08      	pop	{r3}
 80092bc:	469e      	mov	lr, r3
 80092be:	4770      	bx	lr
