$date
	Thu Dec 11 10:01:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reduction_operator_tb $end
$var wire 1 ! xor_r $end
$var wire 1 " or_r $end
$var wire 1 # and_r $end
$var reg 4 $ a [3:0] $end
$scope module dut $end
$var wire 4 % a [3:0] $end
$var wire 1 ! xor_r $end
$var wire 1 " or_r $end
$var wire 1 # and_r $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1101 %
b1101 $
0#
1"
1!
$end
#10
