$date
	Fri Oct 10 09:17:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_4x1_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & sel0 $end
$var reg 1 ' sel1 $end
$scope module inst $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & sel0 $end
$var wire 1 ' sel1 $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$var wire 1 * w3 $end
$var wire 1 + w4 $end
$var wire 1 , w5 $end
$var wire 1 - w6 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
0+
1*
1)
1(
0'
0&
0%
1$
0#
1"
1!
$end
#5
0!
0*
0)
1'
#10
1!
1,
1)
0(
0'
1&
#15
0!
0,
0)
1'
#20
