// Seed: 2916953406
module module_0 (
    output uwire id_0,
    output uwire id_1,
    output wor id_2,
    output wire id_3,
    output wor id_4,
    output uwire id_5,
    input tri id_6,
    input wire id_7,
    output tri0 id_8,
    output wire id_9,
    input wire id_10,
    input wand id_11,
    input supply0 id_12,
    output wire id_13,
    output wor id_14,
    output supply0 id_15,
    input tri1 id_16,
    output tri1 id_17,
    output wand id_18,
    input wor id_19,
    input wor id_20,
    output wire id_21,
    input supply1 id_22,
    input wor id_23,
    input supply0 id_24,
    output wire id_25,
    input wand id_26,
    input tri0 id_27,
    output wire id_28,
    output supply1 id_29,
    output supply1 id_30,
    output uwire id_31,
    input tri1 id_32,
    input wire id_33,
    output uwire id_34,
    output tri id_35,
    output supply0 id_36,
    input tri0 id_37
);
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wand id_3,
    input supply1 id_4,
    output supply1 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    input tri id_12,
    input tri0 id_13,
    input wand id_14,
    output wor id_15,
    input wand id_16,
    output wire id_17
);
  uwire id_19, id_20 = 1'd0;
  assign id_17 = id_8;
  genvar id_21;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_5,
      id_0,
      id_17,
      id_14,
      id_12,
      id_0,
      id_15,
      id_12,
      id_12,
      id_9,
      id_7,
      id_0,
      id_7,
      id_12,
      id_7,
      id_7,
      id_8,
      id_8,
      id_6,
      id_16,
      id_4,
      id_4,
      id_5,
      id_9,
      id_1,
      id_15,
      id_7,
      id_17,
      id_15,
      id_2,
      id_13,
      id_7,
      id_7,
      id_6,
      id_4
  );
  assign modCall_1.id_20 = 0;
endmodule
