
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	80 15 00 20 b5 14 00 00 5d 3f 00 00 89 14 00 00     ... ....]?......
  10:	89 14 00 00 89 14 00 00 89 14 00 00 00 00 00 00     ................
	...
  2c:	85 11 00 00 89 14 00 00 00 00 00 00 31 11 00 00     ............1...
  3c:	89 14 00 00                                         ....

00000040 <_irq_vector_table>:
  40:	35 12 00 00 35 12 00 00 35 12 00 00 35 12 00 00     5...5...5...5...
  50:	35 12 00 00 35 12 00 00 35 12 00 00 35 12 00 00     5...5...5...5...
  60:	35 12 00 00 35 12 00 00 35 12 00 00 35 12 00 00     5...5...5...5...
  70:	35 12 00 00 35 12 00 00 35 12 00 00 35 12 00 00     5...5...5...5...
  80:	35 12 00 00 35 12 00 00 35 12 00 00 35 12 00 00     5...5...5...5...
  90:	35 12 00 00 35 12 00 00 35 12 00 00 35 12 00 00     5...5...5...5...
  a0:	35 12 00 00 35 12 00 00 35 12 00 00 35 12 00 00     5...5...5...5...
  b0:	35 12 00 00 35 12 00 00 35 12 00 00 35 12 00 00     5...5...5...5...
  c0:	35 12 00 00 35 12 00 00 35 12 00 00 35 12 00 00     5...5...5...5...
  d0:	35 12 00 00 35 12 00 00 35 12 00 00 35 12 00 00     5...5...5...5...
  e0:	35 12 00 00 35 12 00 00 35 12 00 00 35 12 00 00     5...5...5...5...
  f0:	35 12 00 00 35 12 00 00 35 12 00 00 35 12 00 00     5...5...5...5...

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     110:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     114:	f000 b80c 	b.w	130 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f808 	bl	134 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__aeabi_idiv0>:
     130:	4770      	bx	lr
     132:	bf00      	nop

00000134 <__udivmoddi4>:
     134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     138:	4686      	mov	lr, r0
     13a:	468c      	mov	ip, r1
     13c:	4608      	mov	r0, r1
     13e:	9e08      	ldr	r6, [sp, #32]
     140:	4615      	mov	r5, r2
     142:	4674      	mov	r4, lr
     144:	4619      	mov	r1, r3
     146:	2b00      	cmp	r3, #0
     148:	f040 80c2 	bne.w	2d0 <CONFIG_FLASH_SIZE+0xd0>
     14c:	4285      	cmp	r5, r0
     14e:	fab2 f282 	clz	r2, r2
     152:	d945      	bls.n	1e0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x73>
     154:	b14a      	cbz	r2, 16a <CONFIG_IDLE_STACK_SIZE+0x2a>
     156:	f1c2 0320 	rsb	r3, r2, #32
     15a:	fa00 fc02 	lsl.w	ip, r0, r2
     15e:	fa2e f303 	lsr.w	r3, lr, r3
     162:	4095      	lsls	r5, r2
     164:	ea43 0c0c 	orr.w	ip, r3, ip
     168:	4094      	lsls	r4, r2
     16a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     16e:	b2a8      	uxth	r0, r5
     170:	fbbc f8fe 	udiv	r8, ip, lr
     174:	0c23      	lsrs	r3, r4, #16
     176:	fb0e cc18 	mls	ip, lr, r8, ip
     17a:	fb08 f900 	mul.w	r9, r8, r0
     17e:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
     182:	4599      	cmp	r9, r3
     184:	d928      	bls.n	1d8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x6b>
     186:	18eb      	adds	r3, r5, r3
     188:	f108 37ff 	add.w	r7, r8, #4294967295	; 0xffffffff
     18c:	d204      	bcs.n	198 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2b>
     18e:	4599      	cmp	r9, r3
     190:	d902      	bls.n	198 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2b>
     192:	f1a8 0702 	sub.w	r7, r8, #2
     196:	442b      	add	r3, r5
     198:	eba3 0309 	sub.w	r3, r3, r9
     19c:	b2a4      	uxth	r4, r4
     19e:	fbb3 fcfe 	udiv	ip, r3, lr
     1a2:	fb0e 331c 	mls	r3, lr, ip, r3
     1a6:	fb0c f000 	mul.w	r0, ip, r0
     1aa:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1ae:	42a0      	cmp	r0, r4
     1b0:	d914      	bls.n	1dc <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x6f>
     1b2:	192c      	adds	r4, r5, r4
     1b4:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     1b8:	d204      	bcs.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1ba:	42a0      	cmp	r0, r4
     1bc:	d902      	bls.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1be:	f1ac 0302 	sub.w	r3, ip, #2
     1c2:	442c      	add	r4, r5
     1c4:	1a24      	subs	r4, r4, r0
     1c6:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
     1ca:	b11e      	cbz	r6, 1d4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x67>
     1cc:	40d4      	lsrs	r4, r2
     1ce:	2300      	movs	r3, #0
     1d0:	6034      	str	r4, [r6, #0]
     1d2:	6073      	str	r3, [r6, #4]
     1d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     1d8:	4647      	mov	r7, r8
     1da:	e7dd      	b.n	198 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2b>
     1dc:	4663      	mov	r3, ip
     1de:	e7f1      	b.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1e0:	bb92      	cbnz	r2, 248 <CONFIG_FLASH_SIZE+0x48>
     1e2:	1b43      	subs	r3, r0, r5
     1e4:	2101      	movs	r1, #1
     1e6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1ea:	b2af      	uxth	r7, r5
     1ec:	fbb3 fcfe 	udiv	ip, r3, lr
     1f0:	0c20      	lsrs	r0, r4, #16
     1f2:	fb0e 331c 	mls	r3, lr, ip, r3
     1f6:	fb0c f807 	mul.w	r8, ip, r7
     1fa:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     1fe:	4598      	cmp	r8, r3
     200:	d962      	bls.n	2c8 <CONFIG_FLASH_SIZE+0xc8>
     202:	18eb      	adds	r3, r5, r3
     204:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     208:	d204      	bcs.n	214 <CONFIG_FLASH_SIZE+0x14>
     20a:	4598      	cmp	r8, r3
     20c:	d902      	bls.n	214 <CONFIG_FLASH_SIZE+0x14>
     20e:	f1ac 0002 	sub.w	r0, ip, #2
     212:	442b      	add	r3, r5
     214:	eba3 0308 	sub.w	r3, r3, r8
     218:	b2a4      	uxth	r4, r4
     21a:	fbb3 fcfe 	udiv	ip, r3, lr
     21e:	fb0e 331c 	mls	r3, lr, ip, r3
     222:	fb0c f707 	mul.w	r7, ip, r7
     226:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     22a:	42a7      	cmp	r7, r4
     22c:	d94e      	bls.n	2cc <CONFIG_FLASH_SIZE+0xcc>
     22e:	192c      	adds	r4, r5, r4
     230:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     234:	d204      	bcs.n	240 <CONFIG_FLASH_SIZE+0x40>
     236:	42a7      	cmp	r7, r4
     238:	d902      	bls.n	240 <CONFIG_FLASH_SIZE+0x40>
     23a:	f1ac 0302 	sub.w	r3, ip, #2
     23e:	442c      	add	r4, r5
     240:	1be4      	subs	r4, r4, r7
     242:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     246:	e7c0      	b.n	1ca <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x5d>
     248:	f1c2 0320 	rsb	r3, r2, #32
     24c:	fa20 f103 	lsr.w	r1, r0, r3
     250:	4095      	lsls	r5, r2
     252:	4090      	lsls	r0, r2
     254:	fa2e f303 	lsr.w	r3, lr, r3
     258:	4303      	orrs	r3, r0
     25a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     25e:	b2af      	uxth	r7, r5
     260:	fbb1 fcfe 	udiv	ip, r1, lr
     264:	fb0e 101c 	mls	r0, lr, ip, r1
     268:	0c19      	lsrs	r1, r3, #16
     26a:	fb0c f807 	mul.w	r8, ip, r7
     26e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     272:	4588      	cmp	r8, r1
     274:	fa04 f402 	lsl.w	r4, r4, r2
     278:	d922      	bls.n	2c0 <CONFIG_FLASH_SIZE+0xc0>
     27a:	1869      	adds	r1, r5, r1
     27c:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     280:	d204      	bcs.n	28c <CONFIG_FLASH_SIZE+0x8c>
     282:	4588      	cmp	r8, r1
     284:	d902      	bls.n	28c <CONFIG_FLASH_SIZE+0x8c>
     286:	f1ac 0002 	sub.w	r0, ip, #2
     28a:	4429      	add	r1, r5
     28c:	eba1 0108 	sub.w	r1, r1, r8
     290:	b29b      	uxth	r3, r3
     292:	fbb1 fcfe 	udiv	ip, r1, lr
     296:	fb0e 111c 	mls	r1, lr, ip, r1
     29a:	fb0c f707 	mul.w	r7, ip, r7
     29e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     2a2:	429f      	cmp	r7, r3
     2a4:	d90e      	bls.n	2c4 <CONFIG_FLASH_SIZE+0xc4>
     2a6:	18eb      	adds	r3, r5, r3
     2a8:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
     2ac:	d204      	bcs.n	2b8 <CONFIG_FLASH_SIZE+0xb8>
     2ae:	429f      	cmp	r7, r3
     2b0:	d902      	bls.n	2b8 <CONFIG_FLASH_SIZE+0xb8>
     2b2:	f1ac 0102 	sub.w	r1, ip, #2
     2b6:	442b      	add	r3, r5
     2b8:	1bdb      	subs	r3, r3, r7
     2ba:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     2be:	e792      	b.n	1e6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x79>
     2c0:	4660      	mov	r0, ip
     2c2:	e7e3      	b.n	28c <CONFIG_FLASH_SIZE+0x8c>
     2c4:	4661      	mov	r1, ip
     2c6:	e7f7      	b.n	2b8 <CONFIG_FLASH_SIZE+0xb8>
     2c8:	4660      	mov	r0, ip
     2ca:	e7a3      	b.n	214 <CONFIG_FLASH_SIZE+0x14>
     2cc:	4663      	mov	r3, ip
     2ce:	e7b7      	b.n	240 <CONFIG_FLASH_SIZE+0x40>
     2d0:	4283      	cmp	r3, r0
     2d2:	d906      	bls.n	2e2 <CONFIG_FLASH_SIZE+0xe2>
     2d4:	b916      	cbnz	r6, 2dc <CONFIG_FLASH_SIZE+0xdc>
     2d6:	2100      	movs	r1, #0
     2d8:	4608      	mov	r0, r1
     2da:	e77b      	b.n	1d4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x67>
     2dc:	e9c6 e000 	strd	lr, r0, [r6]
     2e0:	e7f9      	b.n	2d6 <CONFIG_FLASH_SIZE+0xd6>
     2e2:	fab3 f783 	clz	r7, r3
     2e6:	b98f      	cbnz	r7, 30c <CONFIG_FLASH_SIZE+0x10c>
     2e8:	4283      	cmp	r3, r0
     2ea:	d301      	bcc.n	2f0 <CONFIG_FLASH_SIZE+0xf0>
     2ec:	4572      	cmp	r2, lr
     2ee:	d808      	bhi.n	302 <CONFIG_FLASH_SIZE+0x102>
     2f0:	ebbe 0402 	subs.w	r4, lr, r2
     2f4:	eb60 0303 	sbc.w	r3, r0, r3
     2f8:	2001      	movs	r0, #1
     2fa:	469c      	mov	ip, r3
     2fc:	b91e      	cbnz	r6, 306 <CONFIG_FLASH_SIZE+0x106>
     2fe:	2100      	movs	r1, #0
     300:	e768      	b.n	1d4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x67>
     302:	4638      	mov	r0, r7
     304:	e7fa      	b.n	2fc <CONFIG_FLASH_SIZE+0xfc>
     306:	e9c6 4c00 	strd	r4, ip, [r6]
     30a:	e7f8      	b.n	2fe <CONFIG_FLASH_SIZE+0xfe>
     30c:	f1c7 0c20 	rsb	ip, r7, #32
     310:	40bb      	lsls	r3, r7
     312:	fa22 f40c 	lsr.w	r4, r2, ip
     316:	431c      	orrs	r4, r3
     318:	fa2e f10c 	lsr.w	r1, lr, ip
     31c:	fa20 f30c 	lsr.w	r3, r0, ip
     320:	40b8      	lsls	r0, r7
     322:	4301      	orrs	r1, r0
     324:	ea4f 4914 	mov.w	r9, r4, lsr #16
     328:	fa0e f507 	lsl.w	r5, lr, r7
     32c:	fbb3 f8f9 	udiv	r8, r3, r9
     330:	fa1f fe84 	uxth.w	lr, r4
     334:	fb09 3018 	mls	r0, r9, r8, r3
     338:	0c0b      	lsrs	r3, r1, #16
     33a:	fb08 fa0e 	mul.w	sl, r8, lr
     33e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
     342:	459a      	cmp	sl, r3
     344:	fa02 f207 	lsl.w	r2, r2, r7
     348:	d940      	bls.n	3cc <CONFIG_FLASH_SIZE+0x1cc>
     34a:	18e3      	adds	r3, r4, r3
     34c:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
     350:	d204      	bcs.n	35c <CONFIG_FLASH_SIZE+0x15c>
     352:	459a      	cmp	sl, r3
     354:	d902      	bls.n	35c <CONFIG_FLASH_SIZE+0x15c>
     356:	f1a8 0002 	sub.w	r0, r8, #2
     35a:	4423      	add	r3, r4
     35c:	eba3 030a 	sub.w	r3, r3, sl
     360:	b289      	uxth	r1, r1
     362:	fbb3 f8f9 	udiv	r8, r3, r9
     366:	fb09 3318 	mls	r3, r9, r8, r3
     36a:	fb08 fe0e 	mul.w	lr, r8, lr
     36e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     372:	458e      	cmp	lr, r1
     374:	d92c      	bls.n	3d0 <CONFIG_FLASH_SIZE+0x1d0>
     376:	1861      	adds	r1, r4, r1
     378:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
     37c:	d204      	bcs.n	388 <CONFIG_FLASH_SIZE+0x188>
     37e:	458e      	cmp	lr, r1
     380:	d902      	bls.n	388 <CONFIG_FLASH_SIZE+0x188>
     382:	f1a8 0302 	sub.w	r3, r8, #2
     386:	4421      	add	r1, r4
     388:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     38c:	fba0 9802 	umull	r9, r8, r0, r2
     390:	eba1 010e 	sub.w	r1, r1, lr
     394:	4541      	cmp	r1, r8
     396:	46ce      	mov	lr, r9
     398:	4643      	mov	r3, r8
     39a:	d302      	bcc.n	3a2 <CONFIG_FLASH_SIZE+0x1a2>
     39c:	d106      	bne.n	3ac <CONFIG_FLASH_SIZE+0x1ac>
     39e:	454d      	cmp	r5, r9
     3a0:	d204      	bcs.n	3ac <CONFIG_FLASH_SIZE+0x1ac>
     3a2:	ebb9 0e02 	subs.w	lr, r9, r2
     3a6:	eb68 0304 	sbc.w	r3, r8, r4
     3aa:	3801      	subs	r0, #1
     3ac:	2e00      	cmp	r6, #0
     3ae:	d0a6      	beq.n	2fe <CONFIG_FLASH_SIZE+0xfe>
     3b0:	ebb5 020e 	subs.w	r2, r5, lr
     3b4:	eb61 0103 	sbc.w	r1, r1, r3
     3b8:	fa01 fc0c 	lsl.w	ip, r1, ip
     3bc:	fa22 f307 	lsr.w	r3, r2, r7
     3c0:	ea4c 0303 	orr.w	r3, ip, r3
     3c4:	40f9      	lsrs	r1, r7
     3c6:	e9c6 3100 	strd	r3, r1, [r6]
     3ca:	e798      	b.n	2fe <CONFIG_FLASH_SIZE+0xfe>
     3cc:	4640      	mov	r0, r8
     3ce:	e7c5      	b.n	35c <CONFIG_FLASH_SIZE+0x15c>
     3d0:	4643      	mov	r3, r8
     3d2:	e7d9      	b.n	388 <CONFIG_FLASH_SIZE+0x188>

000003d4 <main>:
#include <zephyr/kernel.h>
#include <zephyr/sys/printk.h>

void main(void) 
{
     3d4:	b508      	push	{r3, lr}
	while(1) 
	{
		printk("Hello, World!\n\r");
     3d6:	4c05      	ldr	r4, [pc, #20]	; (3ec <main+0x18>)
     3d8:	4620      	mov	r0, r4
     3da:	f003 fc67 	bl	3cac <printk>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm0 = { .val = timeout };
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
     3de:	2100      	movs	r1, #0
     3e0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     3e4:	f003 fa80 	bl	38e8 <z_impl_k_sleep>
     3e8:	e7f6      	b.n	3d8 <main+0x4>
     3ea:	bf00      	nop
     3ec:	00004b00 	.word	0x00004b00

000003f0 <char_out>:
}

static int char_out(int c, void *ctx_p)
{
	(void) ctx_p;
	return _char_out(c);
     3f0:	4b01      	ldr	r3, [pc, #4]	; (3f8 <char_out+0x8>)
     3f2:	681b      	ldr	r3, [r3, #0]
     3f4:	4718      	bx	r3
     3f6:	bf00      	nop
     3f8:	20000000 	.word	0x20000000

000003fc <__printk_hook_install>:
	_char_out = fn;
     3fc:	4b01      	ldr	r3, [pc, #4]	; (404 <CONFIG_MAIN_STACK_SIZE+0x4>)
     3fe:	6018      	str	r0, [r3, #0]
}
     400:	4770      	bx	lr
     402:	bf00      	nop
     404:	20000000 	.word	0x20000000

00000408 <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
     408:	b507      	push	{r0, r1, r2, lr}
     40a:	460b      	mov	r3, r1
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
     40c:	2100      	movs	r1, #0
     40e:	4602      	mov	r2, r0
     410:	9100      	str	r1, [sp, #0]
     412:	4803      	ldr	r0, [pc, #12]	; (420 <vprintk+0x18>)
     414:	f000 f914 	bl	640 <z_cbvprintf_impl>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
     418:	b003      	add	sp, #12
     41a:	f85d fb04 	ldr.w	pc, [sp], #4
     41e:	bf00      	nop
     420:	000003f1 	.word	0x000003f1

00000424 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     428:	8b05      	ldrh	r5, [r0, #24]
{
     42a:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     42c:	0728      	lsls	r0, r5, #28
{
     42e:	4690      	mov	r8, r2
	if (processing) {
     430:	d411      	bmi.n	456 <process_event+0x32>

	sys_slist_init(&clients);
	do {
		onoff_transition_fn transit = NULL;

		if (evt == EVT_RECHECK) {
     432:	2902      	cmp	r1, #2
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     434:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
     438:	f040 80cd 	bne.w	5d6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xee>
			evt = process_recheck(mgr);
     43c:	4620      	mov	r0, r4
     43e:	f003 fc4c 	bl	3cda <process_recheck>
		}

		if (evt == EVT_NOP) {
     442:	b178      	cbz	r0, 464 <process_event+0x40>
			break;
		}

		res = 0;
		if (evt == EVT_COMPLETE) {
     444:	3801      	subs	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     446:	8b21      	ldrh	r1, [r4, #24]
     448:	2804      	cmp	r0, #4
     44a:	d811      	bhi.n	470 <process_event+0x4c>
     44c:	e8df f000 	tbb	[pc, r0]
     450:	856d10c3 	.word	0x856d10c3
     454:	95          	.byte	0x95
     455:	00          	.byte	0x00
		if (evt == EVT_COMPLETE) {
     456:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     458:	bf0c      	ite	eq
     45a:	f045 0510 	orreq.w	r5, r5, #16
			mgr->flags |= ONOFF_FLAG_RECHECK;
     45e:	f045 0520 	orrne.w	r5, r5, #32
     462:	8325      	strh	r5, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     464:	f388 8811 	msr	BASEPRI, r8
     468:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     46c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     470:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     474:	45aa      	cmp	sl, r5
     476:	f000 80a6 	beq.w	5c6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xde>
	 * a memory barrier when used like this, and we don't have a
	 * Zephyr framework for that.
	 */
	atomic_clear(&l->locked);
#endif
	arch_irq_unlock(key.key);
     47a:	2700      	movs	r7, #0
     47c:	46b9      	mov	r9, r7
     47e:	463e      	mov	r6, r7
     480:	68a3      	ldr	r3, [r4, #8]
     482:	2b00      	cmp	r3, #0
     484:	f000 80bd 	beq.w	602 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x11a>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     488:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     48c:	8321      	strh	r1, [r4, #24]
     48e:	f388 8811 	msr	BASEPRI, r8
     492:	f3bf 8f6f 	isb	sy
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     496:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     498:	2900      	cmp	r1, #0
     49a:	f000 80bb 	beq.w	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
	return node->next;
     49e:	680d      	ldr	r5, [r1, #0]
     4a0:	2900      	cmp	r1, #0
     4a2:	f000 80b7 	beq.w	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
		mon->callback(mgr, mon, state, res);
     4a6:	f8d1 8004 	ldr.w	r8, [r1, #4]
     4aa:	4633      	mov	r3, r6
     4ac:	4652      	mov	r2, sl
     4ae:	4620      	mov	r0, r4
     4b0:	47c0      	blx	r8
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     4b2:	2d00      	cmp	r5, #0
     4b4:	d076      	beq.n	5a4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xbc>
     4b6:	682b      	ldr	r3, [r5, #0]
     4b8:	4629      	mov	r1, r5
     4ba:	461d      	mov	r5, r3
     4bc:	e7f0      	b.n	4a0 <process_event+0x7c>
     4be:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     4c2:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     4c4:	2a01      	cmp	r2, #1
     4c6:	d81b      	bhi.n	500 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x18>
	list->head = NULL;
     4c8:	2200      	movs	r2, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4ca:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
     4ce:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
     4d0:	6827      	ldr	r7, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4d2:	b289      	uxth	r1, r1
	list->tail = NULL;
     4d4:	e9c4 2200 	strd	r2, r2, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     4d8:	d109      	bne.n	4ee <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6>
     4da:	463b      	mov	r3, r7
     4dc:	e003      	b.n	4e6 <process_event+0xc2>
				mgr->refs += 1U;
     4de:	8b62      	ldrh	r2, [r4, #26]
     4e0:	3201      	adds	r2, #1
     4e2:	8362      	strh	r2, [r4, #26]
	return node->next;
     4e4:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     4e6:	2b00      	cmp	r3, #0
     4e8:	d1f9      	bne.n	4de <process_event+0xba>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4ea:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     4ee:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     4f0:	4620      	mov	r0, r4
     4f2:	f003 fbf2 	bl	3cda <process_recheck>
     4f6:	2800      	cmp	r0, #0
     4f8:	d07b      	beq.n	5f2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x10a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     4fa:	f041 0120 	orr.w	r1, r1, #32
     4fe:	e077      	b.n	5f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x108>
	} else if (state == ONOFF_STATE_TO_OFF) {
     500:	2b04      	cmp	r3, #4
     502:	d10a      	bne.n	51a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x32>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     504:	f021 0107 	bic.w	r1, r1, #7
     508:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
     50a:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     50c:	4620      	mov	r0, r4
     50e:	f003 fbe4 	bl	3cda <process_recheck>
     512:	b110      	cbz	r0, 51a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x32>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     514:	f041 0120 	orr.w	r1, r1, #32
     518:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     51a:	8b21      	ldrh	r1, [r4, #24]
     51c:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     520:	45aa      	cmp	sl, r5
     522:	d050      	beq.n	5c6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xde>
     524:	2700      	movs	r7, #0
		onoff_transition_fn transit = NULL;
     526:	46b9      	mov	r9, r7
     528:	e7aa      	b.n	480 <process_event+0x5c>
			transit = mgr->transitions->start;
     52a:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     52c:	f021 0107 	bic.w	r1, r1, #7
     530:	f041 0106 	orr.w	r1, r1, #6
				   && !sys_slist_is_empty(&mgr->monitors);
     534:	2d06      	cmp	r5, #6
			transit = mgr->transitions->start;
     536:	f8d3 9000 	ldr.w	r9, [r3]
	mgr->flags = (state & ONOFF_STATE_MASK)
     53a:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     53c:	d12d      	bne.n	59a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xb2>
		    || (transit != NULL)) {
     53e:	f1b9 0f00 	cmp.w	r9, #0
     542:	d040      	beq.n	5c6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xde>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     544:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     548:	8321      	strh	r1, [r4, #24]
     54a:	f388 8811 	msr	BASEPRI, r8
     54e:	f3bf 8f6f 	isb	sy
				transit(mgr, transition_complete);
     552:	493a      	ldr	r1, [pc, #232]	; (63c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x154>)
     554:	4620      	mov	r0, r4
     556:	47c8      	blx	r9
     558:	e029      	b.n	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     55a:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->stop;
     55e:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     560:	f041 0104 	orr.w	r1, r1, #4
     564:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
     566:	2d04      	cmp	r5, #4
			transit = mgr->transitions->stop;
     568:	f8d3 9004 	ldr.w	r9, [r3, #4]
	mgr->flags = (state & ONOFF_STATE_MASK)
     56c:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     56e:	d0e6      	beq.n	53e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x56>
     570:	2700      	movs	r7, #0
		res = 0;
     572:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     574:	f04f 0a04 	mov.w	sl, #4
     578:	e782      	b.n	480 <process_event+0x5c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     57a:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->reset;
     57e:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     580:	f041 0105 	orr.w	r1, r1, #5
     584:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
     586:	2d05      	cmp	r5, #5
			transit = mgr->transitions->reset;
     588:	f8d3 9008 	ldr.w	r9, [r3, #8]
	mgr->flags = (state & ONOFF_STATE_MASK)
     58c:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     58e:	d0d6      	beq.n	53e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x56>
     590:	2700      	movs	r7, #0
		res = 0;
     592:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     594:	f04f 0a05 	mov.w	sl, #5
     598:	e772      	b.n	480 <process_event+0x5c>
				   && !sys_slist_is_empty(&mgr->monitors);
     59a:	2700      	movs	r7, #0
		res = 0;
     59c:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     59e:	f04f 0a06 	mov.w	sl, #6
     5a2:	e76d      	b.n	480 <process_event+0x5c>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     5a4:	462b      	mov	r3, r5
     5a6:	e787      	b.n	4b8 <process_event+0x94>
			if (transit != NULL) {
     5a8:	f1b9 0f00 	cmp.w	r9, #0
     5ac:	d1d1      	bne.n	552 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6a>
	__asm__ volatile(
     5ae:	f04f 0320 	mov.w	r3, #32
     5b2:	f3ef 8811 	mrs	r8, BASEPRI
     5b6:	f383 8812 	msr	BASEPRI_MAX, r3
     5ba:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     5be:	8b23      	ldrh	r3, [r4, #24]
     5c0:	f023 0308 	bic.w	r3, r3, #8
     5c4:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     5c6:	8b25      	ldrh	r5, [r4, #24]
     5c8:	06ea      	lsls	r2, r5, #27
     5ca:	d52e      	bpl.n	62a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x142>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     5cc:	f025 0310 	bic.w	r3, r5, #16
     5d0:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
     5d2:	f005 0507 	and.w	r5, r5, #7
			res = mgr->last_res;
     5d6:	6966      	ldr	r6, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     5d8:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
     5da:	2e00      	cmp	r6, #0
     5dc:	f6bf af6f 	bge.w	4be <process_event+0x9a>
	list->head = NULL;
     5e0:	2300      	movs	r3, #0
		*clients = mgr->clients;
     5e2:	6827      	ldr	r7, [r4, #0]
	list->tail = NULL;
     5e4:	e9c4 3300 	strd	r3, r3, [r4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5e8:	f021 0107 	bic.w	r1, r1, #7
     5ec:	f041 0101 	orr.w	r1, r1, #1
			mgr->flags |= ONOFF_FLAG_RECHECK;
     5f0:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     5f2:	8b21      	ldrh	r1, [r4, #24]
     5f4:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     5f8:	45aa      	cmp	sl, r5
     5fa:	f04f 0900 	mov.w	r9, #0
     5fe:	f47f af3f 	bne.w	480 <process_event+0x5c>
		    || !sys_slist_is_empty(&clients)
     602:	2f00      	cmp	r7, #0
     604:	d09b      	beq.n	53e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x56>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     606:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     60a:	8321      	strh	r1, [r4, #24]
	__asm__ volatile(
     60c:	f388 8811 	msr	BASEPRI, r8
     610:	f3bf 8f6f 	isb	sy
			if (!sys_slist_is_empty(&clients)) {
     614:	2f00      	cmp	r7, #0
     616:	d0c7      	beq.n	5a8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc0>
	return node->next;
     618:	683d      	ldr	r5, [r7, #0]
		notify_one(mgr, cli, state, res);
     61a:	4639      	mov	r1, r7
     61c:	4633      	mov	r3, r6
     61e:	4652      	mov	r2, sl
     620:	4620      	mov	r0, r4
     622:	f003 fb86 	bl	3d32 <notify_one>
	list->head = node;
     626:	462f      	mov	r7, r5
	while (!sys_slist_is_empty(list)) {
     628:	e7f4      	b.n	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     62a:	06ab      	lsls	r3, r5, #26
     62c:	f57f af1a 	bpl.w	464 <process_event+0x40>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     630:	f025 0320 	bic.w	r3, r5, #32
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     634:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
     636:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
     63a:	e6ff      	b.n	43c <process_event+0x18>
     63c:	00003d5f 	.word	0x00003d5f

00000640 <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
     640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     644:	4681      	mov	r9, r0
     646:	b095      	sub	sp, #84	; 0x54
     648:	468b      	mov	fp, r1
     64a:	4617      	mov	r7, r2
     64c:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     64e:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     650:	7838      	ldrb	r0, [r7, #0]
     652:	b908      	cbnz	r0, 658 <z_cbvprintf_impl+0x18>
			OUTC(' ');
			--width;
		}
	}

	return count;
     654:	4628      	mov	r0, r5
     656:	e358      	b.n	d0a <__z_interrupt_stack_SIZEOF+0x4ca>
			OUTC(*fp++);
     658:	1c7b      	adds	r3, r7, #1
		if (*fp != '%') {
     65a:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
     65c:	9303      	str	r3, [sp, #12]
		if (*fp != '%') {
     65e:	d006      	beq.n	66e <z_cbvprintf_impl+0x2e>
			OUTC('%');
     660:	4659      	mov	r1, fp
     662:	47c8      	blx	r9
     664:	2800      	cmp	r0, #0
     666:	f2c0 8350 	blt.w	d0a <__z_interrupt_stack_SIZEOF+0x4ca>
     66a:	3501      	adds	r5, #1
		if (bps == NULL) {
     66c:	e1fb      	b.n	a66 <__z_interrupt_stack_SIZEOF+0x226>
		} state = {
     66e:	2218      	movs	r2, #24
     670:	2100      	movs	r1, #0
     672:	a80e      	add	r0, sp, #56	; 0x38
     674:	f003 fc9e 	bl	3fb4 <memset>
	if (*sp == '%') {
     678:	787b      	ldrb	r3, [r7, #1]
     67a:	2b25      	cmp	r3, #37	; 0x25
     67c:	d07d      	beq.n	77a <z_cbvprintf_impl+0x13a>
     67e:	2300      	movs	r3, #0
     680:	1c78      	adds	r0, r7, #1
     682:	4698      	mov	r8, r3
     684:	469e      	mov	lr, r3
     686:	469c      	mov	ip, r3
     688:	461e      	mov	r6, r3
     68a:	4601      	mov	r1, r0
		switch (*sp) {
     68c:	f810 2b01 	ldrb.w	r2, [r0], #1
     690:	2a2b      	cmp	r2, #43	; 0x2b
     692:	f000 80a1 	beq.w	7d8 <z_cbvprintf_impl+0x198>
     696:	f200 8098 	bhi.w	7ca <z_cbvprintf_impl+0x18a>
     69a:	2a20      	cmp	r2, #32
     69c:	f000 809f 	beq.w	7de <z_cbvprintf_impl+0x19e>
     6a0:	2a23      	cmp	r2, #35	; 0x23
     6a2:	f000 809f 	beq.w	7e4 <z_cbvprintf_impl+0x1a4>
     6a6:	b12b      	cbz	r3, 6b4 <z_cbvprintf_impl+0x74>
     6a8:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     6ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     6b0:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     6b4:	f1b8 0f00 	cmp.w	r8, #0
     6b8:	d005      	beq.n	6c6 <z_cbvprintf_impl+0x86>
     6ba:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     6be:	f043 0320 	orr.w	r3, r3, #32
     6c2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     6c6:	f1be 0f00 	cmp.w	lr, #0
     6ca:	d005      	beq.n	6d8 <z_cbvprintf_impl+0x98>
     6cc:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     6d0:	f043 0310 	orr.w	r3, r3, #16
     6d4:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     6d8:	f1bc 0f00 	cmp.w	ip, #0
     6dc:	d005      	beq.n	6ea <z_cbvprintf_impl+0xaa>
     6de:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     6e2:	f043 0308 	orr.w	r3, r3, #8
     6e6:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     6ea:	b12e      	cbz	r6, 6f8 <z_cbvprintf_impl+0xb8>
     6ec:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     6f0:	f043 0304 	orr.w	r3, r3, #4
     6f4:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (conv->flag_zero && conv->flag_dash) {
     6f8:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     6fc:	f003 0044 	and.w	r0, r3, #68	; 0x44
     700:	2844      	cmp	r0, #68	; 0x44
     702:	d103      	bne.n	70c <z_cbvprintf_impl+0xcc>
		conv->flag_zero = false;
     704:	f36f 1386 	bfc	r3, #6, #1
     708:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	conv->width_present = true;
     70c:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
     710:	2a2a      	cmp	r2, #42	; 0x2a
	conv->width_present = true;
     712:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     716:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
     71a:	d17f      	bne.n	81c <CONFIG_ISR_STACK_SIZE+0x1c>
		conv->width_star = true;
     71c:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     720:	f042 0201 	orr.w	r2, r2, #1
		return ++sp;
     724:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
     726:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	conv->prec_present = (*sp == '.');
     72a:	781a      	ldrb	r2, [r3, #0]
     72c:	2a2e      	cmp	r2, #46	; 0x2e
     72e:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     732:	bf0c      	ite	eq
     734:	2101      	moveq	r1, #1
     736:	2100      	movne	r1, #0
     738:	f361 0241 	bfi	r2, r1, #1, #1
     73c:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	if (!conv->prec_present) {
     740:	d178      	bne.n	834 <CONFIG_ISR_STACK_SIZE+0x34>
	if (*sp == '*') {
     742:	785a      	ldrb	r2, [r3, #1]
     744:	2a2a      	cmp	r2, #42	; 0x2a
     746:	d06e      	beq.n	826 <CONFIG_ISR_STACK_SIZE+0x26>
	++sp;
     748:	3301      	adds	r3, #1
	size_t val = 0;
     74a:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     74c:	f04f 0c0a 	mov.w	ip, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     750:	4619      	mov	r1, r3
     752:	f811 0b01 	ldrb.w	r0, [r1], #1
     756:	f1a0 0630 	sub.w	r6, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     75a:	2e09      	cmp	r6, #9
     75c:	f240 8095 	bls.w	88a <__z_interrupt_stack_SIZEOF+0x4a>
	conv->unsupported |= ((conv->prec_value < 0)
     760:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
	conv->prec_value = prec;
     764:	9212      	str	r2, [sp, #72]	; 0x48
	conv->unsupported |= ((conv->prec_value < 0)
     766:	f3c1 0040 	ubfx	r0, r1, #1, #1
     76a:	ea40 70d2 	orr.w	r0, r0, r2, lsr #31
     76e:	460a      	mov	r2, r1
     770:	f360 0241 	bfi	r2, r0, #1, #1
     774:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
     778:	e05c      	b.n	834 <CONFIG_ISR_STACK_SIZE+0x34>
		conv->specifier = *sp++;
     77a:	1cba      	adds	r2, r7, #2
     77c:	9203      	str	r2, [sp, #12]
     77e:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
		if (conv->width_star) {
     782:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
     786:	07da      	lsls	r2, r3, #31
     788:	f140 812e 	bpl.w	9e8 <__z_interrupt_stack_SIZEOF+0x1a8>
			width = va_arg(ap, int);
     78c:	f854 8b04 	ldr.w	r8, [r4], #4
			if (width < 0) {
     790:	f1b8 0f00 	cmp.w	r8, #0
     794:	da07      	bge.n	7a6 <z_cbvprintf_impl+0x166>
				conv->flag_dash = true;
     796:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
     79a:	f042 0204 	orr.w	r2, r2, #4
     79e:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				width = -width;
     7a2:	f1c8 0800 	rsb	r8, r8, #0
		if (conv->prec_star) {
     7a6:	075e      	lsls	r6, r3, #29
     7a8:	f140 8127 	bpl.w	9fa <__z_interrupt_stack_SIZEOF+0x1ba>
			int arg = va_arg(ap, int);
     7ac:	f854 ab04 	ldr.w	sl, [r4], #4
			if (arg < 0) {
     7b0:	f1ba 0f00 	cmp.w	sl, #0
     7b4:	f280 8126 	bge.w	a04 <__z_interrupt_stack_SIZEOF+0x1c4>
				conv->prec_present = false;
     7b8:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
     7bc:	f36f 0341 	bfc	r3, #1, #1
     7c0:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
		int precision = -1;
     7c4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
     7c8:	e11c      	b.n	a04 <__z_interrupt_stack_SIZEOF+0x1c4>
		switch (*sp) {
     7ca:	2a2d      	cmp	r2, #45	; 0x2d
     7cc:	d00d      	beq.n	7ea <z_cbvprintf_impl+0x1aa>
     7ce:	2a30      	cmp	r2, #48	; 0x30
     7d0:	f47f af69 	bne.w	6a6 <z_cbvprintf_impl+0x66>
     7d4:	2301      	movs	r3, #1
	} while (loop);
     7d6:	e758      	b.n	68a <z_cbvprintf_impl+0x4a>
		switch (*sp) {
     7d8:	f04f 0c01 	mov.w	ip, #1
     7dc:	e755      	b.n	68a <z_cbvprintf_impl+0x4a>
     7de:	f04f 0e01 	mov.w	lr, #1
     7e2:	e752      	b.n	68a <z_cbvprintf_impl+0x4a>
     7e4:	f04f 0801 	mov.w	r8, #1
     7e8:	e74f      	b.n	68a <z_cbvprintf_impl+0x4a>
     7ea:	2601      	movs	r6, #1
     7ec:	e74d      	b.n	68a <z_cbvprintf_impl+0x4a>
		val = 10U * val + *sp++ - '0';
     7ee:	fb0e 6202 	mla	r2, lr, r2, r6
     7f2:	3a30      	subs	r2, #48	; 0x30
     7f4:	4603      	mov	r3, r0
     7f6:	4618      	mov	r0, r3
     7f8:	f810 6b01 	ldrb.w	r6, [r0], #1
     7fc:	f1a6 0c30 	sub.w	ip, r6, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     800:	f1bc 0f09 	cmp.w	ip, #9
     804:	d9f3      	bls.n	7ee <z_cbvprintf_impl+0x1ae>
	if (sp != wp) {
     806:	4299      	cmp	r1, r3
     808:	d08f      	beq.n	72a <z_cbvprintf_impl+0xea>
		conv->unsupported |= ((conv->width_value < 0)
     80a:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
		conv->width_value = width;
     80e:	9211      	str	r2, [sp, #68]	; 0x44
				      || (width != (size_t)conv->width_value));
     810:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     812:	f362 0141 	bfi	r1, r2, #1, #1
     816:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
     81a:	e786      	b.n	72a <z_cbvprintf_impl+0xea>
     81c:	460b      	mov	r3, r1
	size_t val = 0;
     81e:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     820:	f04f 0e0a 	mov.w	lr, #10
     824:	e7e7      	b.n	7f6 <z_cbvprintf_impl+0x1b6>
		conv->prec_star = true;
     826:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     82a:	f042 0204 	orr.w	r2, r2, #4
     82e:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		return ++sp;
     832:	3302      	adds	r3, #2
	switch (*sp) {
     834:	781a      	ldrb	r2, [r3, #0]
     836:	2a6c      	cmp	r2, #108	; 0x6c
     838:	d047      	beq.n	8ca <__z_interrupt_stack_SIZEOF+0x8a>
     83a:	d82b      	bhi.n	894 <__z_interrupt_stack_SIZEOF+0x54>
     83c:	2a68      	cmp	r2, #104	; 0x68
     83e:	d031      	beq.n	8a4 <__z_interrupt_stack_SIZEOF+0x64>
     840:	2a6a      	cmp	r2, #106	; 0x6a
     842:	d04b      	beq.n	8dc <__z_interrupt_stack_SIZEOF+0x9c>
     844:	2a4c      	cmp	r2, #76	; 0x4c
     846:	d051      	beq.n	8ec <__z_interrupt_stack_SIZEOF+0xac>
	conv->specifier = *sp++;
     848:	461a      	mov	r2, r3
     84a:	f812 3b01 	ldrb.w	r3, [r2], #1
     84e:	9203      	str	r2, [sp, #12]
	switch (conv->specifier) {
     850:	2b78      	cmp	r3, #120	; 0x78
		if (conv->length_mod == LENGTH_UPPER_L) {
     852:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
	conv->specifier = *sp++;
     856:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
	switch (conv->specifier) {
     85a:	f200 80be 	bhi.w	9da <__z_interrupt_stack_SIZEOF+0x19a>
     85e:	2b6d      	cmp	r3, #109	; 0x6d
     860:	d851      	bhi.n	906 <__z_interrupt_stack_SIZEOF+0xc6>
     862:	2b69      	cmp	r3, #105	; 0x69
     864:	f200 80b9 	bhi.w	9da <__z_interrupt_stack_SIZEOF+0x19a>
     868:	2b57      	cmp	r3, #87	; 0x57
     86a:	d867      	bhi.n	93c <__z_interrupt_stack_SIZEOF+0xfc>
     86c:	2b41      	cmp	r3, #65	; 0x41
     86e:	d003      	beq.n	878 <__z_interrupt_stack_SIZEOF+0x38>
     870:	3b45      	subs	r3, #69	; 0x45
     872:	2b02      	cmp	r3, #2
     874:	f200 80b1 	bhi.w	9da <__z_interrupt_stack_SIZEOF+0x19a>
		conv->specifier_cat = SPECIFIER_FP;
     878:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     87c:	2204      	movs	r2, #4
     87e:	f362 0302 	bfi	r3, r2, #0, #3
     882:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
			unsupported = true;
     886:	2301      	movs	r3, #1
			break;
     888:	e073      	b.n	972 <__z_interrupt_stack_SIZEOF+0x132>
		val = 10U * val + *sp++ - '0';
     88a:	fb0c 0202 	mla	r2, ip, r2, r0
     88e:	3a30      	subs	r2, #48	; 0x30
     890:	460b      	mov	r3, r1
     892:	e75d      	b.n	750 <z_cbvprintf_impl+0x110>
	switch (*sp) {
     894:	2a74      	cmp	r2, #116	; 0x74
     896:	d025      	beq.n	8e4 <__z_interrupt_stack_SIZEOF+0xa4>
     898:	2a7a      	cmp	r2, #122	; 0x7a
     89a:	d1d5      	bne.n	848 <__z_interrupt_stack_SIZEOF+0x8>
		conv->length_mod = LENGTH_Z;
     89c:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     8a0:	2106      	movs	r1, #6
     8a2:	e00c      	b.n	8be <__z_interrupt_stack_SIZEOF+0x7e>
		if (*++sp == 'h') {
     8a4:	785a      	ldrb	r2, [r3, #1]
     8a6:	2a68      	cmp	r2, #104	; 0x68
     8a8:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     8ac:	d106      	bne.n	8bc <__z_interrupt_stack_SIZEOF+0x7c>
			conv->length_mod = LENGTH_HH;
     8ae:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     8b0:	f361 02c6 	bfi	r2, r1, #3, #4
     8b4:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
			++sp;
     8b8:	3302      	adds	r3, #2
     8ba:	e7c5      	b.n	848 <__z_interrupt_stack_SIZEOF+0x8>
			conv->length_mod = LENGTH_H;
     8bc:	2102      	movs	r1, #2
     8be:	f361 02c6 	bfi	r2, r1, #3, #4
     8c2:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		if (*++sp == 'h') {
     8c6:	3301      	adds	r3, #1
     8c8:	e7be      	b.n	848 <__z_interrupt_stack_SIZEOF+0x8>
		if (*++sp == 'l') {
     8ca:	785a      	ldrb	r2, [r3, #1]
     8cc:	2a6c      	cmp	r2, #108	; 0x6c
     8ce:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     8d2:	d101      	bne.n	8d8 <__z_interrupt_stack_SIZEOF+0x98>
			conv->length_mod = LENGTH_LL;
     8d4:	2104      	movs	r1, #4
     8d6:	e7eb      	b.n	8b0 <__z_interrupt_stack_SIZEOF+0x70>
			conv->length_mod = LENGTH_L;
     8d8:	2103      	movs	r1, #3
     8da:	e7f0      	b.n	8be <__z_interrupt_stack_SIZEOF+0x7e>
		conv->length_mod = LENGTH_J;
     8dc:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     8e0:	2105      	movs	r1, #5
     8e2:	e7ec      	b.n	8be <__z_interrupt_stack_SIZEOF+0x7e>
		conv->length_mod = LENGTH_T;
     8e4:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     8e8:	2107      	movs	r1, #7
     8ea:	e7e8      	b.n	8be <__z_interrupt_stack_SIZEOF+0x7e>
		conv->unsupported = true;
     8ec:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
     8f0:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
     8f4:	f022 0202 	bic.w	r2, r2, #2
     8f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
     8fc:	f042 0202 	orr.w	r2, r2, #2
     900:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
		break;
     904:	e7df      	b.n	8c6 <__z_interrupt_stack_SIZEOF+0x86>
	switch (conv->specifier) {
     906:	3b6e      	subs	r3, #110	; 0x6e
     908:	b2d9      	uxtb	r1, r3
     90a:	2301      	movs	r3, #1
     90c:	408b      	lsls	r3, r1
     90e:	f240 4182 	movw	r1, #1154	; 0x482
     912:	420b      	tst	r3, r1
     914:	d137      	bne.n	986 <__z_interrupt_stack_SIZEOF+0x146>
     916:	f013 0f24 	tst.w	r3, #36	; 0x24
     91a:	d151      	bne.n	9c0 <__z_interrupt_stack_SIZEOF+0x180>
     91c:	07d8      	lsls	r0, r3, #31
     91e:	d55c      	bpl.n	9da <__z_interrupt_stack_SIZEOF+0x19a>
		conv->specifier_cat = SPECIFIER_PTR;
     920:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     924:	2103      	movs	r1, #3
     926:	f361 0302 	bfi	r3, r1, #0, #3
     92a:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
     92e:	f002 0378 	and.w	r3, r2, #120	; 0x78
     932:	f1a3 0140 	sub.w	r1, r3, #64	; 0x40
     936:	424b      	negs	r3, r1
     938:	414b      	adcs	r3, r1
     93a:	e01a      	b.n	972 <__z_interrupt_stack_SIZEOF+0x132>
	switch (conv->specifier) {
     93c:	f1a3 0158 	sub.w	r1, r3, #88	; 0x58
     940:	b2c9      	uxtb	r1, r1
     942:	2001      	movs	r0, #1
     944:	fa00 f101 	lsl.w	r1, r0, r1
     948:	f411 4f62 	tst.w	r1, #57856	; 0xe200
     94c:	d194      	bne.n	878 <__z_interrupt_stack_SIZEOF+0x38>
     94e:	f640 0601 	movw	r6, #2049	; 0x801
     952:	4231      	tst	r1, r6
     954:	d11d      	bne.n	992 <__z_interrupt_stack_SIZEOF+0x152>
     956:	f411 3f04 	tst.w	r1, #135168	; 0x21000
     95a:	d03e      	beq.n	9da <__z_interrupt_stack_SIZEOF+0x19a>
		conv->specifier_cat = SPECIFIER_SINT;
     95c:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     960:	f360 0302 	bfi	r3, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     964:	f002 0278 	and.w	r2, r2, #120	; 0x78
     968:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_SINT;
     96a:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
     96e:	d034      	beq.n	9da <__z_interrupt_stack_SIZEOF+0x19a>
	bool unsupported = false;
     970:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
     972:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
     976:	f3c2 0140 	ubfx	r1, r2, #1, #1
     97a:	430b      	orrs	r3, r1
     97c:	f363 0241 	bfi	r2, r3, #1, #1
     980:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
     984:	e6fd      	b.n	782 <z_cbvprintf_impl+0x142>
		conv->specifier_cat = SPECIFIER_UINT;
     986:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     98a:	2102      	movs	r1, #2
     98c:	f361 0302 	bfi	r3, r1, #0, #3
     990:	e7e8      	b.n	964 <__z_interrupt_stack_SIZEOF+0x124>
     992:	f89d 1042 	ldrb.w	r1, [sp, #66]	; 0x42
     996:	2002      	movs	r0, #2
		if (conv->length_mod == LENGTH_UPPER_L) {
     998:	f002 0278 	and.w	r2, r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     99c:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     9a0:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     9a2:	f88d 1042 	strb.w	r1, [sp, #66]	; 0x42
			conv->invalid = true;
     9a6:	bf02      	ittt	eq
     9a8:	f89d 1040 	ldrbeq.w	r1, [sp, #64]	; 0x40
     9ac:	f041 0101 	orreq.w	r1, r1, #1
     9b0:	f88d 1040 	strbeq.w	r1, [sp, #64]	; 0x40
		if (conv->specifier == 'c') {
     9b4:	2b63      	cmp	r3, #99	; 0x63
     9b6:	d1db      	bne.n	970 <__z_interrupt_stack_SIZEOF+0x130>
			unsupported = (conv->length_mod != LENGTH_NONE);
     9b8:	1e13      	subs	r3, r2, #0
     9ba:	bf18      	it	ne
     9bc:	2301      	movne	r3, #1
     9be:	e7d8      	b.n	972 <__z_interrupt_stack_SIZEOF+0x132>
		conv->specifier_cat = SPECIFIER_PTR;
     9c0:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     9c4:	2103      	movs	r1, #3
     9c6:	f361 0302 	bfi	r3, r1, #0, #3
		if (conv->length_mod != LENGTH_NONE) {
     9ca:	f012 0f78 	tst.w	r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     9ce:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod != LENGTH_NONE) {
     9d2:	bf14      	ite	ne
     9d4:	2301      	movne	r3, #1
     9d6:	2300      	moveq	r3, #0
     9d8:	e7cb      	b.n	972 <__z_interrupt_stack_SIZEOF+0x132>
		conv->invalid = true;
     9da:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     9de:	f043 0301 	orr.w	r3, r3, #1
     9e2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
		break;
     9e6:	e7c3      	b.n	970 <__z_interrupt_stack_SIZEOF+0x130>
		} else if (conv->width_present) {
     9e8:	f99d 2040 	ldrsb.w	r2, [sp, #64]	; 0x40
     9ec:	2a00      	cmp	r2, #0
			width = conv->width_value;
     9ee:	bfb4      	ite	lt
     9f0:	f8dd 8044 	ldrlt.w	r8, [sp, #68]	; 0x44
		int width = -1;
     9f4:	f04f 38ff 	movge.w	r8, #4294967295	; 0xffffffff
     9f8:	e6d5      	b.n	7a6 <z_cbvprintf_impl+0x166>
		} else if (conv->prec_present) {
     9fa:	0798      	lsls	r0, r3, #30
     9fc:	f57f aee2 	bpl.w	7c4 <z_cbvprintf_impl+0x184>
			precision = conv->prec_value;
     a00:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
			= (enum length_mod_enum)conv->length_mod;
     a04:	f89d 1041 	ldrb.w	r1, [sp, #65]	; 0x41
		conv->pad0_value = 0;
     a08:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     a0a:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
			= (enum specifier_cat_enum)conv->specifier_cat;
     a0e:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
		enum specifier_cat_enum specifier_cat
     a12:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     a16:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     a18:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     a1c:	d133      	bne.n	a86 <__z_interrupt_stack_SIZEOF+0x246>
			switch (length_mod) {
     a1e:	1ecb      	subs	r3, r1, #3
     a20:	2b04      	cmp	r3, #4
     a22:	d804      	bhi.n	a2e <__z_interrupt_stack_SIZEOF+0x1ee>
     a24:	e8df f003 	tbb	[pc, r3]
     a28:	21464621 	.word	0x21464621
     a2c:	21          	.byte	0x21
     a2d:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
     a2e:	6823      	ldr	r3, [r4, #0]
			if (length_mod == LENGTH_HH) {
     a30:	2901      	cmp	r1, #1
				value->sint = va_arg(ap, int);
     a32:	ea4f 72e3 	mov.w	r2, r3, asr #31
     a36:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
     a3a:	d11c      	bne.n	a76 <__z_interrupt_stack_SIZEOF+0x236>
				value->sint = (signed char)value->sint;
     a3c:	f99d 3038 	ldrsb.w	r3, [sp, #56]	; 0x38
     a40:	17da      	asrs	r2, r3, #31
     a42:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
				value->sint = va_arg(ap, int);
     a46:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
     a48:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     a4c:	f013 0603 	ands.w	r6, r3, #3
     a50:	d050      	beq.n	af4 <__z_interrupt_stack_SIZEOF+0x2b4>
			OUTS(sp, fp);
     a52:	9b03      	ldr	r3, [sp, #12]
     a54:	463a      	mov	r2, r7
     a56:	4659      	mov	r1, fp
     a58:	4648      	mov	r0, r9
     a5a:	f003 fa5d 	bl	3f18 <outs>
     a5e:	2800      	cmp	r0, #0
     a60:	f2c0 8153 	blt.w	d0a <__z_interrupt_stack_SIZEOF+0x4ca>
     a64:	4405      	add	r5, r0
			continue;
     a66:	9f03      	ldr	r7, [sp, #12]
     a68:	e5f2      	b.n	650 <z_cbvprintf_impl+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     a6a:	f854 3b04 	ldr.w	r3, [r4], #4
     a6e:	17da      	asrs	r2, r3, #31
				value->uint = (unsigned char)value->uint;
     a70:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
     a74:	e7e8      	b.n	a48 <__z_interrupt_stack_SIZEOF+0x208>
			} else if (length_mod == LENGTH_H) {
     a76:	2902      	cmp	r1, #2
     a78:	d1e5      	bne.n	a46 <__z_interrupt_stack_SIZEOF+0x206>
				value->sint = (short)value->sint;
     a7a:	b21a      	sxth	r2, r3
     a7c:	f343 33c0 	sbfx	r3, r3, #15, #1
     a80:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
     a84:	e7df      	b.n	a46 <__z_interrupt_stack_SIZEOF+0x206>
		} else if (specifier_cat == SPECIFIER_UINT) {
     a86:	2b02      	cmp	r3, #2
     a88:	d124      	bne.n	ad4 <__z_interrupt_stack_SIZEOF+0x294>
			switch (length_mod) {
     a8a:	1ecb      	subs	r3, r1, #3
     a8c:	2b04      	cmp	r3, #4
     a8e:	d804      	bhi.n	a9a <__z_interrupt_stack_SIZEOF+0x25a>
     a90:	e8df f003 	tbb	[pc, r3]
     a94:	18101018 	.word	0x18101018
     a98:	18          	.byte	0x18
     a99:	00          	.byte	0x00
			if (length_mod == LENGTH_HH) {
     a9a:	2901      	cmp	r1, #1
				value->uint = va_arg(ap, unsigned int);
     a9c:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
     aa0:	f04f 0200 	mov.w	r2, #0
     aa4:	d014      	beq.n	ad0 <__z_interrupt_stack_SIZEOF+0x290>
			} else if (length_mod == LENGTH_H) {
     aa6:	2902      	cmp	r1, #2
				value->uint = va_arg(ap, unsigned int);
     aa8:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			} else if (length_mod == LENGTH_H) {
     aac:	d1cc      	bne.n	a48 <__z_interrupt_stack_SIZEOF+0x208>
				value->uint = (unsigned short)value->uint;
     aae:	b29b      	uxth	r3, r3
			value->ptr = va_arg(ap, void *);
     ab0:	930e      	str	r3, [sp, #56]	; 0x38
     ab2:	e7c9      	b.n	a48 <__z_interrupt_stack_SIZEOF+0x208>
					(uint_value_type)va_arg(ap,
     ab4:	3407      	adds	r4, #7
     ab6:	f024 0407 	bic.w	r4, r4, #7
				value->uint =
     aba:	e8f4 2302 	ldrd	r2, r3, [r4], #8
     abe:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
     ac2:	e7c1      	b.n	a48 <__z_interrupt_stack_SIZEOF+0x208>
					(uint_value_type)va_arg(ap, size_t);
     ac4:	f854 3b04 	ldr.w	r3, [r4], #4
     ac8:	930e      	str	r3, [sp, #56]	; 0x38
     aca:	2300      	movs	r3, #0
     acc:	930f      	str	r3, [sp, #60]	; 0x3c
			} else if (length_mod == LENGTH_H) {
     ace:	e7bb      	b.n	a48 <__z_interrupt_stack_SIZEOF+0x208>
				value->uint = (unsigned char)value->uint;
     ad0:	b2db      	uxtb	r3, r3
     ad2:	e7cd      	b.n	a70 <__z_interrupt_stack_SIZEOF+0x230>
		} else if (specifier_cat == SPECIFIER_FP) {
     ad4:	2b04      	cmp	r3, #4
     ad6:	d108      	bne.n	aea <__z_interrupt_stack_SIZEOF+0x2aa>
					(sint_value_type)va_arg(ap, long long);
     ad8:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
     ada:	f024 0407 	bic.w	r4, r4, #7
     ade:	e9d4 2300 	ldrd	r2, r3, [r4]
     ae2:	3408      	adds	r4, #8
     ae4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
     ae8:	e7ae      	b.n	a48 <__z_interrupt_stack_SIZEOF+0x208>
		} else if (specifier_cat == SPECIFIER_PTR) {
     aea:	2b03      	cmp	r3, #3
     aec:	d1ac      	bne.n	a48 <__z_interrupt_stack_SIZEOF+0x208>
			value->ptr = va_arg(ap, void *);
     aee:	f854 3b04 	ldr.w	r3, [r4], #4
     af2:	e7dd      	b.n	ab0 <__z_interrupt_stack_SIZEOF+0x270>
		switch (conv->specifier) {
     af4:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
     af8:	2878      	cmp	r0, #120	; 0x78
     afa:	d8b4      	bhi.n	a66 <__z_interrupt_stack_SIZEOF+0x226>
     afc:	2862      	cmp	r0, #98	; 0x62
     afe:	d81c      	bhi.n	b3a <__z_interrupt_stack_SIZEOF+0x2fa>
     b00:	2825      	cmp	r0, #37	; 0x25
     b02:	f43f adad 	beq.w	660 <z_cbvprintf_impl+0x20>
     b06:	2858      	cmp	r0, #88	; 0x58
     b08:	d1ad      	bne.n	a66 <__z_interrupt_stack_SIZEOF+0x226>
			bps = encode_uint(value->uint, conv, buf, bpe);
     b0a:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     b0e:	9300      	str	r3, [sp, #0]
     b10:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
     b14:	ab08      	add	r3, sp, #32
     b16:	aa10      	add	r2, sp, #64	; 0x40
     b18:	f003 f9b8 	bl	3e8c <encode_uint>
			if (precision >= 0) {
     b1c:	f1ba 0f00 	cmp.w	sl, #0
			bps = encode_uint(value->uint, conv, buf, bpe);
     b20:	4607      	mov	r7, r0
			if (precision >= 0) {
     b22:	f280 809a 	bge.w	c5a <__z_interrupt_stack_SIZEOF+0x41a>
		if (bps == NULL) {
     b26:	2f00      	cmp	r7, #0
     b28:	d09d      	beq.n	a66 <__z_interrupt_stack_SIZEOF+0x226>
		size_t nj_len = (bpe - bps);
     b2a:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     b2e:	1bd8      	subs	r0, r3, r7
		if (sign != 0) {
     b30:	2e00      	cmp	r6, #0
     b32:	f000 80c1 	beq.w	cb8 <__z_interrupt_stack_SIZEOF+0x478>
			nj_len += 1U;
     b36:	3001      	adds	r0, #1
     b38:	e0be      	b.n	cb8 <__z_interrupt_stack_SIZEOF+0x478>
		switch (conv->specifier) {
     b3a:	3863      	subs	r0, #99	; 0x63
     b3c:	2815      	cmp	r0, #21
     b3e:	d892      	bhi.n	a66 <__z_interrupt_stack_SIZEOF+0x226>
     b40:	a201      	add	r2, pc, #4	; (adr r2, b48 <__z_interrupt_stack_SIZEOF+0x308>)
     b42:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
     b46:	bf00      	nop
     b48:	00000c1d 	.word	0x00000c1d
     b4c:	00000c2f 	.word	0x00000c2f
     b50:	00000a67 	.word	0x00000a67
     b54:	00000a67 	.word	0x00000a67
     b58:	00000a67 	.word	0x00000a67
     b5c:	00000a67 	.word	0x00000a67
     b60:	00000c2f 	.word	0x00000c2f
     b64:	00000a67 	.word	0x00000a67
     b68:	00000a67 	.word	0x00000a67
     b6c:	00000a67 	.word	0x00000a67
     b70:	00000a67 	.word	0x00000a67
     b74:	00000cbd 	.word	0x00000cbd
     b78:	00000c55 	.word	0x00000c55
     b7c:	00000c7b 	.word	0x00000c7b
     b80:	00000a67 	.word	0x00000a67
     b84:	00000a67 	.word	0x00000a67
     b88:	00000ba1 	.word	0x00000ba1
     b8c:	00000a67 	.word	0x00000a67
     b90:	00000c55 	.word	0x00000c55
     b94:	00000a67 	.word	0x00000a67
     b98:	00000a67 	.word	0x00000a67
     b9c:	00000c55 	.word	0x00000c55
			if (precision >= 0) {
     ba0:	f1ba 0f00 	cmp.w	sl, #0
			bps = (const char *)value->ptr;
     ba4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
			if (precision >= 0) {
     ba6:	db35      	blt.n	c14 <__z_interrupt_stack_SIZEOF+0x3d4>
				len = strnlen(bps, precision);
     ba8:	4651      	mov	r1, sl
     baa:	4638      	mov	r0, r7
     bac:	f003 f9ee 	bl	3f8c <strnlen>
			bpe = bps + len;
     bb0:	eb07 0a00 	add.w	sl, r7, r0
		if (bps == NULL) {
     bb4:	2f00      	cmp	r7, #0
     bb6:	f43f af56 	beq.w	a66 <__z_interrupt_stack_SIZEOF+0x226>
		char sign = 0;
     bba:	2600      	movs	r6, #0
		if (conv->altform_0c) {
     bbc:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     bc0:	f013 0210 	ands.w	r2, r3, #16
     bc4:	9205      	str	r2, [sp, #20]
     bc6:	f000 8093 	beq.w	cf0 <__z_interrupt_stack_SIZEOF+0x4b0>
			nj_len += 2U;
     bca:	3002      	adds	r0, #2
		if (conv->pad_fp) {
     bcc:	065b      	lsls	r3, r3, #25
		nj_len += conv->pad0_value;
     bce:	9a11      	ldr	r2, [sp, #68]	; 0x44
			nj_len += conv->pad0_pre_exp;
     bd0:	bf48      	it	mi
     bd2:	9b12      	ldrmi	r3, [sp, #72]	; 0x48
		nj_len += conv->pad0_value;
     bd4:	9204      	str	r2, [sp, #16]
     bd6:	4410      	add	r0, r2
			nj_len += conv->pad0_pre_exp;
     bd8:	bf48      	it	mi
     bda:	18c0      	addmi	r0, r0, r3
		if (width > 0) {
     bdc:	f1b8 0f00 	cmp.w	r8, #0
     be0:	f340 80a0 	ble.w	d24 <__z_interrupt_stack_SIZEOF+0x4e4>
			if (!conv->flag_dash) {
     be4:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
			width -= (int)nj_len;
     be8:	eba8 0800 	sub.w	r8, r8, r0
			if (!conv->flag_dash) {
     bec:	f3c2 0380 	ubfx	r3, r2, #2, #1
     bf0:	0750      	lsls	r0, r2, #29
     bf2:	9306      	str	r3, [sp, #24]
     bf4:	f100 8096 	bmi.w	d24 <__z_interrupt_stack_SIZEOF+0x4e4>
				if (conv->flag_zero) {
     bf8:	0651      	lsls	r1, r2, #25
     bfa:	f140 8089 	bpl.w	d10 <__z_interrupt_stack_SIZEOF+0x4d0>
					if (sign != 0) {
     bfe:	b13e      	cbz	r6, c10 <__z_interrupt_stack_SIZEOF+0x3d0>
						OUTC(sign);
     c00:	4659      	mov	r1, fp
     c02:	4630      	mov	r0, r6
     c04:	47c8      	blx	r9
     c06:	2800      	cmp	r0, #0
     c08:	db7f      	blt.n	d0a <__z_interrupt_stack_SIZEOF+0x4ca>
     c0a:	9b06      	ldr	r3, [sp, #24]
     c0c:	3501      	adds	r5, #1
     c0e:	461e      	mov	r6, r3
					pad = '0';
     c10:	2230      	movs	r2, #48	; 0x30
     c12:	e07e      	b.n	d12 <__z_interrupt_stack_SIZEOF+0x4d2>
				len = strlen(bps);
     c14:	4638      	mov	r0, r7
     c16:	f003 f9b2 	bl	3f7e <strlen>
     c1a:	e7c9      	b.n	bb0 <__z_interrupt_stack_SIZEOF+0x370>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     c1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
     c1e:	f88d 3020 	strb.w	r3, [sp, #32]
		char sign = 0;
     c22:	2600      	movs	r6, #0
			bps = buf;
     c24:	af08      	add	r7, sp, #32
			bpe = buf + 1;
     c26:	f10d 0a21 	add.w	sl, sp, #33	; 0x21
		size_t nj_len = (bpe - bps);
     c2a:	2001      	movs	r0, #1
     c2c:	e7c6      	b.n	bbc <__z_interrupt_stack_SIZEOF+0x37c>
			if (conv->flag_plus) {
     c2e:	0719      	lsls	r1, r3, #28
			} else if (conv->flag_space) {
     c30:	bf5c      	itt	pl
     c32:	f3c3 1300 	ubfxpl	r3, r3, #4, #1
     c36:	015e      	lslpl	r6, r3, #5
			sint = value->sint;
     c38:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
				sign = '+';
     c3c:	bf48      	it	mi
     c3e:	262b      	movmi	r6, #43	; 0x2b
			if (sint < 0) {
     c40:	2b00      	cmp	r3, #0
     c42:	f6bf af62 	bge.w	b0a <__z_interrupt_stack_SIZEOF+0x2ca>
				value->uint = (uint_value_type)-sint;
     c46:	4252      	negs	r2, r2
     c48:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     c4c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
				sign = '-';
     c50:	262d      	movs	r6, #45	; 0x2d
     c52:	e75a      	b.n	b0a <__z_interrupt_stack_SIZEOF+0x2ca>
		switch (conv->specifier) {
     c54:	2600      	movs	r6, #0
     c56:	e758      	b.n	b0a <__z_interrupt_stack_SIZEOF+0x2ca>
		char sign = 0;
     c58:	2600      	movs	r6, #0
				conv->flag_zero = false;
     c5a:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
				size_t len = bpe - bps;
     c5e:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     c62:	1bdb      	subs	r3, r3, r7
				conv->flag_zero = false;
     c64:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
     c68:	459a      	cmp	sl, r3
				conv->flag_zero = false;
     c6a:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				if (len < (size_t)precision) {
     c6e:	f67f af5a 	bls.w	b26 <__z_interrupt_stack_SIZEOF+0x2e6>
					conv->pad0_value = precision - (int)len;
     c72:	ebaa 0303 	sub.w	r3, sl, r3
     c76:	9311      	str	r3, [sp, #68]	; 0x44
     c78:	e755      	b.n	b26 <__z_interrupt_stack_SIZEOF+0x2e6>
			if (value->ptr != NULL) {
     c7a:	980e      	ldr	r0, [sp, #56]	; 0x38
     c7c:	b390      	cbz	r0, ce4 <__z_interrupt_stack_SIZEOF+0x4a4>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     c7e:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     c82:	9300      	str	r3, [sp, #0]
     c84:	aa10      	add	r2, sp, #64	; 0x40
     c86:	ab08      	add	r3, sp, #32
     c88:	2100      	movs	r1, #0
     c8a:	f003 f8ff 	bl	3e8c <encode_uint>
				conv->altform_0c = true;
     c8e:	f8bd 3042 	ldrh.w	r3, [sp, #66]	; 0x42
     c92:	f003 03ef 	and.w	r3, r3, #239	; 0xef
     c96:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
     c9a:	f043 0310 	orr.w	r3, r3, #16
			if (precision >= 0) {
     c9e:	f1ba 0f00 	cmp.w	sl, #0
				bps = encode_uint((uintptr_t)value->ptr, conv,
     ca2:	4607      	mov	r7, r0
				conv->altform_0c = true;
     ca4:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
			if (precision >= 0) {
     ca8:	dad6      	bge.n	c58 <__z_interrupt_stack_SIZEOF+0x418>
		if (bps == NULL) {
     caa:	2800      	cmp	r0, #0
     cac:	f43f aedb 	beq.w	a66 <__z_interrupt_stack_SIZEOF+0x226>
		size_t nj_len = (bpe - bps);
     cb0:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     cb4:	1a18      	subs	r0, r3, r0
		char sign = 0;
     cb6:	2600      	movs	r6, #0
     cb8:	469a      	mov	sl, r3
     cba:	e77f      	b.n	bbc <__z_interrupt_stack_SIZEOF+0x37c>
				store_count(conv, value->ptr, count);
     cbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	switch ((enum length_mod_enum)conv->length_mod) {
     cbe:	2907      	cmp	r1, #7
     cc0:	f63f aed1 	bhi.w	a66 <__z_interrupt_stack_SIZEOF+0x226>
     cc4:	e8df f001 	tbb	[pc, r1]
     cc8:	0c06040c 	.word	0x0c06040c
     ccc:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
     cd0:	701d      	strb	r5, [r3, #0]
		if (bps == NULL) {
     cd2:	e6c8      	b.n	a66 <__z_interrupt_stack_SIZEOF+0x226>
		*(short *)dp = (short)count;
     cd4:	801d      	strh	r5, [r3, #0]
		if (bps == NULL) {
     cd6:	e6c6      	b.n	a66 <__z_interrupt_stack_SIZEOF+0x226>
		*(intmax_t *)dp = (intmax_t)count;
     cd8:	17ea      	asrs	r2, r5, #31
     cda:	e9c3 5200 	strd	r5, r2, [r3]
		if (bps == NULL) {
     cde:	e6c2      	b.n	a66 <__z_interrupt_stack_SIZEOF+0x226>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     ce0:	601d      	str	r5, [r3, #0]
		if (bps == NULL) {
     ce2:	e6c0      	b.n	a66 <__z_interrupt_stack_SIZEOF+0x226>
     ce4:	4f2e      	ldr	r7, [pc, #184]	; (da0 <__z_interrupt_stack_SIZEOF+0x560>)
		char sign = 0;
     ce6:	4606      	mov	r6, r0
			bpe = bps + 5;
     ce8:	f107 0a05 	add.w	sl, r7, #5
		size_t nj_len = (bpe - bps);
     cec:	2005      	movs	r0, #5
     cee:	e765      	b.n	bbc <__z_interrupt_stack_SIZEOF+0x37c>
		} else if (conv->altform_0) {
     cf0:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
     cf2:	bf48      	it	mi
     cf4:	3001      	addmi	r0, #1
     cf6:	e769      	b.n	bcc <__z_interrupt_stack_SIZEOF+0x38c>
     cf8:	9307      	str	r3, [sp, #28]
					OUTC(pad);
     cfa:	4610      	mov	r0, r2
     cfc:	9206      	str	r2, [sp, #24]
     cfe:	4659      	mov	r1, fp
     d00:	47c8      	blx	r9
     d02:	2800      	cmp	r0, #0
     d04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
     d08:	da04      	bge.n	d14 <__z_interrupt_stack_SIZEOF+0x4d4>
#undef OUTS
#undef OUTC
}
     d0a:	b015      	add	sp, #84	; 0x54
     d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
     d10:	2220      	movs	r2, #32
					pad = '0';
     d12:	4643      	mov	r3, r8
				while (width-- > 0) {
     d14:	4619      	mov	r1, r3
     d16:	2900      	cmp	r1, #0
     d18:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
     d1c:	dcec      	bgt.n	cf8 <__z_interrupt_stack_SIZEOF+0x4b8>
     d1e:	4445      	add	r5, r8
     d20:	1a6d      	subs	r5, r5, r1
     d22:	4698      	mov	r8, r3
		if (sign != 0) {
     d24:	b12e      	cbz	r6, d32 <__z_interrupt_stack_SIZEOF+0x4f2>
			OUTC(sign);
     d26:	4659      	mov	r1, fp
     d28:	4630      	mov	r0, r6
     d2a:	47c8      	blx	r9
     d2c:	2800      	cmp	r0, #0
     d2e:	dbec      	blt.n	d0a <__z_interrupt_stack_SIZEOF+0x4ca>
     d30:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
     d32:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     d36:	06da      	lsls	r2, r3, #27
     d38:	d401      	bmi.n	d3e <__z_interrupt_stack_SIZEOF+0x4fe>
     d3a:	071b      	lsls	r3, r3, #28
     d3c:	d505      	bpl.n	d4a <__z_interrupt_stack_SIZEOF+0x50a>
				OUTC('0');
     d3e:	4659      	mov	r1, fp
     d40:	2030      	movs	r0, #48	; 0x30
     d42:	47c8      	blx	r9
     d44:	2800      	cmp	r0, #0
     d46:	dbe0      	blt.n	d0a <__z_interrupt_stack_SIZEOF+0x4ca>
     d48:	3501      	adds	r5, #1
			if (conv->altform_0c) {
     d4a:	9b05      	ldr	r3, [sp, #20]
     d4c:	b133      	cbz	r3, d5c <__z_interrupt_stack_SIZEOF+0x51c>
				OUTC(conv->specifier);
     d4e:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
     d52:	4659      	mov	r1, fp
     d54:	47c8      	blx	r9
     d56:	2800      	cmp	r0, #0
     d58:	dbd7      	blt.n	d0a <__z_interrupt_stack_SIZEOF+0x4ca>
     d5a:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     d5c:	9e04      	ldr	r6, [sp, #16]
     d5e:	442e      	add	r6, r5
     d60:	e005      	b.n	d6e <__z_interrupt_stack_SIZEOF+0x52e>
				OUTC('0');
     d62:	4659      	mov	r1, fp
     d64:	2030      	movs	r0, #48	; 0x30
     d66:	47c8      	blx	r9
     d68:	2800      	cmp	r0, #0
     d6a:	dbce      	blt.n	d0a <__z_interrupt_stack_SIZEOF+0x4ca>
     d6c:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     d6e:	1b73      	subs	r3, r6, r5
     d70:	2b00      	cmp	r3, #0
     d72:	dcf6      	bgt.n	d62 <__z_interrupt_stack_SIZEOF+0x522>
			OUTS(bps, bpe);
     d74:	4653      	mov	r3, sl
     d76:	463a      	mov	r2, r7
     d78:	4659      	mov	r1, fp
     d7a:	4648      	mov	r0, r9
     d7c:	f003 f8cc 	bl	3f18 <outs>
     d80:	2800      	cmp	r0, #0
     d82:	dbc2      	blt.n	d0a <__z_interrupt_stack_SIZEOF+0x4ca>
     d84:	4405      	add	r5, r0
		while (width > 0) {
     d86:	44a8      	add	r8, r5
     d88:	eba8 0305 	sub.w	r3, r8, r5
     d8c:	2b00      	cmp	r3, #0
     d8e:	f77f ae6a 	ble.w	a66 <__z_interrupt_stack_SIZEOF+0x226>
			OUTC(' ');
     d92:	4659      	mov	r1, fp
     d94:	2020      	movs	r0, #32
     d96:	47c8      	blx	r9
     d98:	2800      	cmp	r0, #0
     d9a:	dbb6      	blt.n	d0a <__z_interrupt_stack_SIZEOF+0x4ca>
     d9c:	3501      	adds	r5, #1
			--width;
     d9e:	e7f3      	b.n	d88 <__z_interrupt_stack_SIZEOF+0x548>
     da0:	00004b10 	.word	0x00004b10

00000da4 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
     da4:	f001 bc6a 	b.w	267c <SystemInit>

00000da8 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
     da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     dac:	4605      	mov	r5, r0
	__asm__ volatile(
     dae:	f04f 0320 	mov.w	r3, #32
     db2:	f3ef 8611 	mrs	r6, BASEPRI
     db6:	f383 8812 	msr	BASEPRI_MAX, r3
     dba:	f3bf 8f6f 	isb	sy
	return list->head;
     dbe:	4b0e      	ldr	r3, [pc, #56]	; (df8 <pm_state_notify+0x50>)
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
     dc0:	4f0e      	ldr	r7, [pc, #56]	; (dfc <pm_state_notify+0x54>)
     dc2:	681c      	ldr	r4, [r3, #0]
     dc4:	f8df 8038 	ldr.w	r8, [pc, #56]	; e00 <pm_state_notify+0x58>
     dc8:	f04f 090c 	mov.w	r9, #12
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     dcc:	b92c      	cbnz	r4, dda <pm_state_notify+0x32>
	__asm__ volatile(
     dce:	f386 8811 	msr	BASEPRI, r6
     dd2:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
     dd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			callback = notifier->state_exit;
     dda:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
			callback = notifier->state_entry;
     dde:	2d00      	cmp	r5, #0
     de0:	bf18      	it	ne
     de2:	4613      	movne	r3, r2
		if (callback) {
     de4:	b12b      	cbz	r3, df2 <pm_state_notify+0x4a>
			callback(z_cpus_pm_state[_current_cpu->id].state);
     de6:	f898 2014 	ldrb.w	r2, [r8, #20]
     dea:	fb09 f202 	mul.w	r2, r9, r2
     dee:	5cb8      	ldrb	r0, [r7, r2]
     df0:	4798      	blx	r3
	return node->next;
     df2:	6824      	ldr	r4, [r4, #0]
     df4:	e7ea      	b.n	dcc <pm_state_notify+0x24>
     df6:	bf00      	nop
     df8:	20000210 	.word	0x20000210
     dfc:	20000204 	.word	0x20000204
     e00:	20000364 	.word	0x20000364

00000e04 <pm_system_resume>:

void pm_system_resume(void)
{
     e04:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = CURRENT_CPU;
     e06:	4b19      	ldr	r3, [pc, #100]	; (e6c <pm_system_resume+0x68>)
     e08:	7d1c      	ldrb	r4, [r3, #20]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     e0a:	f3bf 8f5b 	dmb	ish
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     e0e:	f004 031f 	and.w	r3, r4, #31
     e12:	2201      	movs	r2, #1
     e14:	409a      	lsls	r2, r3
     e16:	4b16      	ldr	r3, [pc, #88]	; (e70 <pm_system_resume+0x6c>)
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     e18:	0961      	lsrs	r1, r4, #5
     e1a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
     e1e:	43d0      	mvns	r0, r2
     e20:	e853 1f00 	ldrex	r1, [r3]
     e24:	ea01 0500 	and.w	r5, r1, r0
     e28:	e843 5600 	strex	r6, r5, [r3]
     e2c:	2e00      	cmp	r6, #0
     e2e:	d1f7      	bne.n	e20 <pm_system_resume+0x1c>
     e30:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
     e34:	420a      	tst	r2, r1
     e36:	d013      	beq.n	e60 <pm_system_resume+0x5c>
	if (pm_state_exit_post_ops != NULL) {
     e38:	4b0e      	ldr	r3, [pc, #56]	; (e74 <pm_system_resume+0x70>)
     e3a:	4d0f      	ldr	r5, [pc, #60]	; (e78 <pm_system_resume+0x74>)
     e3c:	b18b      	cbz	r3, e62 <pm_system_resume+0x5e>
		pm_state_exit_post_ops(info->state, info->substate_id);
     e3e:	230c      	movs	r3, #12
     e40:	4363      	muls	r3, r4
     e42:	18ea      	adds	r2, r5, r3
     e44:	5ce8      	ldrb	r0, [r5, r3]
     e46:	7851      	ldrb	r1, [r2, #1]
     e48:	f003 f8cc 	bl	3fe4 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
     e4c:	2000      	movs	r0, #0
     e4e:	f7ff ffab 	bl	da8 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
     e52:	230c      	movs	r3, #12
     e54:	435c      	muls	r4, r3
     e56:	192a      	adds	r2, r5, r4
     e58:	2300      	movs	r3, #0
     e5a:	512b      	str	r3, [r5, r4]
     e5c:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
     e60:	bd70      	pop	{r4, r5, r6, pc}
     e62:	f383 8811 	msr	BASEPRI, r3
     e66:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
     e6a:	e7ef      	b.n	e4c <pm_system_resume+0x48>
     e6c:	20000364 	.word	0x20000364
     e70:	20000218 	.word	0x20000218
     e74:	00003fe5 	.word	0x00003fe5
     e78:	20000204 	.word	0x20000204

00000e7c <pm_system_suspend>:

	return true;
}

bool pm_system_suspend(int32_t ticks)
{
     e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t id = CURRENT_CPU;
     e80:	4b35      	ldr	r3, [pc, #212]	; (f58 <pm_system_suspend+0xdc>)
{
     e82:	4607      	mov	r7, r0
	uint8_t id = CURRENT_CPU;
     e84:	7d1d      	ldrb	r5, [r3, #20]
	__asm__ volatile(
     e86:	f04f 0320 	mov.w	r3, #32
     e8a:	f3ef 8811 	mrs	r8, BASEPRI
     e8e:	f383 8812 	msr	BASEPRI_MAX, r3
     e92:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key;

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	key = k_spin_lock(&pm_forced_state_lock);
	if (z_cpus_pm_forced_state[id].state != PM_STATE_ACTIVE) {
     e96:	240c      	movs	r4, #12
     e98:	4b30      	ldr	r3, [pc, #192]	; (f5c <pm_system_suspend+0xe0>)
     e9a:	4e31      	ldr	r6, [pc, #196]	; (f60 <pm_system_suspend+0xe4>)
     e9c:	436c      	muls	r4, r5
     e9e:	191a      	adds	r2, r3, r4
     ea0:	5d19      	ldrb	r1, [r3, r4]
     ea2:	2900      	cmp	r1, #0
     ea4:	d04c      	beq.n	f40 <pm_system_suspend+0xc4>
		z_cpus_pm_state[id] = z_cpus_pm_forced_state[id];
     ea6:	ca07      	ldmia	r2, {r0, r1, r2}
     ea8:	eb06 0c04 	add.w	ip, r6, r4
     eac:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		z_cpus_pm_forced_state[id].state = PM_STATE_ACTIVE;
     eb0:	2200      	movs	r2, #0
     eb2:	551a      	strb	r2, [r3, r4]
	__asm__ volatile(
     eb4:	f388 8811 	msr	BASEPRI, r8
     eb8:	f3bf 8f6f 	isb	sy
			z_cpus_pm_state[id] = *info;
		}
	}
	k_spin_unlock(&pm_forced_state_lock, key);

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
     ebc:	230c      	movs	r3, #12
     ebe:	436b      	muls	r3, r5
     ec0:	18f2      	adds	r2, r6, r3
     ec2:	5cf0      	ldrb	r0, [r6, r3]
     ec4:	2800      	cmp	r0, #0
     ec6:	d039      	beq.n	f3c <pm_system_suspend+0xc0>
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		return false;
	}

	if (ticks != K_TICKS_FOREVER) {
     ec8:	1c7b      	adds	r3, r7, #1
     eca:	d010      	beq.n	eee <pm_system_suspend+0x72>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
     ecc:	f8d2 c008 	ldr.w	ip, [r2, #8]
     ed0:	4c24      	ldr	r4, [pc, #144]	; (f64 <pm_system_suspend+0xe8>)
     ed2:	4a25      	ldr	r2, [pc, #148]	; (f68 <pm_system_suspend+0xec>)
     ed4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     ed8:	2100      	movs	r1, #0
     eda:	fbec 4100 	umlal	r4, r1, ip, r0
     ede:	2300      	movs	r3, #0
     ee0:	4620      	mov	r0, r4
     ee2:	f7ff f90d 	bl	100 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
     ee6:	2101      	movs	r1, #1
     ee8:	1a38      	subs	r0, r7, r0
     eea:	f003 fc0f 	bl	470c <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
     eee:	f002 fc3d 	bl	376c <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
     ef2:	2001      	movs	r0, #1
     ef4:	f7ff ff58 	bl	da8 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
     ef8:	f3bf 8f5b 	dmb	ish
     efc:	4b1b      	ldr	r3, [pc, #108]	; (f6c <pm_system_suspend+0xf0>)
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
     efe:	096a      	lsrs	r2, r5, #5
     f00:	eb03 0382 	add.w	r3, r3, r2, lsl #2
	atomic_val_t mask = ATOMIC_MASK(bit);
     f04:	f005 011f 	and.w	r1, r5, #31
     f08:	2201      	movs	r2, #1
     f0a:	408a      	lsls	r2, r1
     f0c:	e853 0f00 	ldrex	r0, [r3]
     f10:	4310      	orrs	r0, r2
     f12:	e843 0100 	strex	r1, r0, [r3]
     f16:	2900      	cmp	r1, #0
     f18:	d1f8      	bne.n	f0c <pm_system_suspend+0x90>
     f1a:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
     f1e:	4b14      	ldr	r3, [pc, #80]	; (f70 <pm_system_suspend+0xf4>)
     f20:	b13b      	cbz	r3, f32 <pm_system_suspend+0xb6>
		pm_state_set(info->state, info->substate_id);
     f22:	230c      	movs	r3, #12
     f24:	fb03 f005 	mul.w	r0, r3, r5
     f28:	1833      	adds	r3, r6, r0
     f2a:	5c30      	ldrb	r0, [r6, r0]
     f2c:	7859      	ldrb	r1, [r3, #1]
     f2e:	f003 f84d 	bl	3fcc <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
     f32:	f7ff ff67 	bl	e04 <pm_system_resume>
	k_sched_unlock();
     f36:	f002 fc2d 	bl	3794 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

	return true;
     f3a:	2001      	movs	r0, #1
}
     f3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		info = pm_policy_next_state(id, ticks);
     f40:	4601      	mov	r1, r0
     f42:	4628      	mov	r0, r5
     f44:	f000 f816 	bl	f74 <pm_policy_next_state>
		if (info != NULL) {
     f48:	2800      	cmp	r0, #0
     f4a:	d0b3      	beq.n	eb4 <pm_system_suspend+0x38>
			z_cpus_pm_state[id] = *info;
     f4c:	c807      	ldmia	r0, {r0, r1, r2}
     f4e:	4434      	add	r4, r6
     f50:	e884 0007 	stmia.w	r4, {r0, r1, r2}
     f54:	e7ae      	b.n	eb4 <pm_system_suspend+0x38>
     f56:	bf00      	nop
     f58:	20000364 	.word	0x20000364
     f5c:	200001f8 	.word	0x200001f8
     f60:	20000204 	.word	0x20000204
     f64:	000f423f 	.word	0x000f423f
     f68:	000f4240 	.word	0x000f4240
     f6c:	20000218 	.word	0x20000218
     f70:	00003fcd 	.word	0x00003fcd

00000f74 <pm_policy_next_state>:
	}
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
     f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     f78:	b085      	sub	sp, #20
     f7a:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
     f7c:	a903      	add	r1, sp, #12
     f7e:	f000 f843 	bl	1008 <pm_state_cpu_get_all>

		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);

		/* skip state if it brings too much latency */
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
     f82:	4b1e      	ldr	r3, [pc, #120]	; (ffc <pm_policy_next_state+0x88>)
     f84:	9d03      	ldr	r5, [sp, #12]
     f86:	f8d3 a000 	ldr.w	sl, [r3]
     f8a:	f8df 8074 	ldr.w	r8, [pc, #116]	; 1000 <CONFIG_FPROTECT_BLOCK_SIZE>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
     f8e:	1e43      	subs	r3, r0, #1
     f90:	b21b      	sxth	r3, r3
     f92:	eb03 0343 	add.w	r3, r3, r3, lsl #1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
     f96:	4604      	mov	r4, r0
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
     f98:	eb05 0583 	add.w	r5, r5, r3, lsl #2
     f9c:	f44f 4700 	mov.w	r7, #32768	; 0x8000
     fa0:	f04f 0b00 	mov.w	fp, #0
     fa4:	b924      	cbnz	r4, fb0 <pm_policy_next_state+0x3c>
		    (ticks >= (min_residency + exit_latency))) {
			return state;
		}
	}

	return NULL;
     fa6:	46a1      	mov	r9, r4
}
     fa8:	4648      	mov	r0, r9
     faa:	b005      	add	sp, #20
     fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     fb0:	6868      	ldr	r0, [r5, #4]
     fb2:	4a14      	ldr	r2, [pc, #80]	; (1004 <CONFIG_FPROTECT_BLOCK_SIZE+0x4>)
     fb4:	46c4      	mov	ip, r8
     fb6:	4659      	mov	r1, fp
     fb8:	fbe0 c107 	umlal	ip, r1, r0, r7
     fbc:	2300      	movs	r3, #0
     fbe:	4660      	mov	r0, ip
     fc0:	f7ff f89e 	bl	100 <__aeabi_uldivmod>
     fc4:	9001      	str	r0, [sp, #4]
     fc6:	68a8      	ldr	r0, [r5, #8]
     fc8:	4a0e      	ldr	r2, [pc, #56]	; (1004 <CONFIG_FPROTECT_BLOCK_SIZE+0x4>)
     fca:	46c4      	mov	ip, r8
     fcc:	4659      	mov	r1, fp
     fce:	fbe0 c107 	umlal	ip, r1, r0, r7
     fd2:	2300      	movs	r3, #0
     fd4:	4660      	mov	r0, ip
     fd6:	f7ff f893 	bl	100 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
     fda:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
		const struct pm_state_info *state = &cpu_states[i];
     fde:	46a9      	mov	r9, r5
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
     fe0:	d001      	beq.n	fe6 <pm_policy_next_state+0x72>
     fe2:	4582      	cmp	sl, r0
     fe4:	d905      	bls.n	ff2 <pm_policy_next_state+0x7e>
		if ((ticks == K_TICKS_FOREVER) ||
     fe6:	1c73      	adds	r3, r6, #1
     fe8:	d0de      	beq.n	fa8 <pm_policy_next_state+0x34>
		    (ticks >= (min_residency + exit_latency))) {
     fea:	9b01      	ldr	r3, [sp, #4]
     fec:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
     fee:	42b0      	cmp	r0, r6
     ff0:	d9da      	bls.n	fa8 <pm_policy_next_state+0x34>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
     ff2:	3c01      	subs	r4, #1
     ff4:	b2a4      	uxth	r4, r4
     ff6:	3d0c      	subs	r5, #12
     ff8:	e7d4      	b.n	fa4 <pm_policy_next_state+0x30>
     ffa:	bf00      	nop
     ffc:	20000004 	.word	0x20000004
    1000:	000f423f 	.word	0x000f423f
    1004:	000f4240 	.word	0x000f4240

00001008 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD_SEP(DT_PATH(cpus), DT_NUM_CPU_POWER_STATES, (,))
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    1008:	b908      	cbnz	r0, 100e <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    100a:	4b02      	ldr	r3, [pc, #8]	; (1014 <pm_state_cpu_get_all+0xc>)
    100c:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    100e:	2000      	movs	r0, #0
    1010:	4770      	bx	lr
    1012:	bf00      	nop
    1014:	000049c8 	.word	0x000049c8

00001018 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    1018:	4901      	ldr	r1, [pc, #4]	; (1020 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    101a:	2210      	movs	r2, #16
	str	r2, [r1]
    101c:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    101e:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    1020:	e000ed10 	.word	0xe000ed10

00001024 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    1024:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    1026:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    1028:	f380 8811 	msr	BASEPRI, r0
	isb
    102c:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    1030:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    1034:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    1036:	b662      	cpsie	i
	isb
    1038:	f3bf 8f6f 	isb	sy

	bx	lr
    103c:	4770      	bx	lr
    103e:	bf00      	nop

00001040 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    1040:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    1042:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    1044:	f381 8811 	msr	BASEPRI, r1

	wfe
    1048:	bf20      	wfe

	msr	BASEPRI, r0
    104a:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    104e:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    1050:	4770      	bx	lr
    1052:	bf00      	nop

00001054 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    1054:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    1056:	2800      	cmp	r0, #0
    1058:	db07      	blt.n	106a <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    105a:	4a04      	ldr	r2, [pc, #16]	; (106c <arch_irq_enable+0x18>)
    105c:	0941      	lsrs	r1, r0, #5
    105e:	2301      	movs	r3, #1
    1060:	f000 001f 	and.w	r0, r0, #31
    1064:	4083      	lsls	r3, r0
    1066:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    106a:	4770      	bx	lr
    106c:	e000e100 	.word	0xe000e100

00001070 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    1070:	4b05      	ldr	r3, [pc, #20]	; (1088 <arch_irq_is_enabled+0x18>)
    1072:	0942      	lsrs	r2, r0, #5
    1074:	f000 001f 	and.w	r0, r0, #31
    1078:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    107c:	2301      	movs	r3, #1
    107e:	fa03 f000 	lsl.w	r0, r3, r0
}
    1082:	4010      	ands	r0, r2
    1084:	4770      	bx	lr
    1086:	bf00      	nop
    1088:	e000e100 	.word	0xe000e100

0000108c <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    108c:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    108e:	2800      	cmp	r0, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1090:	bfa8      	it	ge
    1092:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    1096:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    109a:	bfb8      	it	lt
    109c:	4b06      	ldrlt	r3, [pc, #24]	; (10b8 <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    109e:	ea4f 1141 	mov.w	r1, r1, lsl #5
    10a2:	bfac      	ite	ge
    10a4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    10a8:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    10ac:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    10ae:	bfb4      	ite	lt
    10b0:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    10b2:	f880 1300 	strbge.w	r1, [r0, #768]	; 0x300
}
    10b6:	4770      	bx	lr
    10b8:	e000ed14 	.word	0xe000ed14

000010bc <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    10bc:	bf30      	wfi
    b z_SysNmiOnReset
    10be:	f7ff bffd 	b.w	10bc <z_SysNmiOnReset>
    10c2:	bf00      	nop

000010c4 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    10c4:	4a0b      	ldr	r2, [pc, #44]	; (10f4 <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    10c6:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    10c8:	4b0b      	ldr	r3, [pc, #44]	; (10f8 <z_arm_prep_c+0x34>)
    10ca:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    10ce:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    10d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    10d4:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    10d8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    10dc:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    10e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    10e4:	f001 ffda 	bl	309c <z_bss_zero>
	z_data_copy();
    10e8:	f002 fc7e 	bl	39e8 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    10ec:	f000 f9d6 	bl	149c <z_arm_interrupt_init>
	z_cstart();
    10f0:	f002 f818 	bl	3124 <z_cstart>
    10f4:	00000000 	.word	0x00000000
    10f8:	e000ed00 	.word	0xe000ed00

000010fc <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    10fc:	4a09      	ldr	r2, [pc, #36]	; (1124 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    10fe:	490a      	ldr	r1, [pc, #40]	; (1128 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    1100:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    1102:	6809      	ldr	r1, [r1, #0]
    1104:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1106:	4909      	ldr	r1, [pc, #36]	; (112c <arch_swap+0x30>)
	_current->arch.basepri = key;
    1108:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    110a:	684b      	ldr	r3, [r1, #4]
    110c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1110:	604b      	str	r3, [r1, #4]
    1112:	2300      	movs	r3, #0
    1114:	f383 8811 	msr	BASEPRI, r3
    1118:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    111c:	6893      	ldr	r3, [r2, #8]
}
    111e:	6f98      	ldr	r0, [r3, #120]	; 0x78
    1120:	4770      	bx	lr
    1122:	bf00      	nop
    1124:	20000364 	.word	0x20000364
    1128:	00004ae4 	.word	0x00004ae4
    112c:	e000ed00 	.word	0xe000ed00

00001130 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    1130:	4912      	ldr	r1, [pc, #72]	; (117c <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    1132:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    1134:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    1138:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    113a:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    113e:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1142:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    1144:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    1148:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    114c:	4f0c      	ldr	r7, [pc, #48]	; (1180 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    114e:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    1152:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    1154:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    1156:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1158:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    115a:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    115c:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    115e:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    1162:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    1164:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    1166:	f000 fa35 	bl	15d4 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    116a:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    116e:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    1172:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    1176:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    117a:	4770      	bx	lr
    ldr r1, =_kernel
    117c:	20000364 	.word	0x20000364
    ldr v4, =_SCS_ICSR
    1180:	e000ed04 	.word	0xe000ed04

00001184 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1184:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1188:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    118a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    118e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1192:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1194:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1198:	2902      	cmp	r1, #2
    beq _oops
    119a:	d0ff      	beq.n	119c <_oops>

0000119c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    119c:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
    119e:	f002 fed5 	bl	3f4c <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
    11a2:	bd01      	pop	{r0, pc}

000011a4 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    11a4:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    11a8:	9b00      	ldr	r3, [sp, #0]
    11aa:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    11ae:	490a      	ldr	r1, [pc, #40]	; (11d8 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    11b0:	9b01      	ldr	r3, [sp, #4]
    11b2:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    11b6:	9b02      	ldr	r3, [sp, #8]
    11b8:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    11bc:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    11c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    11c4:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    11c8:	f842 1c08 	str.w	r1, [r2, #-8]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    11cc:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    11ce:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    11d0:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    11d2:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    11d4:	4770      	bx	lr
    11d6:	bf00      	nop
    11d8:	00003cc7 	.word	0x00003cc7

000011dc <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    11dc:	4a09      	ldr	r2, [pc, #36]	; (1204 <z_check_thread_stack_fail+0x28>)
{
    11de:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    11e0:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    11e2:	b170      	cbz	r0, 1202 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    11e4:	f113 0f16 	cmn.w	r3, #22
    11e8:	6e40      	ldr	r0, [r0, #100]	; 0x64
    11ea:	d005      	beq.n	11f8 <z_check_thread_stack_fail+0x1c>
    11ec:	f1a0 0240 	sub.w	r2, r0, #64	; 0x40
    11f0:	429a      	cmp	r2, r3
    11f2:	d805      	bhi.n	1200 <z_check_thread_stack_fail+0x24>
    11f4:	4283      	cmp	r3, r0
    11f6:	d203      	bcs.n	1200 <z_check_thread_stack_fail+0x24>
		return 0;
    11f8:	4281      	cmp	r1, r0
    11fa:	bf28      	it	cs
    11fc:	2000      	movcs	r0, #0
    11fe:	4770      	bx	lr
    1200:	2000      	movs	r0, #0
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
}
    1202:	4770      	bx	lr
    1204:	20000364 	.word	0x20000364

00001208 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    1208:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    120a:	4b09      	ldr	r3, [pc, #36]	; (1230 <arch_switch_to_main_thread+0x28>)
    120c:	6098      	str	r0, [r3, #8]
{
    120e:	460d      	mov	r5, r1
    1210:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    1212:	f000 f9df 	bl	15d4 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    1216:	4620      	mov	r0, r4
    1218:	f385 8809 	msr	PSP, r5
    121c:	2100      	movs	r1, #0
    121e:	b663      	cpsie	if
    1220:	f381 8811 	msr	BASEPRI, r1
    1224:	f3bf 8f6f 	isb	sy
    1228:	2200      	movs	r2, #0
    122a:	2300      	movs	r3, #0
    122c:	f002 fd4b 	bl	3cc6 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    1230:	20000364 	.word	0x20000364

00001234 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    1234:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    1236:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    1238:	4a0b      	ldr	r2, [pc, #44]	; (1268 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    123a:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    123c:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    123e:	bf1e      	ittt	ne
	movne	r1, #0
    1240:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    1242:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    1244:	f003 f997 	blne	4576 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    1248:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    124a:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    124e:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    1252:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    1256:	4905      	ldr	r1, [pc, #20]	; (126c <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    1258:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    125a:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    125c:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    125e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    1262:	4903      	ldr	r1, [pc, #12]	; (1270 <_isr_wrapper+0x3c>)
	bx r1
    1264:	4708      	bx	r1
    1266:	0000      	.short	0x0000
	ldr r2, =_kernel
    1268:	20000364 	.word	0x20000364
	ldr r1, =_sw_isr_table
    126c:	00004820 	.word	0x00004820
	ldr r1, =z_arm_int_exit
    1270:	00001275 	.word	0x00001275

00001274 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1274:	4b04      	ldr	r3, [pc, #16]	; (1288 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    1276:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    1278:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    127a:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    127c:	d003      	beq.n	1286 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    127e:	4903      	ldr	r1, [pc, #12]	; (128c <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1280:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1284:	600a      	str	r2, [r1, #0]

00001286 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    1286:	4770      	bx	lr
	ldr r3, =_kernel
    1288:	20000364 	.word	0x20000364
	ldr r1, =_SCS_ICSR
    128c:	e000ed04 	.word	0xe000ed04

00001290 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    1290:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1292:	4b1d      	ldr	r3, [pc, #116]	; (1308 <mem_manage_fault+0x78>)
{
    1294:	4615      	mov	r5, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1296:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    1298:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    129a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    129c:	0792      	lsls	r2, r2, #30
{
    129e:	4606      	mov	r6, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    12a0:	d522      	bpl.n	12e8 <mem_manage_fault+0x58>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    12a2:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    12a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    12a6:	0614      	lsls	r4, r2, #24
    12a8:	d51e      	bpl.n	12e8 <mem_manage_fault+0x58>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    12aa:	b119      	cbz	r1, 12b4 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    12ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    12ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    12b2:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    12b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    12b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    12b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    12ba:	4c13      	ldr	r4, [pc, #76]	; (1308 <mem_manage_fault+0x78>)
    12bc:	f012 0f10 	tst.w	r2, #16
    12c0:	d115      	bne.n	12ee <mem_manage_fault+0x5e>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    12c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    12c4:	0799      	lsls	r1, r3, #30
    12c6:	d412      	bmi.n	12ee <mem_manage_fault+0x5e>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    12c8:	2000      	movs	r0, #0
	 * lazy stacking Memory Manage fault. At the time of writing, this
	 * can happen when printing.  If that's true, we should clear the
	 * pending flag in addition to the clearing the reason for the fault
	 */
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    12ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
	}
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    12cc:	4a0e      	ldr	r2, [pc, #56]	; (1308 <mem_manage_fault+0x78>)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    12ce:	069b      	lsls	r3, r3, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    12d0:	bf42      	ittt	mi
    12d2:	6a63      	ldrmi	r3, [r4, #36]	; 0x24
    12d4:	f423 5300 	bicmi.w	r3, r3, #8192	; 0x2000
    12d8:	6263      	strmi	r3, [r4, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    12da:	6a93      	ldr	r3, [r2, #40]	; 0x28
    12dc:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    12e0:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    12e2:	2300      	movs	r3, #0
    12e4:	702b      	strb	r3, [r5, #0]

	return reason;
}
    12e6:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    12e8:	f06f 0015 	mvn.w	r0, #21
    12ec:	e7e2      	b.n	12b4 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    12ee:	6863      	ldr	r3, [r4, #4]
    12f0:	051a      	lsls	r2, r3, #20
    12f2:	d5e9      	bpl.n	12c8 <mem_manage_fault+0x38>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    12f4:	4631      	mov	r1, r6
    12f6:	f7ff ff71 	bl	11dc <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    12fa:	2800      	cmp	r0, #0
    12fc:	d0e4      	beq.n	12c8 <mem_manage_fault+0x38>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    12fe:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    1302:	2002      	movs	r0, #2
    1304:	e7e1      	b.n	12ca <mem_manage_fault+0x3a>
    1306:	bf00      	nop
    1308:	e000ed00 	.word	0xe000ed00

0000130c <bus_fault.constprop.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    130c:	4b0d      	ldr	r3, [pc, #52]	; (1344 <bus_fault.constprop.0+0x38>)
    130e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1310:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1312:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1314:	0592      	lsls	r2, r2, #22
    1316:	d508      	bpl.n	132a <bus_fault.constprop.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    1318:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    131a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    131c:	0412      	lsls	r2, r2, #16
    131e:	d504      	bpl.n	132a <bus_fault.constprop.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    1320:	b118      	cbz	r0, 132a <bus_fault.constprop.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    1322:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1324:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    1328:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    132a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    132c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    132e:	05d2      	lsls	r2, r2, #23
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1330:	4a04      	ldr	r2, [pc, #16]	; (1344 <bus_fault.constprop.0+0x38>)
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1332:	bf58      	it	pl
    1334:	6a9b      	ldrpl	r3, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1336:	6a93      	ldr	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    1338:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    133a:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    133e:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    1340:	7008      	strb	r0, [r1, #0]

	return reason;
}
    1342:	4770      	bx	lr
    1344:	e000ed00 	.word	0xe000ed00

00001348 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    1348:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    134a:	4b4a      	ldr	r3, [pc, #296]	; (1474 <z_arm_fault+0x12c>)
    134c:	685b      	ldr	r3, [r3, #4]
{
    134e:	b08a      	sub	sp, #40	; 0x28
    1350:	4605      	mov	r5, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1352:	f3c3 0308 	ubfx	r3, r3, #0, #9
    1356:	2600      	movs	r6, #0
    1358:	f386 8811 	msr	BASEPRI, r6
    135c:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1360:	f002 407f 	and.w	r0, r2, #4278190080	; 0xff000000
    1364:	f1b0 4f7f 	cmp.w	r0, #4278190080	; 0xff000000
    1368:	d111      	bne.n	138e <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    136a:	f002 000c 	and.w	r0, r2, #12
    136e:	2808      	cmp	r0, #8
    1370:	d00d      	beq.n	138e <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    1372:	0710      	lsls	r0, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
    1374:	bf4c      	ite	mi
    1376:	460d      	movmi	r5, r1
			*nested_exc = true;
    1378:	2601      	movpl	r6, #1
	*recoverable = false;
    137a:	2200      	movs	r2, #0
	switch (fault) {
    137c:	3b03      	subs	r3, #3
	*recoverable = false;
    137e:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    1382:	2b03      	cmp	r3, #3
    1384:	d84d      	bhi.n	1422 <z_arm_fault+0xda>
    1386:	e8df f003 	tbb	[pc, r3]
    138a:	6504      	.short	0x6504
    138c:	6d69      	.short	0x6d69
		return NULL;
    138e:	4635      	mov	r5, r6
    1390:	e7f3      	b.n	137a <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1392:	4b38      	ldr	r3, [pc, #224]	; (1474 <z_arm_fault+0x12c>)
    1394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1396:	0791      	lsls	r1, r2, #30
    1398:	d443      	bmi.n	1422 <z_arm_fault+0xda>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    139a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    139c:	2a00      	cmp	r2, #0
    139e:	db40      	blt.n	1422 <z_arm_fault+0xda>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    13a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    13a2:	0052      	lsls	r2, r2, #1
    13a4:	d53d      	bpl.n	1422 <z_arm_fault+0xda>
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    13a6:	695a      	ldr	r2, [r3, #20]
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    13a8:	69a9      	ldr	r1, [r5, #24]
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    13aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    13ae:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    13b0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    13b4:	f3bf 8f6f 	isb	sy
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    13b8:	695a      	ldr	r2, [r3, #20]
	uint16_t fault_insn = *(ret_addr - 1);
    13ba:	f831 1c02 	ldrh.w	r1, [r1, #-2]
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    13be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    13c2:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    13c4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    13c8:	f3bf 8f6f 	isb	sy
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    13cc:	f64d 7202 	movw	r2, #57090	; 0xdf02
    13d0:	4291      	cmp	r1, r2
    13d2:	d009      	beq.n	13e8 <z_arm_fault+0xa0>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
    13d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    13d6:	b2d2      	uxtb	r2, r2
    13d8:	b142      	cbz	r2, 13ec <z_arm_fault+0xa4>
			reason = mem_manage_fault(esf, 1, recoverable);
    13da:	f10d 0207 	add.w	r2, sp, #7
    13de:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    13e0:	4628      	mov	r0, r5
    13e2:	f7ff ff55 	bl	1290 <mem_manage_fault>
    13e6:	e00a      	b.n	13fe <z_arm_fault+0xb6>
			reason = esf->basic.r0;
    13e8:	682c      	ldr	r4, [r5, #0]
    13ea:	e01b      	b.n	1424 <z_arm_fault+0xdc>
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
    13ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    13ee:	f412 4f7f 	tst.w	r2, #65280	; 0xff00
    13f2:	d006      	beq.n	1402 <z_arm_fault+0xba>
			reason = bus_fault(esf, 1, recoverable);
    13f4:	f10d 0107 	add.w	r1, sp, #7
    13f8:	2001      	movs	r0, #1
    13fa:	f7ff ff87 	bl	130c <bus_fault.constprop.0>
    13fe:	4604      	mov	r4, r0
    1400:	e010      	b.n	1424 <z_arm_fault+0xdc>
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
    1402:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1404:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
    1408:	d30b      	bcc.n	1422 <z_arm_fault+0xda>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    140a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    140c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    140e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1410:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    1412:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    1414:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1416:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1418:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    141c:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    1420:	629a      	str	r2, [r3, #40]	; 0x28
		return NULL;
    1422:	2400      	movs	r4, #0
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    1424:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1428:	b993      	cbnz	r3, 1450 <z_arm_fault+0x108>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    142a:	2220      	movs	r2, #32
    142c:	4629      	mov	r1, r5
    142e:	a802      	add	r0, sp, #8
    1430:	f002 fdb5 	bl	3f9e <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    1434:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1436:	b1be      	cbz	r6, 1468 <z_arm_fault+0x120>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    1438:	f3c3 0208 	ubfx	r2, r3, #0, #9
    143c:	b922      	cbnz	r2, 1448 <z_arm_fault+0x100>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    143e:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    1442:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1446:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    1448:	a902      	add	r1, sp, #8
    144a:	4620      	mov	r0, r4
    144c:	f002 fd7c 	bl	3f48 <z_arm_fatal_error>
}
    1450:	b00a      	add	sp, #40	; 0x28
    1452:	bd70      	pop	{r4, r5, r6, pc}
		reason = mem_manage_fault(esf, 0, recoverable);
    1454:	f10d 0207 	add.w	r2, sp, #7
    1458:	2100      	movs	r1, #0
    145a:	e7c1      	b.n	13e0 <z_arm_fault+0x98>
		reason = bus_fault(esf, 0, recoverable);
    145c:	f10d 0107 	add.w	r1, sp, #7
    1460:	2000      	movs	r0, #0
    1462:	e7ca      	b.n	13fa <z_arm_fault+0xb2>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1464:	4b03      	ldr	r3, [pc, #12]	; (1474 <z_arm_fault+0x12c>)
    1466:	e7d0      	b.n	140a <z_arm_fault+0xc2>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1468:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    146c:	f023 0301 	bic.w	r3, r3, #1
    1470:	e7e9      	b.n	1446 <z_arm_fault+0xfe>
    1472:	bf00      	nop
    1474:	e000ed00 	.word	0xe000ed00

00001478 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1478:	4a02      	ldr	r2, [pc, #8]	; (1484 <z_arm_fault_init+0xc>)
    147a:	6953      	ldr	r3, [r2, #20]
    147c:	f043 0310 	orr.w	r3, r3, #16
    1480:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    1482:	4770      	bx	lr
    1484:	e000ed00 	.word	0xe000ed00

00001488 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    1488:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    148c:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    1490:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    1492:	4672      	mov	r2, lr
	bl z_arm_fault
    1494:	f7ff ff58 	bl	1348 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    1498:	bd01      	pop	{r0, pc}
    149a:	bf00      	nop

0000149c <z_arm_interrupt_init>:
    149c:	4804      	ldr	r0, [pc, #16]	; (14b0 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    149e:	2300      	movs	r3, #0
    14a0:	2120      	movs	r1, #32
    14a2:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    14a4:	3301      	adds	r3, #1
    14a6:	2b30      	cmp	r3, #48	; 0x30
    14a8:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    14ac:	d1f9      	bne.n	14a2 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    14ae:	4770      	bx	lr
    14b0:	e000e100 	.word	0xe000e100

000014b4 <__start>:
    strb r0, [r1]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    14b4:	2000      	movs	r0, #0
    msr CONTROL, r0
    14b6:	f380 8814 	msr	CONTROL, r0
    isb
    14ba:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    14be:	f7ff fc71 	bl	da4 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    14c2:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    14c4:	490d      	ldr	r1, [pc, #52]	; (14fc <__start+0x48>)
    str r0, [r1]
    14c6:	6008      	str	r0, [r1, #0]
    dsb
    14c8:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    14cc:	480c      	ldr	r0, [pc, #48]	; (1500 <__start+0x4c>)
    msr msp, r0
    14ce:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    14d2:	f000 f82b 	bl	152c <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    14d6:	2020      	movs	r0, #32
    msr BASEPRI, r0
    14d8:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    14dc:	4809      	ldr	r0, [pc, #36]	; (1504 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    14de:	f44f 6104 	mov.w	r1, #2112	; 0x840
    adds r0, r0, r1
    14e2:	1840      	adds	r0, r0, r1
    msr PSP, r0
    14e4:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    14e8:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    14ec:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    14ee:	4308      	orrs	r0, r1
    msr CONTROL, r0
    14f0:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    14f4:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    14f8:	f7ff fde4 	bl	10c4 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    14fc:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1500:	20001580 	.word	0x20001580
    ldr r0, =z_interrupt_stacks
    1504:	200007c0 	.word	0x200007c0

00001508 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    1508:	4907      	ldr	r1, [pc, #28]	; (1528 <z_arm_clear_arm_mpu_config+0x20>)
    150a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    150e:	2300      	movs	r3, #0
	int num_regions =
    1510:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    1514:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    1516:	4293      	cmp	r3, r2
    1518:	db00      	blt.n	151c <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    151a:	4770      	bx	lr
  MPU->RNR = rnr;
    151c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    1520:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    1524:	3301      	adds	r3, #1
    1526:	e7f6      	b.n	1516 <z_arm_clear_arm_mpu_config+0xe>
    1528:	e000ed00 	.word	0xe000ed00

0000152c <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    152c:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    152e:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    1530:	2300      	movs	r3, #0
    1532:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    1536:	f7ff ffe7 	bl	1508 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    153a:	4b14      	ldr	r3, [pc, #80]	; (158c <z_arm_init_arch_hw_at_boot+0x60>)
    153c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1540:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    1544:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    1548:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    154c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    1550:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    1554:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    1558:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    155c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    1560:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    1564:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    1568:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    156c:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    1570:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    1574:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    1578:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    157c:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    1580:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    1582:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1586:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    158a:	bd08      	pop	{r3, pc}
    158c:	e000e100 	.word	0xe000e100

00001590 <z_impl_k_thread_abort>:
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    1590:	4b08      	ldr	r3, [pc, #32]	; (15b4 <z_impl_k_thread_abort+0x24>)
    1592:	689b      	ldr	r3, [r3, #8]
    1594:	4283      	cmp	r3, r0
    1596:	d10b      	bne.n	15b0 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    1598:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    159c:	b143      	cbz	r3, 15b0 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    159e:	4b06      	ldr	r3, [pc, #24]	; (15b8 <z_impl_k_thread_abort+0x28>)
    15a0:	685a      	ldr	r2, [r3, #4]
    15a2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    15a6:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    15a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    15aa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    15ae:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    15b0:	f002 b9ba 	b.w	3928 <z_thread_abort>
    15b4:	20000364 	.word	0x20000364
    15b8:	e000ed00 	.word	0xe000ed00

000015bc <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    15bc:	4b02      	ldr	r3, [pc, #8]	; (15c8 <z_arm_configure_static_mpu_regions+0xc>)
    15be:	4a03      	ldr	r2, [pc, #12]	; (15cc <z_arm_configure_static_mpu_regions+0x10>)
    15c0:	4803      	ldr	r0, [pc, #12]	; (15d0 <z_arm_configure_static_mpu_regions+0x14>)
    15c2:	2101      	movs	r1, #1
    15c4:	f000 b870 	b.w	16a8 <arm_core_mpu_configure_static_mpu_regions>
    15c8:	20020000 	.word	0x20020000
    15cc:	20000000 	.word	0x20000000
    15d0:	000049c8 	.word	0x000049c8

000015d4 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    15d4:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    15d6:	4b05      	ldr	r3, [pc, #20]	; (15ec <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    15d8:	3a40      	subs	r2, #64	; 0x40
	dynamic_regions[region_num].start = guard_start;
    15da:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    15dc:	4a04      	ldr	r2, [pc, #16]	; (15f0 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    15de:	2140      	movs	r1, #64	; 0x40
    15e0:	e9c3 1201 	strd	r1, r2, [r3, #4]

	/* Configure the dynamic MPU regions */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    15e4:	4618      	mov	r0, r3
    15e6:	2101      	movs	r1, #1
    15e8:	f000 b868 	b.w	16bc <arm_core_mpu_configure_dynamic_mpu_regions>
    15ec:	2000021c 	.word	0x2000021c
    15f0:	150b0000 	.word	0x150b0000

000015f4 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    15f4:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    15f6:	4e20      	ldr	r6, [pc, #128]	; (1678 <mpu_configure_regions+0x84>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    15f8:	2500      	movs	r5, #0
    15fa:	428d      	cmp	r5, r1
    15fc:	da39      	bge.n	1672 <mpu_configure_regions+0x7e>
		if (regions[i].size == 0U) {
    15fe:	6844      	ldr	r4, [r0, #4]
    1600:	b374      	cbz	r4, 1660 <mpu_configure_regions+0x6c>
			continue;
		}
		/* Non-empty region. */

		if (do_sanity_check &&
    1602:	b153      	cbz	r3, 161a <mpu_configure_regions+0x26>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    1604:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    1608:	ea14 0f0c 	tst.w	r4, ip
    160c:	d12f      	bne.n	166e <mpu_configure_regions+0x7a>
		&&
    160e:	2c1f      	cmp	r4, #31
    1610:	d92d      	bls.n	166e <mpu_configure_regions+0x7a>
		((part->start & (part->size - 1U)) == 0U);
    1612:	6807      	ldr	r7, [r0, #0]
		&&
    1614:	ea1c 0f07 	tst.w	ip, r7
    1618:	d129      	bne.n	166e <mpu_configure_regions+0x7a>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    161a:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    161c:	6807      	ldr	r7, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    161e:	f8d0 c008 	ldr.w	ip, [r0, #8]
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
			return -EINVAL;
		}

		reg_index = mpu_configure_region(reg_index, &regions[i]);
    1622:	fa5f fe82 	uxtb.w	lr, r2
	if (size <= 32U) {
    1626:	d91e      	bls.n	1666 <mpu_configure_regions+0x72>
	if (size > (1UL << 31)) {
    1628:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    162c:	d81d      	bhi.n	166a <mpu_configure_regions+0x76>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    162e:	3c01      	subs	r4, #1
    1630:	fab4 f484 	clz	r4, r4
    1634:	f1c4 041f 	rsb	r4, r4, #31
    1638:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    163a:	f1be 0f07 	cmp.w	lr, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    163e:	ea4c 0c04 	orr.w	ip, ip, r4
    1642:	d814      	bhi.n	166e <mpu_configure_regions+0x7a>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1644:	f027 041f 	bic.w	r4, r7, #31
				| MPU_RBAR_VALID_Msk | index;
    1648:	4314      	orrs	r4, r2
    164a:	f044 0410 	orr.w	r4, r4, #16
    164e:	f8c6 2098 	str.w	r2, [r6, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1652:	f8c6 409c 	str.w	r4, [r6, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1656:	f04c 0401 	orr.w	r4, ip, #1
    165a:	f8c6 40a0 	str.w	r4, [r6, #160]	; 0xa0
		if (reg_index == -EINVAL) {
			return reg_index;
		}

		/* Increment number of programmed MPU indices. */
		reg_index++;
    165e:	3201      	adds	r2, #1
	for (i = 0; i < regions_num; i++) {
    1660:	3501      	adds	r5, #1
    1662:	300c      	adds	r0, #12
    1664:	e7c9      	b.n	15fa <mpu_configure_regions+0x6>
		return REGION_32B;
    1666:	2408      	movs	r4, #8
    1668:	e7e7      	b.n	163a <mpu_configure_regions+0x46>
		return REGION_4G;
    166a:	243e      	movs	r4, #62	; 0x3e
    166c:	e7e5      	b.n	163a <mpu_configure_regions+0x46>
			return -EINVAL;
    166e:	f06f 0215 	mvn.w	r2, #21
	}

	return reg_index;
}
    1672:	4610      	mov	r0, r2
    1674:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1676:	bf00      	nop
    1678:	e000ed00 	.word	0xe000ed00

0000167c <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    167c:	4b04      	ldr	r3, [pc, #16]	; (1690 <arm_core_mpu_enable+0x14>)
    167e:	2205      	movs	r2, #5
    1680:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    1684:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1688:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    168c:	4770      	bx	lr
    168e:	bf00      	nop
    1690:	e000ed00 	.word	0xe000ed00

00001694 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    1694:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1698:	4b02      	ldr	r3, [pc, #8]	; (16a4 <arm_core_mpu_disable+0x10>)
    169a:	2200      	movs	r2, #0
    169c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    16a0:	4770      	bx	lr
    16a2:	bf00      	nop
    16a4:	e000ed00 	.word	0xe000ed00

000016a8 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	*static_regions, const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    16a8:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    16aa:	4c03      	ldr	r4, [pc, #12]	; (16b8 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    16ac:	2301      	movs	r3, #1
    16ae:	7822      	ldrb	r2, [r4, #0]
    16b0:	f7ff ffa0 	bl	15f4 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    16b4:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    16b6:	bd10      	pop	{r4, pc}
    16b8:	2000039c 	.word	0x2000039c

000016bc <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	*dynamic_regions, uint8_t regions_num)
{
    16bc:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    16be:	4a09      	ldr	r2, [pc, #36]	; (16e4 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    16c0:	2300      	movs	r3, #0
    16c2:	7812      	ldrb	r2, [r2, #0]
    16c4:	f7ff ff96 	bl	15f4 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    16c8:	f110 0f16 	cmn.w	r0, #22
    16cc:	d002      	beq.n	16d4 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
  MPU->RNR = rnr;
    16ce:	4a06      	ldr	r2, [pc, #24]	; (16e8 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    16d0:	2807      	cmp	r0, #7
    16d2:	dd00      	ble.n	16d6 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    16d4:	bd08      	pop	{r3, pc}
    16d6:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    16da:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
    16de:	3001      	adds	r0, #1
    16e0:	e7f6      	b.n	16d0 <arm_core_mpu_configure_dynamic_mpu_regions+0x14>
    16e2:	bf00      	nop
    16e4:	2000039c 	.word	0x2000039c
    16e8:	e000ed00 	.word	0xe000ed00

000016ec <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    16ec:	4914      	ldr	r1, [pc, #80]	; (1740 <z_arm_mpu_init+0x54>)
    16ee:	6808      	ldr	r0, [r1, #0]
    16f0:	2808      	cmp	r0, #8
{
    16f2:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    16f4:	d821      	bhi.n	173a <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    16f6:	f7ff ffcd 	bl	1694 <arm_core_mpu_disable>
    16fa:	4c12      	ldr	r4, [pc, #72]	; (1744 <z_arm_mpu_init+0x58>)
    16fc:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    16fe:	2200      	movs	r2, #0
    1700:	4290      	cmp	r0, r2
    1702:	f101 010c 	add.w	r1, r1, #12
    1706:	d105      	bne.n	1714 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    1708:	4b0f      	ldr	r3, [pc, #60]	; (1748 <z_arm_mpu_init+0x5c>)
    170a:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    170c:	f7ff ffb6 	bl	167c <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    1710:	2000      	movs	r0, #0
}
    1712:	bd10      	pop	{r4, pc}
    1714:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1718:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    171c:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    1720:	4313      	orrs	r3, r2
    1722:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1726:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    172a:	f851 3c04 	ldr.w	r3, [r1, #-4]
    172e:	f043 0301 	orr.w	r3, r3, #1
    1732:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1736:	3201      	adds	r2, #1
    1738:	e7e2      	b.n	1700 <z_arm_mpu_init+0x14>
		return -1;
    173a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    173e:	e7e8      	b.n	1712 <z_arm_mpu_init+0x26>
    1740:	000049d4 	.word	0x000049d4
    1744:	e000ed00 	.word	0xe000ed00
    1748:	2000039c 	.word	0x2000039c

0000174c <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
    174c:	4b01      	ldr	r3, [pc, #4]	; (1754 <__stdout_hook_install+0x8>)
    174e:	6018      	str	r0, [r3, #0]
}
    1750:	4770      	bx	lr
    1752:	bf00      	nop
    1754:	20000008 	.word	0x20000008

00001758 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    1758:	f04f 0320 	mov.w	r3, #32
    175c:	f3ef 8211 	mrs	r2, BASEPRI
    1760:	f383 8812 	msr	BASEPRI_MAX, r3
    1764:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    1768:	4906      	ldr	r1, [pc, #24]	; (1784 <nordicsemi_nrf52_init+0x2c>)
    176a:	2301      	movs	r3, #1
    176c:	f8c1 3540 	str.w	r3, [r1, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    1770:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    1774:	f8c1 3578 	str.w	r3, [r1, #1400]	; 0x578
	__asm__ volatile(
    1778:	f382 8811 	msr	BASEPRI, r2
    177c:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    1780:	2000      	movs	r0, #0
    1782:	4770      	bx	lr
    1784:	4001e000 	.word	0x4001e000

00001788 <sys_arch_reboot>:
    *p_gpregret = val;
    1788:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    178c:	b2c0      	uxtb	r0, r0
    178e:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    1792:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1796:	4905      	ldr	r1, [pc, #20]	; (17ac <sys_arch_reboot+0x24>)
    1798:	4b05      	ldr	r3, [pc, #20]	; (17b0 <sys_arch_reboot+0x28>)
    179a:	68ca      	ldr	r2, [r1, #12]
    179c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    17a0:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    17a2:	60cb      	str	r3, [r1, #12]
    17a4:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    17a8:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    17aa:	e7fd      	b.n	17a8 <sys_arch_reboot+0x20>
    17ac:	e000ed00 	.word	0xe000ed00
    17b0:	05fa0004 	.word	0x05fa0004

000017b4 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    17b4:	b120      	cbz	r0, 17c0 <arch_busy_wait+0xc>
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    17b6:	4b03      	ldr	r3, [pc, #12]	; (17c4 <arch_busy_wait+0x10>)
    17b8:	0180      	lsls	r0, r0, #6
    17ba:	f043 0301 	orr.w	r3, r3, #1
    17be:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    17c0:	4770      	bx	lr
    17c2:	bf00      	nop
    17c4:	000049c0 	.word	0x000049c0

000017c8 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    17c8:	4b08      	ldr	r3, [pc, #32]	; (17ec <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    17ca:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    17cc:	1ac3      	subs	r3, r0, r3
{
    17ce:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    17d0:	4907      	ldr	r1, [pc, #28]	; (17f0 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    17d2:	109b      	asrs	r3, r3, #2
{
    17d4:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    17d6:	4359      	muls	r1, r3
    17d8:	4806      	ldr	r0, [pc, #24]	; (17f4 <onoff_stop+0x2c>)
    17da:	2240      	movs	r2, #64	; 0x40
    17dc:	f002 fc24 	bl	4028 <stop>
	notify(mgr, res);
    17e0:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    17e2:	4601      	mov	r1, r0
	notify(mgr, res);
    17e4:	4620      	mov	r0, r4
}
    17e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    17ea:	4718      	bx	r3
    17ec:	2000023c 	.word	0x2000023c
    17f0:	b6db6db7 	.word	0xb6db6db7
    17f4:	000047a8 	.word	0x000047a8

000017f8 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    17f8:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    17fa:	4c0c      	ldr	r4, [pc, #48]	; (182c <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    17fc:	4a0c      	ldr	r2, [pc, #48]	; (1830 <onoff_start+0x38>)
    17fe:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    1800:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1802:	9300      	str	r3, [sp, #0]
{
    1804:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1806:	460b      	mov	r3, r1
    1808:	490a      	ldr	r1, [pc, #40]	; (1834 <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    180a:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    180c:	4361      	muls	r1, r4
{
    180e:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1810:	4809      	ldr	r0, [pc, #36]	; (1838 <onoff_start+0x40>)
    1812:	f002 fc36 	bl	4082 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    1816:	1e01      	subs	r1, r0, #0
    1818:	da05      	bge.n	1826 <onoff_start+0x2e>
		notify(mgr, err);
    181a:	4630      	mov	r0, r6
    181c:	462b      	mov	r3, r5
	}
}
    181e:	b002      	add	sp, #8
    1820:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    1824:	4718      	bx	r3
}
    1826:	b002      	add	sp, #8
    1828:	bd70      	pop	{r4, r5, r6, pc}
    182a:	bf00      	nop
    182c:	2000023c 	.word	0x2000023c
    1830:	000040ef 	.word	0x000040ef
    1834:	b6db6db7 	.word	0xb6db6db7
    1838:	000047a8 	.word	0x000047a8

0000183c <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    183c:	2200      	movs	r2, #0
{
    183e:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1840:	2101      	movs	r1, #1
{
    1842:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1844:	4610      	mov	r0, r2
    1846:	f7ff fc21 	bl	108c <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    184a:	480f      	ldr	r0, [pc, #60]	; (1888 <clk_init+0x4c>)
    184c:	f001 f804 	bl	2858 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    1850:	4b0e      	ldr	r3, [pc, #56]	; (188c <clk_init+0x50>)
    1852:	4298      	cmp	r0, r3
    1854:	d115      	bne.n	1882 <clk_init+0x46>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1856:	f002 fdb3 	bl	43c0 <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    185a:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    185c:	490c      	ldr	r1, [pc, #48]	; (1890 <clk_init+0x54>)
    185e:	4630      	mov	r0, r6
    1860:	f002 fa8b 	bl	3d7a <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    1864:	2800      	cmp	r0, #0
    1866:	db0b      	blt.n	1880 <clk_init+0x44>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1868:	2501      	movs	r5, #1
    186a:	6435      	str	r5, [r6, #64]	; 0x40
	struct nrf_clock_control_data *data = dev->data;
    186c:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    186e:	4908      	ldr	r1, [pc, #32]	; (1890 <clk_init+0x54>)
    1870:	f104 001c 	add.w	r0, r4, #28
    1874:	f002 fa81 	bl	3d7a <onoff_manager_init>
		if (err < 0) {
    1878:	2800      	cmp	r0, #0
    187a:	db01      	blt.n	1880 <clk_init+0x44>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    187c:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    187e:	2000      	movs	r0, #0
}
    1880:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    1882:	f06f 0004 	mvn.w	r0, #4
    1886:	e7fb      	b.n	1880 <clk_init+0x44>
    1888:	000018c9 	.word	0x000018c9
    188c:	0bad0000 	.word	0x0bad0000
    1890:	000049f4 	.word	0x000049f4

00001894 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    1894:	b570      	push	{r4, r5, r6, lr}
    1896:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    1898:	230c      	movs	r3, #12
    189a:	4809      	ldr	r0, [pc, #36]	; (18c0 <clkstarted_handle.constprop.0+0x2c>)
    189c:	434b      	muls	r3, r1
    189e:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    18a0:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	sub_data->cb = NULL;
    18a4:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    18a6:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    18a8:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    18aa:	4418      	add	r0, r3
    18ac:	f002 fba9 	bl	4002 <set_on_state>
	if (callback) {
    18b0:	b12d      	cbz	r5, 18be <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    18b2:	4632      	mov	r2, r6
    18b4:	462b      	mov	r3, r5
    18b6:	4803      	ldr	r0, [pc, #12]	; (18c4 <clkstarted_handle.constprop.0+0x30>)
}
    18b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    18bc:	4718      	bx	r3
}
    18be:	bd70      	pop	{r4, r5, r6, pc}
    18c0:	2000023c 	.word	0x2000023c
    18c4:	000047a8 	.word	0x000047a8

000018c8 <clock_event_handler>:
	switch (event) {
    18c8:	b110      	cbz	r0, 18d0 <clock_event_handler+0x8>
    18ca:	2801      	cmp	r0, #1
    18cc:	d004      	beq.n	18d8 <clock_event_handler+0x10>
    18ce:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    18d0:	4b03      	ldr	r3, [pc, #12]	; (18e0 <clock_event_handler+0x18>)
    18d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    18d4:	075b      	lsls	r3, r3, #29
    18d6:	d101      	bne.n	18dc <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    18d8:	f7ff bfdc 	b.w	1894 <clkstarted_handle.constprop.0>
}
    18dc:	4770      	bx	lr
    18de:	bf00      	nop
    18e0:	2000023c 	.word	0x2000023c

000018e4 <generic_hfclk_start>:
{
    18e4:	b508      	push	{r3, lr}
	__asm__ volatile(
    18e6:	f04f 0320 	mov.w	r3, #32
    18ea:	f3ef 8111 	mrs	r1, BASEPRI
    18ee:	f383 8812 	msr	BASEPRI_MAX, r3
    18f2:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    18f6:	4a12      	ldr	r2, [pc, #72]	; (1940 <generic_hfclk_start+0x5c>)
    18f8:	6813      	ldr	r3, [r2, #0]
    18fa:	f043 0002 	orr.w	r0, r3, #2
    18fe:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    1900:	07da      	lsls	r2, r3, #31
    1902:	d408      	bmi.n	1916 <generic_hfclk_start+0x32>
	__asm__ volatile(
    1904:	f381 8811 	msr	BASEPRI, r1
    1908:	f3bf 8f6f 	isb	sy
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    190c:	2001      	movs	r0, #1
}
    190e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    1912:	f002 bd62 	b.w	43da <nrfx_clock_start>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    1916:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    191a:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    191e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    1922:	07d3      	lsls	r3, r2, #31
    1924:	d5ee      	bpl.n	1904 <generic_hfclk_start+0x20>
			set_on_state(get_hf_flags());
    1926:	4807      	ldr	r0, [pc, #28]	; (1944 <generic_hfclk_start+0x60>)
    1928:	f002 fb6b 	bl	4002 <set_on_state>
    192c:	f381 8811 	msr	BASEPRI, r1
    1930:	f3bf 8f6f 	isb	sy
		clkstarted_handle(CLOCK_DEVICE,
    1934:	2000      	movs	r0, #0
}
    1936:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    193a:	f7ff bfab 	b.w	1894 <clkstarted_handle.constprop.0>
    193e:	bf00      	nop
    1940:	2000028c 	.word	0x2000028c
    1944:	2000027c 	.word	0x2000027c

00001948 <api_blocking_start>:
{
    1948:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    194a:	2200      	movs	r2, #0
    194c:	2301      	movs	r3, #1
    194e:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1952:	4a09      	ldr	r2, [pc, #36]	; (1978 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1954:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1958:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    195a:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    195e:	f002 fbbf 	bl	40e0 <api_start>
	if (err < 0) {
    1962:	2800      	cmp	r0, #0
    1964:	db05      	blt.n	1972 <api_blocking_start+0x2a>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1966:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    196a:	2300      	movs	r3, #0
    196c:	4668      	mov	r0, sp
    196e:	f001 fd11 	bl	3394 <z_impl_k_sem_take>
}
    1972:	b005      	add	sp, #20
    1974:	f85d fb04 	ldr.w	pc, [sp], #4
    1978:	0000410d 	.word	0x0000410d

0000197c <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    197c:	4b09      	ldr	r3, [pc, #36]	; (19a4 <generic_hfclk_stop+0x28>)
    197e:	f3bf 8f5b 	dmb	ish
    1982:	e853 2f00 	ldrex	r2, [r3]
    1986:	f022 0102 	bic.w	r1, r2, #2
    198a:	e843 1000 	strex	r0, r1, [r3]
    198e:	2800      	cmp	r0, #0
    1990:	d1f7      	bne.n	1982 <generic_hfclk_stop+0x6>
    1992:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    1996:	07d3      	lsls	r3, r2, #31
    1998:	d402      	bmi.n	19a0 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    199a:	2001      	movs	r0, #1
    199c:	f002 bd59 	b.w	4452 <nrfx_clock_stop>
}
    19a0:	4770      	bx	lr
    19a2:	bf00      	nop
    19a4:	2000028c 	.word	0x2000028c

000019a8 <z_nrf_clock_control_lf_on>:
{
    19a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    19ac:	4938      	ldr	r1, [pc, #224]	; (1a90 <z_nrf_clock_control_lf_on+0xe8>)
    19ae:	f3bf 8f5b 	dmb	ish
    19b2:	4607      	mov	r7, r0
    19b4:	2201      	movs	r2, #1
    19b6:	e851 3f00 	ldrex	r3, [r1]
    19ba:	e841 2000 	strex	r0, r2, [r1]
    19be:	2800      	cmp	r0, #0
    19c0:	d1f9      	bne.n	19b6 <z_nrf_clock_control_lf_on+0xe>
    19c2:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    19c6:	b933      	cbnz	r3, 19d6 <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    19c8:	4932      	ldr	r1, [pc, #200]	; (1a94 <z_nrf_clock_control_lf_on+0xec>)
		err = onoff_request(mgr, &cli);
    19ca:	4833      	ldr	r0, [pc, #204]	; (1a98 <z_nrf_clock_control_lf_on+0xf0>)
    19cc:	604b      	str	r3, [r1, #4]
    19ce:	60cb      	str	r3, [r1, #12]
    19d0:	608a      	str	r2, [r1, #8]
    19d2:	f002 f9e5 	bl	3da0 <onoff_request>
	switch (start_mode) {
    19d6:	1e7b      	subs	r3, r7, #1
    19d8:	2b01      	cmp	r3, #1
    19da:	d82b      	bhi.n	1a34 <z_nrf_clock_control_lf_on+0x8c>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    19dc:	2f01      	cmp	r7, #1
    19de:	d107      	bne.n	19f0 <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    19e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    19e4:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    19e8:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    19ec:	2b01      	cmp	r3, #1
    19ee:	d021      	beq.n	1a34 <z_nrf_clock_control_lf_on+0x8c>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    19f0:	f002 fdbb 	bl	456a <k_is_in_isr>
    19f4:	4605      	mov	r5, r0
    19f6:	b9f8      	cbnz	r0, 1a38 <z_nrf_clock_control_lf_on+0x90>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    19f8:	4b28      	ldr	r3, [pc, #160]	; (1a9c <z_nrf_clock_control_lf_on+0xf4>)
    19fa:	781b      	ldrb	r3, [r3, #0]
    19fc:	b1e3      	cbz	r3, 1a38 <z_nrf_clock_control_lf_on+0x90>
    p_reg->INTENCLR = mask;
    19fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1a02:	2202      	movs	r2, #2
    1a04:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    1a08:	4606      	mov	r6, r0
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1a0a:	f8df 8094 	ldr.w	r8, [pc, #148]	; 1aa0 <z_nrf_clock_control_lf_on+0xf8>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    1a0e:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    1a12:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    1a16:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
    1a1a:	03d2      	lsls	r2, r2, #15
    1a1c:	d516      	bpl.n	1a4c <z_nrf_clock_control_lf_on+0xa4>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    1a1e:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1a22:	2b01      	cmp	r3, #1
    1a24:	d001      	beq.n	1a2a <z_nrf_clock_control_lf_on+0x82>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    1a26:	2f01      	cmp	r7, #1
    1a28:	d110      	bne.n	1a4c <z_nrf_clock_control_lf_on+0xa4>
	if (isr_mode) {
    1a2a:	b35d      	cbz	r5, 1a84 <z_nrf_clock_control_lf_on+0xdc>
    1a2c:	f386 8811 	msr	BASEPRI, r6
    1a30:	f3bf 8f6f 	isb	sy
}
    1a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm__ volatile(
    1a38:	f04f 0320 	mov.w	r3, #32
    1a3c:	f3ef 8611 	mrs	r6, BASEPRI
    1a40:	f383 8812 	msr	BASEPRI_MAX, r3
    1a44:	f3bf 8f6f 	isb	sy
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1a48:	2501      	movs	r5, #1
    1a4a:	e7de      	b.n	1a0a <z_nrf_clock_control_lf_on+0x62>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    1a4c:	b1ad      	cbz	r5, 1a7a <z_nrf_clock_control_lf_on+0xd2>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1a4e:	4630      	mov	r0, r6
    1a50:	f7ff faf6 	bl	1040 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1a54:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1a58:	2b00      	cmp	r3, #0
    1a5a:	d1da      	bne.n	1a12 <z_nrf_clock_control_lf_on+0x6a>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1a5c:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    1a60:	2a00      	cmp	r2, #0
    1a62:	d0d6      	beq.n	1a12 <z_nrf_clock_control_lf_on+0x6a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1a64:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1a68:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    1a6c:	2301      	movs	r3, #1
    1a6e:	f8c4 3518 	str.w	r3, [r4, #1304]	; 0x518
    1a72:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1a76:	60a3      	str	r3, [r4, #8]
}
    1a78:	e7cb      	b.n	1a12 <z_nrf_clock_control_lf_on+0x6a>
	return z_impl_k_sleep(timeout);
    1a7a:	2100      	movs	r1, #0
    1a7c:	2021      	movs	r0, #33	; 0x21
    1a7e:	f001 ff33 	bl	38e8 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1a82:	e7e7      	b.n	1a54 <z_nrf_clock_control_lf_on+0xac>
    p_reg->INTENSET = mask;
    1a84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1a88:	2202      	movs	r2, #2
    1a8a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    1a8e:	e7d1      	b.n	1a34 <z_nrf_clock_control_lf_on+0x8c>
    1a90:	20000238 	.word	0x20000238
    1a94:	20000228 	.word	0x20000228
    1a98:	20000258 	.word	0x20000258
    1a9c:	200007b1 	.word	0x200007b1
    1aa0:	e000e100 	.word	0xe000e100

00001aa4 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    1aa4:	b508      	push	{r3, lr}
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    1aa6:	4807      	ldr	r0, [pc, #28]	; (1ac4 <uart_console_init+0x20>)
    1aa8:	f002 fd35 	bl	4516 <z_device_is_ready>

	ARG_UNUSED(arg);

	if (!device_is_ready(uart_console_dev)) {
    1aac:	b138      	cbz	r0, 1abe <uart_console_init+0x1a>
	__stdout_hook_install(console_out);
    1aae:	4806      	ldr	r0, [pc, #24]	; (1ac8 <uart_console_init+0x24>)
    1ab0:	f7ff fe4c 	bl	174c <__stdout_hook_install>
	__printk_hook_install(console_out);
    1ab4:	4804      	ldr	r0, [pc, #16]	; (1ac8 <uart_console_init+0x24>)
    1ab6:	f7fe fca1 	bl	3fc <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    1aba:	2000      	movs	r0, #0
}
    1abc:	bd08      	pop	{r3, pc}
		return -ENODEV;
    1abe:	f06f 0012 	mvn.w	r0, #18
    1ac2:	e7fb      	b.n	1abc <uart_console_init+0x18>
    1ac4:	00004808 	.word	0x00004808
    1ac8:	00001acd 	.word	0x00001acd

00001acc <console_out>:
	if ('\n' == c) {
    1acc:	280a      	cmp	r0, #10
{
    1ace:	b538      	push	{r3, r4, r5, lr}
    1ad0:	4d07      	ldr	r5, [pc, #28]	; (1af0 <console_out+0x24>)
    1ad2:	4604      	mov	r4, r0
	if ('\n' == c) {
    1ad4:	d104      	bne.n	1ae0 <console_out+0x14>
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    1ad6:	68ab      	ldr	r3, [r5, #8]
    1ad8:	210d      	movs	r1, #13
    1ada:	685b      	ldr	r3, [r3, #4]
    1adc:	4628      	mov	r0, r5
    1ade:	4798      	blx	r3
    1ae0:	68ab      	ldr	r3, [r5, #8]
    1ae2:	4803      	ldr	r0, [pc, #12]	; (1af0 <console_out+0x24>)
    1ae4:	685b      	ldr	r3, [r3, #4]
    1ae6:	b2e1      	uxtb	r1, r4
    1ae8:	4798      	blx	r3
}
    1aea:	4620      	mov	r0, r4
    1aec:	bd38      	pop	{r3, r4, r5, pc}
    1aee:	bf00      	nop
    1af0:	00004808 	.word	0x00004808

00001af4 <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    1af4:	b530      	push	{r4, r5, lr}
	return port->config;
    1af6:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1af8:	7b05      	ldrb	r5, [r0, #12]
    1afa:	f001 041f 	and.w	r4, r1, #31
	nrfx_err_t err;
	uint8_t ch;

	if (mode == GPIO_INT_MODE_DISABLED) {
    1afe:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
{
    1b02:	b085      	sub	sp, #20
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1b04:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    1b08:	d105      	bne.n	1b16 <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    1b0a:	4620      	mov	r0, r4
    1b0c:	f001 f924 	bl	2d58 <nrfx_gpiote_trigger_disable>

		return 0;
    1b10:	2000      	movs	r0, #0
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
}
    1b12:	b005      	add	sp, #20
    1b14:	bd30      	pop	{r4, r5, pc}
	nrfx_gpiote_trigger_config_t trigger_config = {
    1b16:	2500      	movs	r5, #0
	if (mode == GPIO_INT_MODE_LEVEL) {
    1b18:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    1b1c:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    1b20:	d114      	bne.n	1b4c <gpio_nrfx_pin_interrupt_configure+0x58>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    1b22:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
	nrfx_gpiote_trigger_config_t trigger_config = {
    1b26:	bf0c      	ite	eq
    1b28:	2304      	moveq	r3, #4
    1b2a:	2305      	movne	r3, #5
    1b2c:	f88d 3008 	strb.w	r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1b30:	2300      	movs	r3, #0
    1b32:	4619      	mov	r1, r3
    1b34:	aa02      	add	r2, sp, #8
    1b36:	4620      	mov	r0, r4
    1b38:	f000 ff4c 	bl	29d4 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1b3c:	4b1f      	ldr	r3, [pc, #124]	; (1bbc <gpio_nrfx_pin_interrupt_configure+0xc8>)
    1b3e:	4298      	cmp	r0, r3
    1b40:	d139      	bne.n	1bb6 <gpio_nrfx_pin_interrupt_configure+0xc2>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    1b42:	2101      	movs	r1, #1
    1b44:	4620      	mov	r0, r4
    1b46:	f001 f8bf 	bl	2cc8 <nrfx_gpiote_trigger_enable>
	return 0;
    1b4a:	e7e1      	b.n	1b10 <gpio_nrfx_pin_interrupt_configure+0x1c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    1b4c:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    1b50:	d026      	beq.n	1ba0 <gpio_nrfx_pin_interrupt_configure+0xac>
    1b52:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    1b56:	bf14      	ite	ne
    1b58:	2301      	movne	r3, #1
    1b5a:	2302      	moveq	r3, #2
	nrfx_gpiote_trigger_config_t trigger_config = {
    1b5c:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    1b60:	6883      	ldr	r3, [r0, #8]
    1b62:	40cb      	lsrs	r3, r1
    1b64:	07d9      	lsls	r1, r3, #31
    1b66:	d4e3      	bmi.n	1b30 <gpio_nrfx_pin_interrupt_configure+0x3c>
    1b68:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    1b6c:	d1e0      	bne.n	1b30 <gpio_nrfx_pin_interrupt_configure+0x3c>
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
    1b6e:	0962      	lsrs	r2, r4, #5
        case 1: return NRF_P1;
    1b70:	2a01      	cmp	r2, #1
    *p_pin = pin_number & 0x1F;
    1b72:	f004 031f 	and.w	r3, r4, #31
        case 1: return NRF_P1;
    1b76:	4a12      	ldr	r2, [pc, #72]	; (1bc0 <gpio_nrfx_pin_interrupt_configure+0xcc>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1b78:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
        case 1: return NRF_P1;
    1b7c:	bf18      	it	ne
    1b7e:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1b82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    1b86:	07db      	lsls	r3, r3, #31
    1b88:	d4d2      	bmi.n	1b30 <gpio_nrfx_pin_interrupt_configure+0x3c>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1b8a:	f10d 0507 	add.w	r5, sp, #7
    1b8e:	4629      	mov	r1, r5
    1b90:	4620      	mov	r0, r4
    1b92:	f001 f845 	bl	2c20 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    1b96:	4b0b      	ldr	r3, [pc, #44]	; (1bc4 <gpio_nrfx_pin_interrupt_configure+0xd0>)
    1b98:	4298      	cmp	r0, r3
    1b9a:	d003      	beq.n	1ba4 <gpio_nrfx_pin_interrupt_configure+0xb0>
		trigger_config.p_in_channel = &ch;
    1b9c:	9503      	str	r5, [sp, #12]
    1b9e:	e7c7      	b.n	1b30 <gpio_nrfx_pin_interrupt_configure+0x3c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    1ba0:	2303      	movs	r3, #3
    1ba2:	e7db      	b.n	1b5c <gpio_nrfx_pin_interrupt_configure+0x68>
			err = nrfx_gpiote_channel_alloc(&ch);
    1ba4:	4628      	mov	r0, r5
    1ba6:	f001 f889 	bl	2cbc <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    1baa:	4b04      	ldr	r3, [pc, #16]	; (1bbc <gpio_nrfx_pin_interrupt_configure+0xc8>)
    1bac:	4298      	cmp	r0, r3
    1bae:	d0f5      	beq.n	1b9c <gpio_nrfx_pin_interrupt_configure+0xa8>
				return -ENOMEM;
    1bb0:	f06f 000b 	mvn.w	r0, #11
    1bb4:	e7ad      	b.n	1b12 <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EINVAL;
    1bb6:	f06f 0015 	mvn.w	r0, #21
    1bba:	e7aa      	b.n	1b12 <gpio_nrfx_pin_interrupt_configure+0x1e>
    1bbc:	0bad0000 	.word	0x0bad0000
    1bc0:	50000300 	.word	0x50000300
    1bc4:	0bad0004 	.word	0x0bad0004

00001bc8 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    1bc8:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    1bca:	f001 f867 	bl	2c9c <nrfx_gpiote_is_init>
    1bce:	4604      	mov	r4, r0
    1bd0:	b968      	cbnz	r0, 1bee <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    1bd2:	f001 f83b 	bl	2c4c <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    1bd6:	4b08      	ldr	r3, [pc, #32]	; (1bf8 <gpio_nrfx_init+0x30>)
    1bd8:	4298      	cmp	r0, r3
    1bda:	d10a      	bne.n	1bf2 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    1bdc:	4807      	ldr	r0, [pc, #28]	; (1bfc <gpio_nrfx_init+0x34>)
    1bde:	4621      	mov	r1, r4
    1be0:	f001 f818 	bl	2c14 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    1be4:	4622      	mov	r2, r4
    1be6:	2105      	movs	r1, #5
    1be8:	2006      	movs	r0, #6
    1bea:	f7ff fa4f 	bl	108c <z_arm_irq_priority_set>
		return 0;
    1bee:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    1bf0:	bd10      	pop	{r4, pc}
		return -EIO;
    1bf2:	f06f 0004 	mvn.w	r0, #4
    1bf6:	e7fb      	b.n	1bf0 <gpio_nrfx_init+0x28>
    1bf8:	0bad0000 	.word	0x0bad0000
    1bfc:	00001c01 	.word	0x00001c01

00001c00 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1c00:	0942      	lsrs	r2, r0, #5
{
    1c02:	b570      	push	{r4, r5, r6, lr}
    1c04:	4603      	mov	r3, r0
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1c06:	d002      	beq.n	1c0e <nrfx_gpio_handler+0xe>
    1c08:	2a01      	cmp	r2, #1
    1c0a:	d017      	beq.n	1c3c <nrfx_gpio_handler+0x3c>
}
    1c0c:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1c0e:	4e0d      	ldr	r6, [pc, #52]	; (1c44 <nrfx_gpio_handler+0x44>)
	gpio_fire_callbacks(list, port, BIT(pin));
    1c10:	6932      	ldr	r2, [r6, #16]
    1c12:	6851      	ldr	r1, [r2, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1c14:	2900      	cmp	r1, #0
    1c16:	d0f9      	beq.n	1c0c <nrfx_gpio_handler+0xc>
    *p_pin = pin_number & 0x1F;
    1c18:	f003 031f 	and.w	r3, r3, #31
    1c1c:	2501      	movs	r5, #1
    1c1e:	680c      	ldr	r4, [r1, #0]
    1c20:	409d      	lsls	r5, r3
    1c22:	2900      	cmp	r1, #0
    1c24:	d0f2      	beq.n	1c0c <nrfx_gpio_handler+0xc>
		if (cb->pin_mask & pins) {
    1c26:	688a      	ldr	r2, [r1, #8]
    1c28:	402a      	ands	r2, r5
    1c2a:	d002      	beq.n	1c32 <nrfx_gpio_handler+0x32>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    1c2c:	684b      	ldr	r3, [r1, #4]
    1c2e:	4630      	mov	r0, r6
    1c30:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1c32:	b12c      	cbz	r4, 1c40 <nrfx_gpio_handler+0x40>
    1c34:	6823      	ldr	r3, [r4, #0]
    1c36:	4621      	mov	r1, r4
    1c38:	461c      	mov	r4, r3
    1c3a:	e7f2      	b.n	1c22 <nrfx_gpio_handler+0x22>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1c3c:	4e02      	ldr	r6, [pc, #8]	; (1c48 <nrfx_gpio_handler+0x48>)
    1c3e:	e7e7      	b.n	1c10 <nrfx_gpio_handler+0x10>
    1c40:	4623      	mov	r3, r4
    1c42:	e7f8      	b.n	1c36 <nrfx_gpio_handler+0x36>
    1c44:	000047d8 	.word	0x000047d8
    1c48:	000047c0 	.word	0x000047c0

00001c4c <gpio_nrfx_pin_configure>:
{
    1c4c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	return port->config;
    1c50:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1c52:	7b3b      	ldrb	r3, [r7, #12]
    1c54:	f001 051f 	and.w	r5, r1, #31
    1c58:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
{
    1c5c:	460e      	mov	r6, r1
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1c5e:	4628      	mov	r0, r5
    1c60:	f10d 0103 	add.w	r1, sp, #3
{
    1c64:	4614      	mov	r4, r2
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1c66:	f000 ffdb 	bl	2c20 <nrfx_gpiote_channel_get>
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    1c6a:	f414 3f40 	tst.w	r4, #196608	; 0x30000
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1c6e:	4680      	mov	r8, r0
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    1c70:	d10b      	bne.n	1c8a <gpio_nrfx_pin_configure+0x3e>
		(void)nrfx_gpiote_pin_uninit(abs_pin);
    1c72:	4628      	mov	r0, r5
    1c74:	f001 f898 	bl	2da8 <nrfx_gpiote_pin_uninit>
		if (free_ch) {
    1c78:	4b3d      	ldr	r3, [pc, #244]	; (1d70 <gpio_nrfx_pin_configure+0x124>)
    1c7a:	4598      	cmp	r8, r3
    1c7c:	d103      	bne.n	1c86 <gpio_nrfx_pin_configure+0x3a>
			err = nrfx_gpiote_channel_free(ch);
    1c7e:	f89d 0003 	ldrb.w	r0, [sp, #3]
    1c82:	f001 f815 	bl	2cb0 <nrfx_gpiote_channel_free>
		return 0;
    1c86:	2000      	movs	r0, #0
    1c88:	e00c      	b.n	1ca4 <gpio_nrfx_pin_configure+0x58>
	nrfx_gpiote_trigger_config_t trigger_config = {
    1c8a:	2300      	movs	r3, #0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1c8c:	4619      	mov	r1, r3
    1c8e:	aa02      	add	r2, sp, #8
    1c90:	4628      	mov	r0, r5
	nrfx_gpiote_trigger_config_t trigger_config = {
    1c92:	e9cd 3302 	strd	r3, r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1c96:	f000 fe9d 	bl	29d4 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1c9a:	4b35      	ldr	r3, [pc, #212]	; (1d70 <gpio_nrfx_pin_configure+0x124>)
    1c9c:	4298      	cmp	r0, r3
    1c9e:	d004      	beq.n	1caa <gpio_nrfx_pin_configure+0x5e>
		return NRF_GPIO_PIN_PULLUP;
    1ca0:	f06f 0015 	mvn.w	r0, #21
}
    1ca4:	b004      	add	sp, #16
    1ca6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (free_ch) {
    1caa:	4580      	cmp	r8, r0
    1cac:	d103      	bne.n	1cb6 <gpio_nrfx_pin_configure+0x6a>
		err = nrfx_gpiote_channel_free(ch);
    1cae:	f89d 0003 	ldrb.w	r0, [sp, #3]
    1cb2:	f000 fffd 	bl	2cb0 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    1cb6:	03a3      	lsls	r3, r4, #14
    1cb8:	d54b      	bpl.n	1d52 <gpio_nrfx_pin_configure+0x106>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    1cba:	f240 3306 	movw	r3, #774	; 0x306
    1cbe:	4023      	ands	r3, r4
    1cc0:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
    1cc4:	d019      	beq.n	1cfa <gpio_nrfx_pin_configure+0xae>
    1cc6:	d80c      	bhi.n	1ce2 <gpio_nrfx_pin_configure+0x96>
    1cc8:	2b06      	cmp	r3, #6
    1cca:	d017      	beq.n	1cfc <gpio_nrfx_pin_configure+0xb0>
    1ccc:	d804      	bhi.n	1cd8 <gpio_nrfx_pin_configure+0x8c>
    1cce:	b1ab      	cbz	r3, 1cfc <gpio_nrfx_pin_configure+0xb0>
    1cd0:	2b02      	cmp	r3, #2
    1cd2:	d1e5      	bne.n	1ca0 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0S1;
    1cd4:	2304      	movs	r3, #4
    1cd6:	e011      	b.n	1cfc <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    1cd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    1cdc:	d1e0      	bne.n	1ca0 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_H0S1;
    1cde:	2301      	movs	r3, #1
    1ce0:	e00c      	b.n	1cfc <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    1ce2:	f240 2202 	movw	r2, #514	; 0x202
    1ce6:	4293      	cmp	r3, r2
    1ce8:	d027      	beq.n	1d3a <gpio_nrfx_pin_configure+0xee>
    1cea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    1cee:	d026      	beq.n	1d3e <gpio_nrfx_pin_configure+0xf2>
    1cf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    1cf4:	d1d4      	bne.n	1ca0 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_S0H1;
    1cf6:	2302      	movs	r3, #2
    1cf8:	e000      	b.n	1cfc <gpio_nrfx_pin_configure+0xb0>
		*drive = NRF_GPIO_PIN_H0D1;
    1cfa:	2307      	movs	r3, #7
		nrfx_gpiote_output_config_t output_config = {
    1cfc:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    1d00:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    1d04:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    1d08:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    1d0a:	f88d 3005 	strb.w	r3, [sp, #5]
	} else if (flags & GPIO_PULL_DOWN) {
    1d0e:	bf54      	ite	pl
    1d10:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    1d14:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1d16:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    1d18:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1d1c:	d511      	bpl.n	1d42 <gpio_nrfx_pin_configure+0xf6>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    1d1e:	687a      	ldr	r2, [r7, #4]
    1d20:	2301      	movs	r3, #1
    1d22:	40b3      	lsls	r3, r6
    p_reg->OUTSET = set_mask;
    1d24:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    1d28:	2200      	movs	r2, #0
    1d2a:	a901      	add	r1, sp, #4
    1d2c:	4628      	mov	r0, r5
    1d2e:	f000 feff 	bl	2b30 <nrfx_gpiote_output_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1d32:	4b0f      	ldr	r3, [pc, #60]	; (1d70 <gpio_nrfx_pin_configure+0x124>)
    1d34:	4298      	cmp	r0, r3
    1d36:	d0a6      	beq.n	1c86 <gpio_nrfx_pin_configure+0x3a>
    1d38:	e7b2      	b.n	1ca0 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0H1;
    1d3a:	2305      	movs	r3, #5
    1d3c:	e7de      	b.n	1cfc <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    1d3e:	2303      	movs	r3, #3
    1d40:	e7dc      	b.n	1cfc <gpio_nrfx_pin_configure+0xb0>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    1d42:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    1d44:	bf41      	itttt	mi
    1d46:	2301      	movmi	r3, #1
    1d48:	687a      	ldrmi	r2, [r7, #4]
    1d4a:	40b3      	lslmi	r3, r6
    p_reg->OUTCLR = clr_mask;
    1d4c:	f8c2 350c 	strmi.w	r3, [r2, #1292]	; 0x50c
}
    1d50:	e7ea      	b.n	1d28 <gpio_nrfx_pin_configure+0xdc>
	if (flags & GPIO_PULL_UP) {
    1d52:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1d54:	f04f 0300 	mov.w	r3, #0
	} else if (flags & GPIO_PULL_DOWN) {
    1d58:	bf54      	ite	pl
    1d5a:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    1d5e:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1d60:	461a      	mov	r2, r3
    1d62:	a901      	add	r1, sp, #4
    1d64:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    1d66:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1d6a:	f000 fe33 	bl	29d4 <nrfx_gpiote_input_configure>
    1d6e:	e7e0      	b.n	1d32 <gpio_nrfx_pin_configure+0xe6>
    1d70:	0bad0000 	.word	0x0bad0000

00001d74 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    1d74:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    1d76:	794b      	ldrb	r3, [r1, #5]
    1d78:	2b01      	cmp	r3, #1
    1d7a:	d029      	beq.n	1dd0 <uarte_nrfx_configure+0x5c>
    1d7c:	2b03      	cmp	r3, #3
    1d7e:	d124      	bne.n	1dca <uarte_nrfx_configure+0x56>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    1d80:	2710      	movs	r7, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    1d82:	798b      	ldrb	r3, [r1, #6]
    1d84:	2b03      	cmp	r3, #3
    1d86:	d120      	bne.n	1dca <uarte_nrfx_configure+0x56>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    1d88:	79ce      	ldrb	r6, [r1, #7]
    1d8a:	b10e      	cbz	r6, 1d90 <uarte_nrfx_configure+0x1c>
    1d8c:	2e01      	cmp	r6, #1
    1d8e:	d11c      	bne.n	1dca <uarte_nrfx_configure+0x56>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    1d90:	790a      	ldrb	r2, [r1, #4]
    1d92:	2a01      	cmp	r2, #1
    1d94:	d01e      	beq.n	1dd4 <uarte_nrfx_configure+0x60>
    1d96:	2a02      	cmp	r2, #2
    1d98:	d020      	beq.n	1ddc <uarte_nrfx_configure+0x68>
    1d9a:	b9b2      	cbnz	r2, 1dca <uarte_nrfx_configure+0x56>
    1d9c:	4614      	mov	r4, r2
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    1d9e:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    1da0:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    1da2:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    1da6:	f8d5 c000 	ldr.w	ip, [r5]
	switch (baudrate) {
    1daa:	d06e      	beq.n	1e8a <uarte_nrfx_configure+0x116>
    1dac:	d833      	bhi.n	1e16 <uarte_nrfx_configure+0xa2>
    1dae:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    1db2:	d06d      	beq.n	1e90 <uarte_nrfx_configure+0x11c>
    1db4:	d81c      	bhi.n	1df0 <uarte_nrfx_configure+0x7c>
    1db6:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    1dba:	d06b      	beq.n	1e94 <uarte_nrfx_configure+0x120>
    1dbc:	d810      	bhi.n	1de0 <uarte_nrfx_configure+0x6c>
    1dbe:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    1dc2:	d06a      	beq.n	1e9a <uarte_nrfx_configure+0x126>
    1dc4:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    1dc8:	d06a      	beq.n	1ea0 <uarte_nrfx_configure+0x12c>
		return -ENOTSUP;
    1dca:	f06f 0085 	mvn.w	r0, #133	; 0x85
    1dce:	e05b      	b.n	1e88 <uarte_nrfx_configure+0x114>
	switch (cfg->stop_bits) {
    1dd0:	2700      	movs	r7, #0
    1dd2:	e7d6      	b.n	1d82 <uarte_nrfx_configure+0xe>
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
    1dd4:	f44f 7480 	mov.w	r4, #256	; 0x100
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    1dd8:	220e      	movs	r2, #14
    1dda:	e7e0      	b.n	1d9e <uarte_nrfx_configure+0x2a>
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
    1ddc:	2400      	movs	r4, #0
    1dde:	e7fb      	b.n	1dd8 <uarte_nrfx_configure+0x64>
	switch (baudrate) {
    1de0:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    1de4:	d05f      	beq.n	1ea6 <uarte_nrfx_configure+0x132>
    1de6:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    1dea:	d1ee      	bne.n	1dca <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    1dec:	4b38      	ldr	r3, [pc, #224]	; (1ed0 <uarte_nrfx_configure+0x15c>)
    1dee:	e03c      	b.n	1e6a <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
    1df0:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    1df4:	d05a      	beq.n	1eac <uarte_nrfx_configure+0x138>
    1df6:	d807      	bhi.n	1e08 <uarte_nrfx_configure+0x94>
    1df8:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    1dfc:	d058      	beq.n	1eb0 <uarte_nrfx_configure+0x13c>
    1dfe:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    1e02:	d1e2      	bne.n	1dca <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    1e04:	4b33      	ldr	r3, [pc, #204]	; (1ed4 <uarte_nrfx_configure+0x160>)
    1e06:	e030      	b.n	1e6a <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
    1e08:	f647 2512 	movw	r5, #31250	; 0x7a12
    1e0c:	42ab      	cmp	r3, r5
    1e0e:	d1dc      	bne.n	1dca <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    1e10:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    1e14:	e029      	b.n	1e6a <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
    1e16:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    1e1a:	d04b      	beq.n	1eb4 <uarte_nrfx_configure+0x140>
    1e1c:	d813      	bhi.n	1e46 <uarte_nrfx_configure+0xd2>
    1e1e:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    1e22:	d04a      	beq.n	1eba <uarte_nrfx_configure+0x146>
    1e24:	d809      	bhi.n	1e3a <uarte_nrfx_configure+0xc6>
    1e26:	f64d 25c0 	movw	r5, #56000	; 0xdac0
    1e2a:	42ab      	cmp	r3, r5
    1e2c:	d047      	beq.n	1ebe <uarte_nrfx_configure+0x14a>
    1e2e:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    1e32:	d1ca      	bne.n	1dca <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    1e34:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    1e38:	e017      	b.n	1e6a <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
    1e3a:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    1e3e:	d1c4      	bne.n	1dca <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    1e40:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    1e44:	e011      	b.n	1e6a <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
    1e46:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    1e4a:	d03b      	beq.n	1ec4 <uarte_nrfx_configure+0x150>
    1e4c:	d808      	bhi.n	1e60 <uarte_nrfx_configure+0xec>
    1e4e:	4d22      	ldr	r5, [pc, #136]	; (1ed8 <uarte_nrfx_configure+0x164>)
    1e50:	42ab      	cmp	r3, r5
    1e52:	d03a      	beq.n	1eca <uarte_nrfx_configure+0x156>
    1e54:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    1e58:	d1b7      	bne.n	1dca <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    1e5a:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    1e5e:	e004      	b.n	1e6a <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
    1e60:	4d1e      	ldr	r5, [pc, #120]	; (1edc <uarte_nrfx_configure+0x168>)
    1e62:	42ab      	cmp	r3, r5
    1e64:	d1b1      	bne.n	1dca <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    1e66:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
    1e6a:	6905      	ldr	r5, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    1e6c:	f8cc 3524 	str.w	r3, [ip, #1316]	; 0x524
	return config->uarte_regs;
    1e70:	6843      	ldr	r3, [r0, #4]
                    | (uint32_t)p_cfg->stop
    1e72:	433a      	orrs	r2, r7
    1e74:	681b      	ldr	r3, [r3, #0]
                    | (uint32_t)p_cfg->hwfc;
    1e76:	4334      	orrs	r4, r6
    1e78:	4322      	orrs	r2, r4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    1e7a:	f8c3 256c 	str.w	r2, [r3, #1388]	; 0x56c
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	data->uart_config = *cfg;
    1e7e:	c903      	ldmia	r1, {r0, r1}
    1e80:	1d2b      	adds	r3, r5, #4
    1e82:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    1e86:	2000      	movs	r0, #0
}
    1e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    1e8a:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    1e8e:	e7ec      	b.n	1e6a <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    1e90:	4b13      	ldr	r3, [pc, #76]	; (1ee0 <uarte_nrfx_configure+0x16c>)
    1e92:	e7ea      	b.n	1e6a <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    1e94:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    1e98:	e7e7      	b.n	1e6a <uarte_nrfx_configure+0xf6>
		nrf_baudrate = 0x00014000;
    1e9a:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    1e9e:	e7e4      	b.n	1e6a <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
    1ea0:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    1ea4:	e7e1      	b.n	1e6a <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    1ea6:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    1eaa:	e7de      	b.n	1e6a <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    1eac:	4b0d      	ldr	r3, [pc, #52]	; (1ee4 <uarte_nrfx_configure+0x170>)
    1eae:	e7dc      	b.n	1e6a <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    1eb0:	4b0d      	ldr	r3, [pc, #52]	; (1ee8 <uarte_nrfx_configure+0x174>)
    1eb2:	e7da      	b.n	1e6a <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    1eb4:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    1eb8:	e7d7      	b.n	1e6a <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    1eba:	4b0c      	ldr	r3, [pc, #48]	; (1eec <uarte_nrfx_configure+0x178>)
    1ebc:	e7d5      	b.n	1e6a <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    1ebe:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    1ec2:	e7d2      	b.n	1e6a <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    1ec4:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    1ec8:	e7cf      	b.n	1e6a <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    1eca:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    1ece:	e7cc      	b.n	1e6a <uarte_nrfx_configure+0xf6>
    1ed0:	0013b000 	.word	0x0013b000
    1ed4:	004ea000 	.word	0x004ea000
    1ed8:	0003d090 	.word	0x0003d090
    1edc:	000f4240 	.word	0x000f4240
    1ee0:	00275000 	.word	0x00275000
    1ee4:	0075c000 	.word	0x0075c000
    1ee8:	003af000 	.word	0x003af000
    1eec:	013a9000 	.word	0x013a9000

00001ef0 <uarte_instance_init.constprop.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    1ef0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = dev->config;
    1ef4:	6847      	ldr	r7, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    1ef6:	6906      	ldr	r6, [r0, #16]
	return config->uarte_regs;
    1ef8:	683c      	ldr	r4, [r7, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    1efa:	2100      	movs	r1, #0
    1efc:	f8c4 1500 	str.w	r1, [r4, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = dev->config;

	nrf_uarte_disable(uarte);

	data->dev = dev;
    1f00:	6030      	str	r0, [r6, #0]

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    1f02:	f8d7 900c 	ldr.w	r9, [r7, #12]
static int uarte_instance_init(const struct device *dev,
    1f06:	4680      	mov	r8, r0
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    1f08:	aa01      	add	r2, sp, #4
    1f0a:	4648      	mov	r0, r9
    1f0c:	f002 f9e1 	bl	42d2 <pinctrl_lookup_state>
	if (ret < 0) {
    1f10:	1e05      	subs	r5, r0, #0
    1f12:	db54      	blt.n	1fbe <uarte_instance_init.constprop.0+0xce>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    1f14:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    1f16:	f8d9 2000 	ldr.w	r2, [r9]
    1f1a:	7919      	ldrb	r1, [r3, #4]
    1f1c:	6818      	ldr	r0, [r3, #0]
    1f1e:	f000 fb05 	bl	252c <pinctrl_configure_pins>
	if (err < 0) {
    1f22:	1e05      	subs	r5, r0, #0
    1f24:	db4b      	blt.n	1fbe <uarte_instance_init.constprop.0+0xce>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    1f26:	1d31      	adds	r1, r6, #4
    1f28:	4640      	mov	r0, r8
    1f2a:	f7ff ff23 	bl	1d74 <uarte_nrfx_configure>
	if (err) {
    1f2e:	4605      	mov	r5, r0
    1f30:	2800      	cmp	r0, #0
    1f32:	d144      	bne.n	1fbe <uarte_instance_init.constprop.0+0xce>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    1f34:	687b      	ldr	r3, [r7, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    1f36:	0799      	lsls	r1, r3, #30
    1f38:	d51a      	bpl.n	1f70 <uarte_instance_init.constprop.0+0x80>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    1f3a:	f106 0018 	add.w	r0, r6, #24
    1f3e:	f001 f835 	bl	2fac <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    1f42:	4b22      	ldr	r3, [pc, #136]	; (1fcc <uarte_instance_init.constprop.0+0xdc>)
    1f44:	4298      	cmp	r0, r3
    1f46:	d13e      	bne.n	1fc6 <uarte_instance_init.constprop.0+0xd6>
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    1f48:	7e33      	ldrb	r3, [r6, #24]
    1f4a:	00db      	lsls	r3, r3, #3
    1f4c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    1f50:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    1f54:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    1f58:	f504 7190 	add.w	r1, r4, #288	; 0x120
    1f5c:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    1f60:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    1f64:	7e32      	ldrb	r2, [r6, #24]
    1f66:	2301      	movs	r3, #1
    1f68:	4093      	lsls	r3, r2
    p_reg->CHENSET = mask;
    1f6a:	4a19      	ldr	r2, [pc, #100]	; (1fd0 <uarte_instance_init.constprop.0+0xe0>)
    1f6c:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    1f70:	2308      	movs	r3, #8
    1f72:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    1f76:	7a3b      	ldrb	r3, [r7, #8]
    1f78:	b953      	cbnz	r3, 1f90 <uarte_instance_init.constprop.0+0xa0>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1f7a:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    1f7e:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    1f82:	6973      	ldr	r3, [r6, #20]
    1f84:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    1f88:	2301      	movs	r3, #1
    1f8a:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1f8e:	6023      	str	r3, [r4, #0]
			nrf_uarte_rx_buffer_set(uarte, data->rx_data, 1);
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    1f90:	687b      	ldr	r3, [r7, #4]
    1f92:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    1f94:	bf5c      	itt	pl
    1f96:	f44f 7380 	movpl.w	r3, #256	; 0x100
    1f9a:	f8c4 3304 	strpl.w	r3, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    1f9e:	687b      	ldr	r3, [r7, #4]
    1fa0:	06db      	lsls	r3, r3, #27
    1fa2:	bf44      	itt	mi
    1fa4:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    1fa8:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    1fac:	6933      	ldr	r3, [r6, #16]
    1fae:	f8c4 3544 	str.w	r3, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    1fb2:	2300      	movs	r3, #0
    1fb4:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1fb8:	2301      	movs	r3, #1
    1fba:	60a3      	str	r3, [r4, #8]
    1fbc:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    1fbe:	4628      	mov	r0, r5
    1fc0:	b003      	add	sp, #12
    1fc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    1fc6:	f06f 0504 	mvn.w	r5, #4
    1fca:	e7f8      	b.n	1fbe <uarte_instance_init.constprop.0+0xce>
    1fcc:	0bad0000 	.word	0x0bad0000
    1fd0:	4001f000 	.word	0x4001f000

00001fd4 <uarte_nrfx_poll_out>:
{
    1fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1fd6:	4604      	mov	r4, r0
	struct uarte_nrfx_data *data = dev->data;
    1fd8:	6907      	ldr	r7, [r0, #16]
{
    1fda:	460d      	mov	r5, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1fdc:	f002 fac5 	bl	456a <k_is_in_isr>
    1fe0:	b9b0      	cbnz	r0, 2010 <uarte_nrfx_poll_out+0x3c>
	return !z_sys_post_kernel;
    1fe2:	4b2e      	ldr	r3, [pc, #184]	; (209c <uarte_nrfx_poll_out+0xc8>)
    1fe4:	781b      	ldrb	r3, [r3, #0]
    1fe6:	b19b      	cbz	r3, 2010 <uarte_nrfx_poll_out+0x3c>
{
    1fe8:	2664      	movs	r6, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    1fea:	6860      	ldr	r0, [r4, #4]
    1fec:	f002 f909 	bl	4202 <is_tx_ready.isra.0>
    1ff0:	bb00      	cbnz	r0, 2034 <uarte_nrfx_poll_out+0x60>
    1ff2:	2001      	movs	r0, #1
    1ff4:	f002 f988 	bl	4308 <nrfx_busy_wait>
    1ff8:	3e01      	subs	r6, #1
    1ffa:	d1f6      	bne.n	1fea <uarte_nrfx_poll_out+0x16>
    1ffc:	2100      	movs	r1, #0
    1ffe:	2021      	movs	r0, #33	; 0x21
    2000:	f001 fc72 	bl	38e8 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    2004:	e7f0      	b.n	1fe8 <uarte_nrfx_poll_out+0x14>
	__asm__ volatile(
    2006:	f386 8811 	msr	BASEPRI, r6
    200a:	f3bf 8f6f 	isb	sy
}
    200e:	e7f5      	b.n	1ffc <uarte_nrfx_poll_out+0x28>
	__asm__ volatile(
    2010:	f04f 0320 	mov.w	r3, #32
    2014:	f3ef 8611 	mrs	r6, BASEPRI
    2018:	f383 8812 	msr	BASEPRI_MAX, r3
    201c:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    2020:	6860      	ldr	r0, [r4, #4]
    2022:	4631      	mov	r1, r6
    2024:	f002 f8ed 	bl	4202 <is_tx_ready.isra.0>
    2028:	b990      	cbnz	r0, 2050 <uarte_nrfx_poll_out+0x7c>
	__asm__ volatile(
    202a:	f386 8811 	msr	BASEPRI, r6
    202e:	f3bf 8f6f 	isb	sy
}
    2032:	e7ed      	b.n	2010 <uarte_nrfx_poll_out+0x3c>
	__asm__ volatile(
    2034:	f04f 0320 	mov.w	r3, #32
    2038:	f3ef 8611 	mrs	r6, BASEPRI
    203c:	f383 8812 	msr	BASEPRI_MAX, r3
    2040:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    2044:	6860      	ldr	r0, [r4, #4]
    2046:	4631      	mov	r1, r6
    2048:	f002 f8db 	bl	4202 <is_tx_ready.isra.0>
    204c:	2800      	cmp	r0, #0
    204e:	d0da      	beq.n	2006 <uarte_nrfx_poll_out+0x32>
	*data->char_out = c;
    2050:	693b      	ldr	r3, [r7, #16]
    2052:	701d      	strb	r5, [r3, #0]
	const struct uarte_nrfx_config *config = dev->config;
    2054:	6862      	ldr	r2, [r4, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2056:	6938      	ldr	r0, [r7, #16]
	return config->uarte_regs;
    2058:	6813      	ldr	r3, [r2, #0]
    205a:	f8c3 0544 	str.w	r0, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    205e:	2001      	movs	r0, #1
    2060:	f8c3 0548 	str.w	r0, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2064:	2000      	movs	r0, #0
    2066:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
    206a:	f8d3 5120 	ldr.w	r5, [r3, #288]	; 0x120
    206e:	f8c3 0158 	str.w	r0, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    2072:	6852      	ldr	r2, [r2, #4]
    2074:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
    2078:	06d2      	lsls	r2, r2, #27
    207a:	d508      	bpl.n	208e <uarte_nrfx_poll_out+0xba>
	return config->uarte_regs;
    207c:	6862      	ldr	r2, [r4, #4]
    207e:	6812      	ldr	r2, [r2, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    2080:	2008      	movs	r0, #8
    2082:	f8c2 0500 	str.w	r0, [r2, #1280]	; 0x500
    p_reg->INTENSET = mask;
    2086:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    208a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    208e:	2201      	movs	r2, #1
    2090:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    2092:	f381 8811 	msr	BASEPRI, r1
    2096:	f3bf 8f6f 	isb	sy
}
    209a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    209c:	200007b1 	.word	0x200007b1

000020a0 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    20a0:	b570      	push	{r4, r5, r6, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    20a2:	2301      	movs	r3, #1
    20a4:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    20a6:	4a0e      	ldr	r2, [pc, #56]	; (20e0 <compare_int_lock+0x40>)
    20a8:	f3bf 8f5b 	dmb	ish
    20ac:	43dc      	mvns	r4, r3
    20ae:	e852 1f00 	ldrex	r1, [r2]
    20b2:	ea01 0504 	and.w	r5, r1, r4
    20b6:	e842 5600 	strex	r6, r5, [r2]
    20ba:	2e00      	cmp	r6, #0
    20bc:	d1f7      	bne.n	20ae <compare_int_lock+0xe>
    20be:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    20c2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    20c6:	4082      	lsls	r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    20c8:	4806      	ldr	r0, [pc, #24]	; (20e4 <compare_int_lock+0x44>)
    20ca:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    20ce:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    20d2:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    20d6:	420b      	tst	r3, r1
}
    20d8:	bf14      	ite	ne
    20da:	2001      	movne	r0, #1
    20dc:	2000      	moveq	r0, #0
    20de:	bd70      	pop	{r4, r5, r6, pc}
    20e0:	200002ac 	.word	0x200002ac
    20e4:	40011000 	.word	0x40011000

000020e8 <sys_clock_timeout_handler>:
}

static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
    20e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    20ea:	491b      	ldr	r1, [pc, #108]	; (2158 <sys_clock_timeout_handler+0x70>)
{
    20ec:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    20ee:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    20f2:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    20f4:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    20f8:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    20fc:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    20fe:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    2102:	d30f      	bcc.n	2124 <sys_clock_timeout_handler+0x3c>
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    2104:	f001 fd56 	bl	3bb4 <sys_clock_announce>
    return p_reg->CC[ch];
    2108:	00a3      	lsls	r3, r4, #2
    210a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    210e:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    2112:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    2116:	4295      	cmp	r5, r2
    2118:	d11d      	bne.n	2156 <sys_clock_timeout_handler+0x6e>
    p_reg->CC[ch] = cc_val;
    211a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    211e:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
}
    2122:	e012      	b.n	214a <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    2124:	4b0d      	ldr	r3, [pc, #52]	; (215c <sys_clock_timeout_handler+0x74>)
    2126:	681b      	ldr	r3, [r3, #0]
    2128:	0a1a      	lsrs	r2, r3, #8
    212a:	061b      	lsls	r3, r3, #24
    212c:	195e      	adds	r6, r3, r5
    212e:	4b0c      	ldr	r3, [pc, #48]	; (2160 <sys_clock_timeout_handler+0x78>)
    2130:	f142 0700 	adc.w	r7, r2, #0
    2134:	e9c3 6700 	strd	r6, r7, [r3]
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    2138:	f001 fd3c 	bl	3bb4 <sys_clock_announce>
    return p_reg->CC[ch];
    213c:	4a09      	ldr	r2, [pc, #36]	; (2164 <sys_clock_timeout_handler+0x7c>)
    213e:	f504 73a8 	add.w	r3, r4, #336	; 0x150
    2142:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	if (cc_value == get_comparator(chan)) {
    2146:	429d      	cmp	r5, r3
    2148:	d105      	bne.n	2156 <sys_clock_timeout_handler+0x6e>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    214a:	4a06      	ldr	r2, [pc, #24]	; (2164 <sys_clock_timeout_handler+0x7c>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    214c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2150:	40a3      	lsls	r3, r4
    2152:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
		if (!anchor_updated) {
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    2156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2158:	200000e0 	.word	0x200000e0
    215c:	200002b0 	.word	0x200002b0
    2160:	200000e8 	.word	0x200000e8
    2164:	40011000 	.word	0x40011000

00002168 <compare_int_unlock>:
	if (key) {
    2168:	b311      	cbz	r1, 21b0 <compare_int_unlock+0x48>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    216a:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    216e:	2301      	movs	r3, #1
    2170:	4a10      	ldr	r2, [pc, #64]	; (21b4 <compare_int_unlock+0x4c>)
    2172:	4083      	lsls	r3, r0
    2174:	e852 cf00 	ldrex	ip, [r2]
    2178:	ea4c 0c03 	orr.w	ip, ip, r3
    217c:	e842 c100 	strex	r1, ip, [r2]
    2180:	2900      	cmp	r1, #0
    2182:	d1f7      	bne.n	2174 <compare_int_unlock+0xc>
    2184:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    2188:	4a0b      	ldr	r2, [pc, #44]	; (21b8 <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    218a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    218e:	4083      	lsls	r3, r0
    2190:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    2194:	4b09      	ldr	r3, [pc, #36]	; (21bc <compare_int_unlock+0x54>)
    2196:	f3bf 8f5b 	dmb	ish
    219a:	681b      	ldr	r3, [r3, #0]
    219c:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    21a0:	40c3      	lsrs	r3, r0
    21a2:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    21a4:	bf42      	ittt	mi
    21a6:	4b06      	ldrmi	r3, [pc, #24]	; (21c0 <compare_int_unlock+0x58>)
    21a8:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    21ac:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    21b0:	4770      	bx	lr
    21b2:	bf00      	nop
    21b4:	200002ac 	.word	0x200002ac
    21b8:	40011000 	.word	0x40011000
    21bc:	200002a8 	.word	0x200002a8
    21c0:	e000e100 	.word	0xe000e100

000021c4 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    21c4:	4b0d      	ldr	r3, [pc, #52]	; (21fc <z_nrf_rtc_timer_read+0x38>)
    21c6:	6818      	ldr	r0, [r3, #0]
    21c8:	0a01      	lsrs	r1, r0, #8
    21ca:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    21cc:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    21d0:	4b0b      	ldr	r3, [pc, #44]	; (2200 <z_nrf_rtc_timer_read+0x3c>)
    21d2:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    21d6:	1818      	adds	r0, r3, r0
    21d8:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    21dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    21e0:	d20a      	bcs.n	21f8 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    21e2:	4b08      	ldr	r3, [pc, #32]	; (2204 <z_nrf_rtc_timer_read+0x40>)
    21e4:	e9d3 2300 	ldrd	r2, r3, [r3]
    21e8:	4290      	cmp	r0, r2
    21ea:	eb71 0303 	sbcs.w	r3, r1, r3
    21ee:	d203      	bcs.n	21f8 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    21f0:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    21f4:	f141 0100 	adc.w	r1, r1, #0
}
    21f8:	4770      	bx	lr
    21fa:	bf00      	nop
    21fc:	200002b0 	.word	0x200002b0
    2200:	40011000 	.word	0x40011000
    2204:	200000e8 	.word	0x200000e8

00002208 <compare_set>:
{
    2208:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    220c:	4614      	mov	r4, r2
    220e:	461d      	mov	r5, r3
    2210:	4607      	mov	r7, r0
	key = compare_int_lock(chan);
    2212:	f7ff ff45 	bl	20a0 <compare_int_lock>
    2216:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    2218:	f7ff ffd4 	bl	21c4 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    221c:	42a0      	cmp	r0, r4
    221e:	eb71 0305 	sbcs.w	r3, r1, r5
    2222:	d27a      	bcs.n	231a <compare_set+0x112>
		if (target_time - curr_time > COUNTER_SPAN) {
    2224:	4b46      	ldr	r3, [pc, #280]	; (2340 <compare_set+0x138>)
    2226:	1a20      	subs	r0, r4, r0
    2228:	eb65 0101 	sbc.w	r1, r5, r1
    222c:	4298      	cmp	r0, r3
    222e:	f171 0100 	sbcs.w	r1, r1, #0
    2232:	f080 8081 	bcs.w	2338 <compare_set+0x130>
		if (target_time != cc_data[chan].target_time) {
    2236:	4b43      	ldr	r3, [pc, #268]	; (2344 <compare_set+0x13c>)
    2238:	eb03 1307 	add.w	r3, r3, r7, lsl #4
    223c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    2240:	429d      	cmp	r5, r3
    2242:	bf08      	it	eq
    2244:	4294      	cmpeq	r4, r2
    2246:	d053      	beq.n	22f0 <compare_set+0xe8>
    2248:	ea4f 0a87 	mov.w	sl, r7, lsl #2
    224c:	f10a 4a80 	add.w	sl, sl, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    2250:	f107 0950 	add.w	r9, r7, #80	; 0x50
    2254:	f50a 3a88 	add.w	sl, sl, #69632	; 0x11000
    2258:	ea4f 0989 	mov.w	r9, r9, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    225c:	fa1f f989 	uxth.w	r9, r9
	return absolute_time & COUNTER_MAX;
    2260:	f024 487f 	bic.w	r8, r4, #4278190080	; 0xff000000
    2264:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2268:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    return p_reg->CC[ch];
    226c:	f8da 0540 	ldr.w	r0, [sl, #1344]	; 0x540
     return p_reg->COUNTER;
    2270:	4a35      	ldr	r2, [pc, #212]	; (2348 <compare_set+0x140>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2272:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
    2276:	40bb      	lsls	r3, r7
	uint32_t cc_val = abs_val & COUNTER_MAX;
    2278:	4646      	mov	r6, r8
     return p_reg->COUNTER;
    227a:	f8d2 b504 	ldr.w	fp, [r2, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    227e:	eba0 000b 	sub.w	r0, r0, fp
    2282:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    2286:	f02b 417f 	bic.w	r1, fp, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    228a:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    228c:	f8ca 1540 	str.w	r1, [sl, #1344]	; 0x540
    2290:	d105      	bne.n	229e <compare_set+0x96>
    2292:	9301      	str	r3, [sp, #4]
	z_impl_k_busy_wait(usec_to_wait);
    2294:	2013      	movs	r0, #19
    2296:	f002 fa59 	bl	474c <z_impl_k_busy_wait>
    229a:	4a2b      	ldr	r2, [pc, #172]	; (2348 <compare_set+0x140>)
    229c:	9b01      	ldr	r3, [sp, #4]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    229e:	f10b 0c02 	add.w	ip, fp, #2
	return (a - b) & COUNTER_MAX;
    22a2:	eba6 000c 	sub.w	r0, r6, ip
    22a6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    22aa:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    22ae:	bf88      	it	hi
    22b0:	4666      	movhi	r6, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    22b2:	2000      	movs	r0, #0
    22b4:	f8c9 0000 	str.w	r0, [r9]
    22b8:	f8d9 0000 	ldr.w	r0, [r9]
    p_reg->EVTENSET = mask;
    22bc:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    22c0:	f026 407f 	bic.w	r0, r6, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    22c4:	f8ca 0540 	str.w	r0, [sl, #1344]	; 0x540
     return p_reg->COUNTER;
    22c8:	f8d2 0504 	ldr.w	r0, [r2, #1284]	; 0x504
	} while ((now2 != now) &&
    22cc:	4583      	cmp	fp, r0
    22ce:	d006      	beq.n	22de <compare_set+0xd6>
	return (a - b) & COUNTER_MAX;
    22d0:	1a30      	subs	r0, r6, r0
    22d2:	3802      	subs	r0, #2
    22d4:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    22d8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    22dc:	d81b      	bhi.n	2316 <compare_set+0x10e>
	return (a - b) & COUNTER_MAX;
    22de:	eba6 0608 	sub.w	r6, r6, r8
    22e2:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    22e6:	1936      	adds	r6, r6, r4
    22e8:	f145 0300 	adc.w	r3, r5, #0
    22ec:	4634      	mov	r4, r6
    22ee:	461d      	mov	r5, r3
	cc_data[chan].target_time = target_time;
    22f0:	4914      	ldr	r1, [pc, #80]	; (2344 <compare_set+0x13c>)
	cc_data[chan].callback = handler;
    22f2:	980c      	ldr	r0, [sp, #48]	; 0x30
	cc_data[chan].target_time = target_time;
    22f4:	013b      	lsls	r3, r7, #4
    22f6:	eb01 1207 	add.w	r2, r1, r7, lsl #4
	cc_data[chan].callback = handler;
    22fa:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    22fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    22fe:	6053      	str	r3, [r2, #4]
	cc_data[chan].target_time = target_time;
    2300:	e9c2 4502 	strd	r4, r5, [r2, #8]
	return ret;
    2304:	2400      	movs	r4, #0
	compare_int_unlock(chan, key);
    2306:	4638      	mov	r0, r7
    2308:	9900      	ldr	r1, [sp, #0]
    230a:	f7ff ff2d 	bl	2168 <compare_int_unlock>
}
    230e:	4620      	mov	r0, r4
    2310:	b003      	add	sp, #12
    2312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2316:	4630      	mov	r0, r6
    2318:	e7af      	b.n	227a <compare_set+0x72>
		atomic_or(&force_isr_mask, BIT(chan));
    231a:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    231c:	4a0b      	ldr	r2, [pc, #44]	; (234c <compare_set+0x144>)
    231e:	f3bf 8f5b 	dmb	ish
    2322:	40bb      	lsls	r3, r7
    2324:	e852 0f00 	ldrex	r0, [r2]
    2328:	4318      	orrs	r0, r3
    232a:	e842 0100 	strex	r1, r0, [r2]
    232e:	2900      	cmp	r1, #0
    2330:	d1f8      	bne.n	2324 <compare_set+0x11c>
    2332:	f3bf 8f5b 	dmb	ish
    2336:	e7db      	b.n	22f0 <compare_set+0xe8>
			return -EINVAL;
    2338:	f06f 0415 	mvn.w	r4, #21
    233c:	e7e3      	b.n	2306 <compare_set+0xfe>
    233e:	bf00      	nop
    2340:	01000001 	.word	0x01000001
    2344:	200000d0 	.word	0x200000d0
    2348:	40011000 	.word	0x40011000
    234c:	200002a8 	.word	0x200002a8

00002350 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    2350:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    2352:	4b19      	ldr	r3, [pc, #100]	; (23b8 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    2354:	4d19      	ldr	r5, [pc, #100]	; (23bc <sys_clock_driver_init+0x6c>)
    2356:	2400      	movs	r4, #0
    2358:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    235c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    2360:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    2364:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    2368:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    236c:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2370:	4b13      	ldr	r3, [pc, #76]	; (23c0 <sys_clock_driver_init+0x70>)
    2372:	2602      	movs	r6, #2
    2374:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    2378:	2101      	movs	r1, #1
    237a:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    237e:	2011      	movs	r0, #17
    2380:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    2384:	4622      	mov	r2, r4
    2386:	f7fe fe81 	bl	108c <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    238a:	2011      	movs	r0, #17
    238c:	f7fe fe62 	bl	1054 <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    2390:	4a0c      	ldr	r2, [pc, #48]	; (23c4 <sys_clock_driver_init+0x74>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    2392:	2301      	movs	r3, #1
    2394:	60ab      	str	r3, [r5, #8]
    2396:	602b      	str	r3, [r5, #0]
    2398:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    239a:	4b0b      	ldr	r3, [pc, #44]	; (23c8 <sys_clock_driver_init+0x78>)
    239c:	4a0b      	ldr	r2, [pc, #44]	; (23cc <sys_clock_driver_init+0x7c>)
    239e:	9300      	str	r3, [sp, #0]
    23a0:	9401      	str	r4, [sp, #4]
    23a2:	2300      	movs	r3, #0
    23a4:	4620      	mov	r0, r4
    23a6:	f7ff ff2f 	bl	2208 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    23aa:	4630      	mov	r0, r6
    23ac:	f7ff fafc 	bl	19a8 <z_nrf_clock_control_lf_on>

	return 0;
}
    23b0:	4620      	mov	r0, r4
    23b2:	b002      	add	sp, #8
    23b4:	bd70      	pop	{r4, r5, r6, pc}
    23b6:	bf00      	nop
    23b8:	200000d0 	.word	0x200000d0
    23bc:	40011000 	.word	0x40011000
    23c0:	e000e100 	.word	0xe000e100
    23c4:	200002ac 	.word	0x200002ac
    23c8:	000020e9 	.word	0x000020e9
    23cc:	007fffff 	.word	0x007fffff

000023d0 <rtc_nrf_isr>:
{
    23d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    23d4:	4c33      	ldr	r4, [pc, #204]	; (24a4 <rtc_nrf_isr+0xd4>)
    23d6:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    23da:	079a      	lsls	r2, r3, #30
    23dc:	d50b      	bpl.n	23f6 <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    23de:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    23e2:	b143      	cbz	r3, 23f6 <rtc_nrf_isr+0x26>
		overflow_cnt++;
    23e4:	4a30      	ldr	r2, [pc, #192]	; (24a8 <rtc_nrf_isr+0xd8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    23e6:	2300      	movs	r3, #0
    23e8:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    23ec:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    23f0:	6813      	ldr	r3, [r2, #0]
    23f2:	3301      	adds	r3, #1
    23f4:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    23f6:	f04f 0320 	mov.w	r3, #32
    23fa:	f3ef 8211 	mrs	r2, BASEPRI
    23fe:	f383 8812 	msr	BASEPRI_MAX, r3
    2402:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    2406:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    240a:	03db      	lsls	r3, r3, #15
    240c:	d529      	bpl.n	2462 <rtc_nrf_isr+0x92>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    240e:	f3bf 8f5b 	dmb	ish
    2412:	4b26      	ldr	r3, [pc, #152]	; (24ac <rtc_nrf_isr+0xdc>)
    2414:	e853 1f00 	ldrex	r1, [r3]
    2418:	f021 0001 	bic.w	r0, r1, #1
    241c:	e843 0500 	strex	r5, r0, [r3]
    2420:	2d00      	cmp	r5, #0
    2422:	d1f7      	bne.n	2414 <rtc_nrf_isr+0x44>
    2424:	f3bf 8f5b 	dmb	ish
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    2428:	b911      	cbnz	r1, 2430 <rtc_nrf_isr+0x60>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    242a:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    242e:	b1c3      	cbz	r3, 2462 <rtc_nrf_isr+0x92>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2430:	2500      	movs	r5, #0
    2432:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    2436:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
	__asm__ volatile(
    243a:	f382 8811 	msr	BASEPRI, r2
    243e:	f3bf 8f6f 	isb	sy
		curr_time = z_nrf_rtc_timer_read();
    2442:	f7ff febf 	bl	21c4 <z_nrf_rtc_timer_read>
	__asm__ volatile(
    2446:	f04f 0320 	mov.w	r3, #32
    244a:	f3ef 8211 	mrs	r2, BASEPRI
    244e:	f383 8812 	msr	BASEPRI_MAX, r3
    2452:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    2456:	4b16      	ldr	r3, [pc, #88]	; (24b0 <rtc_nrf_isr+0xe0>)
    2458:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    245c:	42b0      	cmp	r0, r6
    245e:	41b9      	sbcs	r1, r7
    2460:	d206      	bcs.n	2470 <rtc_nrf_isr+0xa0>
	__asm__ volatile(
    2462:	f382 8811 	msr	BASEPRI, r2
    2466:	f3bf 8f6f 	isb	sy
}
    246a:	b003      	add	sp, #12
    246c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    2470:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    2474:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
			user_context = cc_data[chan].user_context;
    2478:	e9d3 1000 	ldrd	r1, r0, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    247c:	e9c3 8902 	strd	r8, r9, [r3, #8]
			cc_data[chan].callback = NULL;
    2480:	601d      	str	r5, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    2482:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2486:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
    248a:	f382 8811 	msr	BASEPRI, r2
    248e:	f3bf 8f6f 	isb	sy
		if (handler) {
    2492:	2900      	cmp	r1, #0
    2494:	d0e9      	beq.n	246a <rtc_nrf_isr+0x9a>
			handler(chan, expire_time, user_context);
    2496:	9000      	str	r0, [sp, #0]
    2498:	4632      	mov	r2, r6
    249a:	463b      	mov	r3, r7
    249c:	4628      	mov	r0, r5
    249e:	4788      	blx	r1
}
    24a0:	e7e3      	b.n	246a <rtc_nrf_isr+0x9a>
    24a2:	bf00      	nop
    24a4:	40011000 	.word	0x40011000
    24a8:	200002b0 	.word	0x200002b0
    24ac:	200002a8 	.word	0x200002a8
    24b0:	200000d0 	.word	0x200000d0

000024b4 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    24b4:	1c43      	adds	r3, r0, #1
{
    24b6:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    24b8:	d021      	beq.n	24fe <sys_clock_set_timeout+0x4a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    24ba:	2801      	cmp	r0, #1
    24bc:	dd21      	ble.n	2502 <sys_clock_set_timeout+0x4e>
    24be:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    24c2:	da20      	bge.n	2506 <sys_clock_set_timeout+0x52>
    24c4:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    24c6:	f7ff fe7d 	bl	21c4 <z_nrf_rtc_timer_read>
    24ca:	4b10      	ldr	r3, [pc, #64]	; (250c <sys_clock_set_timeout+0x58>)
    24cc:	e9d3 1300 	ldrd	r1, r3, [r3]
    24d0:	1a42      	subs	r2, r0, r1
		ticks = 0;
    24d2:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
	if (cyc > MAX_CYCLES) {
    24d6:	480e      	ldr	r0, [pc, #56]	; (2510 <sys_clock_set_timeout+0x5c>)
		ticks = 0;
    24d8:	bf28      	it	cs
    24da:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    24dc:	3201      	adds	r2, #1
    24de:	4422      	add	r2, r4
	if (cyc > MAX_CYCLES) {
    24e0:	4282      	cmp	r2, r0
    24e2:	bf28      	it	cs
    24e4:	4602      	movcs	r2, r0
	uint64_t target_time = cyc + last_count;
    24e6:	1852      	adds	r2, r2, r1
    24e8:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    24ec:	4909      	ldr	r1, [pc, #36]	; (2514 <sys_clock_set_timeout+0x60>)
    24ee:	9001      	str	r0, [sp, #4]
    24f0:	9100      	str	r1, [sp, #0]
    24f2:	f143 0300 	adc.w	r3, r3, #0
    24f6:	f7ff fe87 	bl	2208 <compare_set>
}
    24fa:	b002      	add	sp, #8
    24fc:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    24fe:	4804      	ldr	r0, [pc, #16]	; (2510 <sys_clock_set_timeout+0x5c>)
    2500:	e7e0      	b.n	24c4 <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2502:	2400      	movs	r4, #0
    2504:	e7df      	b.n	24c6 <sys_clock_set_timeout+0x12>
    2506:	4c02      	ldr	r4, [pc, #8]	; (2510 <sys_clock_set_timeout+0x5c>)
    2508:	e7dd      	b.n	24c6 <sys_clock_set_timeout+0x12>
    250a:	bf00      	nop
    250c:	200000e0 	.word	0x200000e0
    2510:	007fffff 	.word	0x007fffff
    2514:	000020e9 	.word	0x000020e9

00002518 <sys_clock_elapsed>:
{
    2518:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    251a:	f7ff fe53 	bl	21c4 <z_nrf_rtc_timer_read>
    251e:	4b02      	ldr	r3, [pc, #8]	; (2528 <sys_clock_elapsed+0x10>)
    2520:	681b      	ldr	r3, [r3, #0]
}
    2522:	1ac0      	subs	r0, r0, r3
    2524:	bd08      	pop	{r3, pc}
    2526:	bf00      	nop
    2528:	200000e0 	.word	0x200000e0

0000252c <pinctrl_configure_pins>:
#define NRF_PSEL_QSPI(reg, line) ((NRF_QSPI_Type *)reg)->PSEL.line
#endif

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    252c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
        case 1: return NRF_P1;
    2530:	4e4d      	ldr	r6, [pc, #308]	; (2668 <pinctrl_configure_pins+0x13c>)
    2532:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2536:	2701      	movs	r7, #1
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    2538:	4281      	cmp	r1, r0
    253a:	d102      	bne.n	2542 <pinctrl_configure_pins+0x16>
			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
				     drive, NRF_GPIO_PIN_NOSENSE);
		}
	}

	return 0;
    253c:	2000      	movs	r0, #0
}
    253e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    2542:	6805      	ldr	r5, [r0, #0]
		uint32_t pin = NRF_GET_PIN(pins[i]);
    2544:	f005 037f 	and.w	r3, r5, #127	; 0x7f
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    2548:	f3c5 2443 	ubfx	r4, r5, #9, #4
			pin = 0xFFFFFFFFU;
    254c:	2b7f      	cmp	r3, #127	; 0x7f
		switch (NRF_GET_FUN(pins[i])) {
    254e:	ea4f 4515 	mov.w	r5, r5, lsr #16
			pin = 0xFFFFFFFFU;
    2552:	bf08      	it	eq
    2554:	f04f 33ff 	moveq.w	r3, #4294967295	; 0xffffffff
		switch (NRF_GET_FUN(pins[i])) {
    2558:	2d19      	cmp	r5, #25
    255a:	f200 8081 	bhi.w	2660 <pinctrl_configure_pins+0x134>
    255e:	e8df f005 	tbb	[pc, r5]
    2562:	1f0d      	.short	0x1f0d
    2564:	3e2a2724 	.word	0x3e2a2724
    2568:	7f7f7f27 	.word	0x7f7f7f27
    256c:	7f6b427f 	.word	0x7f6b427f
    2570:	7f7f7f7f 	.word	0x7f7f7f7f
    2574:	7f7f7f7f 	.word	0x7f7f7f7f
    2578:	7c79766e 	.word	0x7c79766e
			NRF_PSEL_UART(reg, TXD) = pin;
    257c:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
    return pin_number >> 5;
    2580:	ea4f 1c53 	mov.w	ip, r3, lsr #5
        case 1: return NRF_P1;
    2584:	f1bc 0f01 	cmp.w	ip, #1
    *p_pin = pin_number & 0x1F;
    2588:	f003 051f 	and.w	r5, r3, #31
        case 1: return NRF_P1;
    258c:	bf14      	ite	ne
    258e:	f04f 4ca0 	movne.w	ip, #1342177280	; 0x50000000
    2592:	46b4      	moveq	ip, r6
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2594:	fa07 f505 	lsl.w	r5, r7, r5
    p_reg->OUTSET = set_mask;
    2598:	f8cc 5508 	str.w	r5, [ip, #1288]	; 0x508
    259c:	2501      	movs	r5, #1
    259e:	e002      	b.n	25a6 <pinctrl_configure_pins+0x7a>
			NRF_PSEL_UART(reg, RXD) = pin;
    25a0:	f8c2 3514 	str.w	r3, [r2, #1300]	; 0x514
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    25a4:	2500      	movs	r5, #0
    25a6:	46ae      	mov	lr, r5
    25a8:	e024      	b.n	25f4 <pinctrl_configure_pins+0xc8>
			NRF_PSEL_UART(reg, RTS) = pin;
    25aa:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			if (write != NO_WRITE) {
    25ae:	e7e7      	b.n	2580 <pinctrl_configure_pins+0x54>
			NRF_PSEL_UART(reg, CTS) = pin;
    25b0:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
			if (write != NO_WRITE) {
    25b4:	e7f6      	b.n	25a4 <pinctrl_configure_pins+0x78>
			NRF_PSEL_SPIM(reg, SCK) = pin;
    25b6:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    25ba:	2500      	movs	r5, #0
    return pin_number >> 5;
    25bc:	ea4f 1e53 	mov.w	lr, r3, lsr #5
        case 1: return NRF_P1;
    25c0:	f1be 0f01 	cmp.w	lr, #1
    25c4:	bf14      	ite	ne
    25c6:	f04f 4ea0 	movne.w	lr, #1342177280	; 0x50000000
    25ca:	46b6      	moveq	lr, r6
    *p_pin = pin_number & 0x1F;
    25cc:	f003 0c1f 	and.w	ip, r3, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    25d0:	fa07 fc0c 	lsl.w	ip, r7, ip
    p_reg->OUTCLR = clr_mask;
    25d4:	f8ce c50c 	str.w	ip, [lr, #1292]	; 0x50c
    25d8:	f04f 0e01 	mov.w	lr, #1
    25dc:	e00a      	b.n	25f4 <pinctrl_configure_pins+0xc8>
			NRF_PSEL_SPIM(reg, MOSI) = pin;
    25de:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			pin = 0xFFFFFFFFU;
    25e2:	2501      	movs	r5, #1
    25e4:	e7ea      	b.n	25bc <pinctrl_configure_pins+0x90>
			NRF_PSEL_TWIM(reg, SCL) = pin;
    25e6:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			if (drive == NRF_DRIVE_S0S1) {
    25ea:	2c00      	cmp	r4, #0
    25ec:	d1da      	bne.n	25a4 <pinctrl_configure_pins+0x78>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    25ee:	2500      	movs	r5, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    25f0:	46ae      	mov	lr, r5
				drive = NRF_DRIVE_S0D1;
    25f2:	2406      	movs	r4, #6
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
    25f4:	f850 cb04 	ldr.w	ip, [r0], #4
    25f8:	f40c 5800 	and.w	r8, ip, #8192	; 0x2000
				input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    25fc:	f1b8 0f00 	cmp.w	r8, #0
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    2600:	ea4f 2404 	mov.w	r4, r4, lsl #8
			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
    2604:	f3cc 18c1 	ubfx	r8, ip, #7, #2
    *p_pin = pin_number & 0x1F;
    2608:	f003 0c1f 	and.w	ip, r3, #31
    return pin_number >> 5;
    260c:	ea4f 1353 	mov.w	r3, r3, lsr #5
				input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2610:	bf1c      	itt	ne
    2612:	2501      	movne	r5, #1
    2614:	f04f 0e00 	movne.w	lr, #0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    2618:	ea44 0488 	orr.w	r4, r4, r8, lsl #2
        case 0: return NRF_P0;
    261c:	2b01      	cmp	r3, #1
    261e:	bf0c      	ite	eq
    2620:	4633      	moveq	r3, r6
    2622:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    2626:	ea44 040e 	orr.w	r4, r4, lr
    reg->PIN_CNF[pin_number] = cnf;
    262a:	f50c 7ce0 	add.w	ip, ip, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    262e:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
    2632:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    2636:	e77f      	b.n	2538 <pinctrl_configure_pins+0xc>
			NRF_PSEL_TWIM(reg, SDA) = pin;
    2638:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			if (drive == NRF_DRIVE_S0S1) {
    263c:	e7d5      	b.n	25ea <pinctrl_configure_pins+0xbe>
			NRF_PSEL_PWM(reg, OUT[0]) = pin;
    263e:	f8c2 3560 	str.w	r3, [r2, #1376]	; 0x560
			write = NRF_GET_INVERT(pins[i]);
    2642:	6805      	ldr	r5, [r0, #0]
    2644:	f3c5 3580 	ubfx	r5, r5, #14, #1
    if (value == 0)
    2648:	2d00      	cmp	r5, #0
    264a:	d0ca      	beq.n	25e2 <pinctrl_configure_pins+0xb6>
    264c:	e798      	b.n	2580 <pinctrl_configure_pins+0x54>
			NRF_PSEL_PWM(reg, OUT[1]) = pin;
    264e:	f8c2 3564 	str.w	r3, [r2, #1380]	; 0x564
			write = NRF_GET_INVERT(pins[i]);
    2652:	e7f6      	b.n	2642 <pinctrl_configure_pins+0x116>
			NRF_PSEL_PWM(reg, OUT[2]) = pin;
    2654:	f8c2 3568 	str.w	r3, [r2, #1384]	; 0x568
			write = NRF_GET_INVERT(pins[i]);
    2658:	e7f3      	b.n	2642 <pinctrl_configure_pins+0x116>
			NRF_PSEL_PWM(reg, OUT[3]) = pin;
    265a:	f8c2 356c 	str.w	r3, [r2, #1388]	; 0x56c
    265e:	e7f0      	b.n	2642 <pinctrl_configure_pins+0x116>
		switch (NRF_GET_FUN(pins[i])) {
    2660:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2664:	e76b      	b.n	253e <pinctrl_configure_pins+0x12>
    2666:	bf00      	nop
    2668:	50000300 	.word	0x50000300

0000266c <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    266c:	4a02      	ldr	r2, [pc, #8]	; (2678 <nvmc_wait+0xc>)
    266e:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    2672:	2b00      	cmp	r3, #0
    2674:	d0fb      	beq.n	266e <nvmc_wait+0x2>
}
    2676:	4770      	bx	lr
    2678:	4001e000 	.word	0x4001e000

0000267c <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    267c:	b510      	push	{r4, lr}
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    267e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                        return true;
                }
            }
        #endif
        #if defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)
            if (var1 == 0x0D)
    2682:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    2686:	2a0d      	cmp	r2, #13
    2688:	d155      	bne.n	2736 <SystemInit+0xba>

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
            NRF_CLOCK->EVENTS_DONE = 0;
    268a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    268e:	2200      	movs	r2, #0
    2690:	f8c1 210c 	str.w	r2, [r1, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    2694:	f8c1 2110 	str.w	r2, [r1, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    2698:	f8c1 2538 	str.w	r2, [r1, #1336]	; 0x538

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    269c:	4a48      	ldr	r2, [pc, #288]	; (27c0 <SystemInit+0x144>)
    269e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
    26a2:	f8c2 0520 	str.w	r0, [r2, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    26a6:	f8d3 0408 	ldr.w	r0, [r3, #1032]	; 0x408
    26aa:	f8c2 0524 	str.w	r0, [r2, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    26ae:	f8d3 040c 	ldr.w	r0, [r3, #1036]	; 0x40c
    26b2:	f8c2 0528 	str.w	r0, [r2, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    26b6:	f8d3 0410 	ldr.w	r0, [r3, #1040]	; 0x410
    26ba:	f8c2 052c 	str.w	r0, [r2, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    26be:	f8d3 0414 	ldr.w	r0, [r3, #1044]	; 0x414
    26c2:	f8c2 0530 	str.w	r0, [r2, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    26c6:	f8d3 0418 	ldr.w	r0, [r3, #1048]	; 0x418
    26ca:	f8c2 0534 	str.w	r0, [r2, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    26ce:	f8d3 041c 	ldr.w	r0, [r3, #1052]	; 0x41c
    26d2:	f8c2 0540 	str.w	r0, [r2, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    26d6:	f8d3 0420 	ldr.w	r0, [r3, #1056]	; 0x420
    26da:	f8c2 0544 	str.w	r0, [r2, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    26de:	f8d3 0424 	ldr.w	r0, [r3, #1060]	; 0x424
    26e2:	f8c2 0548 	str.w	r0, [r2, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    26e6:	f8d3 0428 	ldr.w	r0, [r3, #1064]	; 0x428
    26ea:	f8c2 054c 	str.w	r0, [r2, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    26ee:	f8d3 042c 	ldr.w	r0, [r3, #1068]	; 0x42c
    26f2:	f8c2 0550 	str.w	r0, [r2, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    26f6:	f8d3 0430 	ldr.w	r0, [r3, #1072]	; 0x430
    26fa:	f8c2 0554 	str.w	r0, [r2, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    26fe:	f8d3 0434 	ldr.w	r0, [r3, #1076]	; 0x434
    2702:	f8c2 0560 	str.w	r0, [r2, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    2706:	f8d3 0438 	ldr.w	r0, [r3, #1080]	; 0x438
    270a:	f8c2 0564 	str.w	r0, [r2, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    270e:	f8d3 043c 	ldr.w	r0, [r3, #1084]	; 0x43c
    2712:	f8c2 0568 	str.w	r0, [r2, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    2716:	f8d3 0440 	ldr.w	r0, [r3, #1088]	; 0x440
    271a:	f8c2 056c 	str.w	r0, [r2, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    271e:	f8d3 3444 	ldr.w	r3, [r3, #1092]	; 0x444
    2722:	f8c2 3570 	str.w	r3, [r2, #1392]	; 0x570

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    2726:	f8d1 3400 	ldr.w	r3, [r1, #1024]	; 0x400
    272a:	07db      	lsls	r3, r3, #31
    272c:	d509      	bpl.n	2742 <SystemInit+0xc6>
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    272e:	f06f 0301 	mvn.w	r3, #1
    2732:	f8c1 3400 	str.w	r3, [r1, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2736:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                        return true;
                }
            }
        #endif
        #if defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)
            if (var1 == 0x0D)
    273a:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    273e:	2b0d      	cmp	r3, #13
    2740:	d10c      	bne.n	275c <SystemInit+0xe0>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2742:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            {
                switch(var2)
    2746:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
    274a:	b13b      	cbz	r3, 275c <SystemInit+0xe0>
        #else
            if (nrf52_configuration_249())
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    274c:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2750:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    2754:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2758:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    275c:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2760:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    2764:	2a00      	cmp	r2, #0
    2766:	db03      	blt.n	2770 <SystemInit+0xf4>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    2768:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    276c:	2b00      	cmp	r3, #0
    276e:	da22      	bge.n	27b6 <SystemInit+0x13a>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2770:	4914      	ldr	r1, [pc, #80]	; (27c4 <SystemInit+0x148>)
    2772:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2774:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2778:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    277c:	2412      	movs	r4, #18
    nvmc_wait();
    277e:	f7ff ff75 	bl	266c <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2782:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    2786:	f7ff ff71 	bl	266c <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    278a:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    278e:	f7ff ff6d 	bl	266c <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2792:	2300      	movs	r3, #0
    2794:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    2798:	f7ff ff68 	bl	266c <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    279c:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    27a0:	4909      	ldr	r1, [pc, #36]	; (27c8 <SystemInit+0x14c>)
    27a2:	4b0a      	ldr	r3, [pc, #40]	; (27cc <SystemInit+0x150>)
    27a4:	68ca      	ldr	r2, [r1, #12]
    27a6:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    27aa:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    27ac:	60cb      	str	r3, [r1, #12]
    27ae:	f3bf 8f4f 	dsb	sy
    __NOP();
    27b2:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    27b4:	e7fd      	b.n	27b2 <SystemInit+0x136>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    27b6:	4b06      	ldr	r3, [pc, #24]	; (27d0 <SystemInit+0x154>)
    27b8:	4a06      	ldr	r2, [pc, #24]	; (27d4 <SystemInit+0x158>)
    27ba:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    27bc:	bd10      	pop	{r4, pc}
    27be:	bf00      	nop
    27c0:	4000c000 	.word	0x4000c000
    27c4:	4001e000 	.word	0x4001e000
    27c8:	e000ed00 	.word	0xe000ed00
    27cc:	05fa0004 	.word	0x05fa0004
    27d0:	20000044 	.word	0x20000044
    27d4:	03d09000 	.word	0x03d09000

000027d8 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    27d8:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    27da:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    27dc:	6802      	ldr	r2, [r0, #0]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    27de:	f3bf 8f5b 	dmb	ish
        idx = 31 - NRF_CLZ(prev_mask);
    27e2:	fab2 f382 	clz	r3, r2
    27e6:	f1c3 031f 	rsb	r3, r3, #31
    27ea:	b2db      	uxtb	r3, r3
        new_mask = prev_mask & ~NRFX_BIT(idx);
    27ec:	fa05 f403 	lsl.w	r4, r5, r3
    27f0:	ea22 0404 	bic.w	r4, r2, r4
    27f4:	e850 6f00 	ldrex	r6, [r0]
    27f8:	4296      	cmp	r6, r2
    27fa:	d104      	bne.n	2806 <nrfx_flag32_alloc+0x2e>
    27fc:	e840 4c00 	strex	ip, r4, [r0]
    2800:	f1bc 0f00 	cmp.w	ip, #0
    2804:	d1f6      	bne.n	27f4 <nrfx_flag32_alloc+0x1c>
    2806:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    280a:	d1e7      	bne.n	27dc <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
}
    280c:	4801      	ldr	r0, [pc, #4]	; (2814 <nrfx_flag32_alloc+0x3c>)
    *p_flag = idx;
    280e:	700b      	strb	r3, [r1, #0]
}
    2810:	bd70      	pop	{r4, r5, r6, pc}
    2812:	bf00      	nop
    2814:	0bad0000 	.word	0x0bad0000

00002818 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    2818:	b510      	push	{r4, lr}
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    281a:	6803      	ldr	r3, [r0, #0]
    281c:	40cb      	lsrs	r3, r1
    281e:	07db      	lsls	r3, r3, #31
    2820:	d414      	bmi.n	284c <nrfx_flag32_free+0x34>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    2822:	2301      	movs	r3, #1
    2824:	408b      	lsls	r3, r1
        prev_mask = *p_mask;
    2826:	6802      	ldr	r2, [r0, #0]
    2828:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    282c:	ea43 0102 	orr.w	r1, r3, r2
    2830:	e850 4f00 	ldrex	r4, [r0]
    2834:	4294      	cmp	r4, r2
    2836:	d104      	bne.n	2842 <nrfx_flag32_free+0x2a>
    2838:	e840 1c00 	strex	ip, r1, [r0]
    283c:	f1bc 0f00 	cmp.w	ip, #0
    2840:	d1f6      	bne.n	2830 <nrfx_flag32_free+0x18>
    2842:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2846:	d1ee      	bne.n	2826 <nrfx_flag32_free+0xe>

    return NRFX_SUCCESS;
    2848:	4801      	ldr	r0, [pc, #4]	; (2850 <nrfx_flag32_free+0x38>)
}
    284a:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    284c:	4801      	ldr	r0, [pc, #4]	; (2854 <nrfx_flag32_free+0x3c>)
    284e:	e7fc      	b.n	284a <nrfx_flag32_free+0x32>
    2850:	0bad0000 	.word	0x0bad0000
    2854:	0bad0004 	.word	0x0bad0004

00002858 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    2858:	4b04      	ldr	r3, [pc, #16]	; (286c <nrfx_clock_init+0x14>)
    285a:	791a      	ldrb	r2, [r3, #4]
    285c:	b922      	cbnz	r2, 2868 <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    285e:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    2860:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    2862:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    2864:	4802      	ldr	r0, [pc, #8]	; (2870 <nrfx_clock_init+0x18>)
    2866:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    2868:	4802      	ldr	r0, [pc, #8]	; (2874 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    286a:	4770      	bx	lr
    286c:	200002b4 	.word	0x200002b4
    2870:	0bad0000 	.word	0x0bad0000
    2874:	0bad000c 	.word	0x0bad000c

00002878 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    2878:	b510      	push	{r4, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    287a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    287e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    2882:	b152      	cbz	r2, 289a <nrfx_power_clock_irq_handler+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2884:	2000      	movs	r0, #0
    2886:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
    288a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    288e:	2201      	movs	r2, #1
    2890:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    2894:	4b10      	ldr	r3, [pc, #64]	; (28d8 <nrfx_power_clock_irq_handler+0x60>)
    2896:	681b      	ldr	r3, [r3, #0]
    2898:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    289a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    289e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    28a2:	b172      	cbz	r2, 28c2 <nrfx_power_clock_irq_handler+0x4a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    28a4:	2200      	movs	r2, #0
    28a6:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    28aa:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    28ae:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    28b2:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    28b6:	0792      	lsls	r2, r2, #30
    28b8:	d104      	bne.n	28c4 <nrfx_power_clock_irq_handler+0x4c>
    p_reg->LFCLKSRC = (uint32_t)(source);
    28ba:	2201      	movs	r2, #1
    28bc:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    28c0:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    28c2:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    28c4:	2202      	movs	r2, #2
    28c6:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    28ca:	4b03      	ldr	r3, [pc, #12]	; (28d8 <nrfx_power_clock_irq_handler+0x60>)
}
    28cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    28d0:	681b      	ldr	r3, [r3, #0]
    28d2:	2001      	movs	r0, #1
    28d4:	4718      	bx	r3
    28d6:	bf00      	nop
    28d8:	200002b4 	.word	0x200002b4

000028dc <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    28dc:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    28de:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    28e2:	095b      	lsrs	r3, r3, #5
        case 0: return NRF_P0;
    28e4:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    28e6:	6002      	str	r2, [r0, #0]
}
    28e8:	4802      	ldr	r0, [pc, #8]	; (28f4 <nrf_gpio_pin_port_decode+0x18>)
    28ea:	bf18      	it	ne
    28ec:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    28f0:	4770      	bx	lr
    28f2:	bf00      	nop
    28f4:	50000300 	.word	0x50000300

000028f8 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    28f8:	4b03      	ldr	r3, [pc, #12]	; (2908 <pin_in_use_by_te+0x10>)
    28fa:	3008      	adds	r0, #8
    28fc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2900:	f3c0 1040 	ubfx	r0, r0, #5, #1
    2904:	4770      	bx	lr
    2906:	bf00      	nop
    2908:	20000048 	.word	0x20000048

0000290c <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    290c:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    290e:	f100 0308 	add.w	r3, r0, #8
    2912:	4c0c      	ldr	r4, [pc, #48]	; (2944 <call_handler+0x38>)
    2914:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    2918:	05da      	lsls	r2, r3, #23
{
    291a:	4605      	mov	r5, r0
    291c:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    291e:	d507      	bpl.n	2930 <call_handler+0x24>
    2920:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    2924:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    2928:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    292c:	6852      	ldr	r2, [r2, #4]
    292e:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    2930:	68a3      	ldr	r3, [r4, #8]
    2932:	b12b      	cbz	r3, 2940 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2934:	68e2      	ldr	r2, [r4, #12]
    2936:	4631      	mov	r1, r6
    2938:	4628      	mov	r0, r5
    }
}
    293a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    293e:	4718      	bx	r3
}
    2940:	bd70      	pop	{r4, r5, r6, pc}
    2942:	bf00      	nop
    2944:	20000048 	.word	0x20000048

00002948 <release_handler>:
{
    2948:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    294a:	4a12      	ldr	r2, [pc, #72]	; (2994 <release_handler+0x4c>)
    294c:	3008      	adds	r0, #8
    294e:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    2952:	05d9      	lsls	r1, r3, #23
    2954:	d51b      	bpl.n	298e <release_handler+0x46>
    2956:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    295a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    295e:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2962:	f102 040e 	add.w	r4, r2, #14
    2966:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2968:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    296c:	f413 7f80 	tst.w	r3, #256	; 0x100
    2970:	d003      	beq.n	297a <release_handler+0x32>
    2972:	f3c3 2343 	ubfx	r3, r3, #9, #4
    2976:	4299      	cmp	r1, r3
    2978:	d009      	beq.n	298e <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    297a:	3001      	adds	r0, #1
    297c:	282a      	cmp	r0, #42	; 0x2a
    297e:	d1f3      	bne.n	2968 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    2980:	2300      	movs	r3, #0
    2982:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2986:	4804      	ldr	r0, [pc, #16]	; (2998 <release_handler+0x50>)
}
    2988:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    298a:	f7ff bf45 	b.w	2818 <nrfx_flag32_free>
}
    298e:	bc10      	pop	{r4}
    2990:	4770      	bx	lr
    2992:	bf00      	nop
    2994:	20000048 	.word	0x20000048
    2998:	200000b0 	.word	0x200000b0

0000299c <pin_handler_trigger_uninit>:
{
    299c:	b538      	push	{r3, r4, r5, lr}
    299e:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    29a0:	f7ff ffaa 	bl	28f8 <pin_in_use_by_te>
    29a4:	4c09      	ldr	r4, [pc, #36]	; (29cc <pin_handler_trigger_uninit+0x30>)
    29a6:	f102 0508 	add.w	r5, r2, #8
    29aa:	b140      	cbz	r0, 29be <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    29ac:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    29b0:	4907      	ldr	r1, [pc, #28]	; (29d0 <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    29b2:	0b5b      	lsrs	r3, r3, #13
    29b4:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    29b8:	2000      	movs	r0, #0
    29ba:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    29be:	4610      	mov	r0, r2
    29c0:	f7ff ffc2 	bl	2948 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    29c4:	2300      	movs	r3, #0
    29c6:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    29ca:	bd38      	pop	{r3, r4, r5, pc}
    29cc:	20000048 	.word	0x20000048
    29d0:	40006000 	.word	0x40006000

000029d4 <nrfx_gpiote_input_configure>:
{
    29d4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    29d8:	4604      	mov	r4, r0
    29da:	4616      	mov	r6, r2
    29dc:	461d      	mov	r5, r3
    if (p_input_config)
    29de:	b301      	cbz	r1, 2a22 <nrfx_gpiote_input_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    29e0:	4f4e      	ldr	r7, [pc, #312]	; (2b1c <nrfx_gpiote_input_configure+0x148>)
    29e2:	f100 0808 	add.w	r8, r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    29e6:	f837 3018 	ldrh.w	r3, [r7, r8, lsl #1]
    29ea:	079b      	lsls	r3, r3, #30
    29ec:	d502      	bpl.n	29f4 <nrfx_gpiote_input_configure+0x20>
    29ee:	f7ff ff83 	bl	28f8 <pin_in_use_by_te>
    29f2:	bb10      	cbnz	r0, 2a3a <nrfx_gpiote_input_configure+0x66>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    29f4:	2300      	movs	r3, #0
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    29f6:	e9cd 3300 	strd	r3, r3, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    29fa:	f88d 300e 	strb.w	r3, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    29fe:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    2a02:	f10d 020f 	add.w	r2, sp, #15
    2a06:	460b      	mov	r3, r1
    2a08:	4620      	mov	r0, r4
    2a0a:	f10d 010e 	add.w	r1, sp, #14
    2a0e:	f001 fd22 	bl	4456 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    2a12:	f837 3018 	ldrh.w	r3, [r7, r8, lsl #1]
    2a16:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    2a1a:	f043 0301 	orr.w	r3, r3, #1
    2a1e:	f827 3018 	strh.w	r3, [r7, r8, lsl #1]
    if (p_trigger_config)
    2a22:	b346      	cbz	r6, 2a76 <nrfx_gpiote_input_configure+0xa2>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2a24:	4b3d      	ldr	r3, [pc, #244]	; (2b1c <nrfx_gpiote_input_configure+0x148>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    2a26:	f896 c000 	ldrb.w	ip, [r6]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    2a2a:	6872      	ldr	r2, [r6, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2a2c:	f104 0708 	add.w	r7, r4, #8
    2a30:	f833 1017 	ldrh.w	r1, [r3, r7, lsl #1]
        if (pin_is_output(pin))
    2a34:	0788      	lsls	r0, r1, #30
    2a36:	d502      	bpl.n	2a3e <nrfx_gpiote_input_configure+0x6a>
            if (use_evt)
    2a38:	b1aa      	cbz	r2, 2a66 <nrfx_gpiote_input_configure+0x92>
            return NRFX_ERROR_INVALID_PARAM;
    2a3a:	4839      	ldr	r0, [pc, #228]	; (2b20 <nrfx_gpiote_input_configure+0x14c>)
    2a3c:	e01d      	b.n	2a7a <nrfx_gpiote_input_configure+0xa6>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    2a3e:	f021 0120 	bic.w	r1, r1, #32
    2a42:	04c9      	lsls	r1, r1, #19
    2a44:	0cc9      	lsrs	r1, r1, #19
    2a46:	f823 1017 	strh.w	r1, [r3, r7, lsl #1]
            if (use_evt)
    2a4a:	b162      	cbz	r2, 2a66 <nrfx_gpiote_input_configure+0x92>
                if (!edge)
    2a4c:	f1bc 0f03 	cmp.w	ip, #3
    2a50:	d8f3      	bhi.n	2a3a <nrfx_gpiote_input_configure+0x66>
                uint8_t ch = *p_trigger_config->p_in_channel;
    2a52:	6872      	ldr	r2, [r6, #4]
    2a54:	7816      	ldrb	r6, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    2a56:	f1bc 0f00 	cmp.w	ip, #0
    2a5a:	d111      	bne.n	2a80 <nrfx_gpiote_input_configure+0xac>
    2a5c:	4a31      	ldr	r2, [pc, #196]	; (2b24 <nrfx_gpiote_input_configure+0x150>)
    2a5e:	f506 76a2 	add.w	r6, r6, #324	; 0x144
    2a62:	f842 c026 	str.w	ip, [r2, r6, lsl #2]
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    2a66:	f833 2017 	ldrh.w	r2, [r3, r7, lsl #1]
    2a6a:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    2a6e:	ea42 028c 	orr.w	r2, r2, ip, lsl #2
    2a72:	f823 2017 	strh.w	r2, [r3, r7, lsl #1]
    if (p_handler_config)
    2a76:	bb45      	cbnz	r5, 2aca <nrfx_gpiote_input_configure+0xf6>
        err = NRFX_SUCCESS;
    2a78:	482b      	ldr	r0, [pc, #172]	; (2b28 <nrfx_gpiote_input_configure+0x154>)
}
    2a7a:	b004      	add	sp, #16
    2a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    2a80:	00b2      	lsls	r2, r6, #2
    2a82:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2a86:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    2a8a:	ea41 3146 	orr.w	r1, r1, r6, lsl #13
    2a8e:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    2a92:	f020 0003 	bic.w	r0, r0, #3
    2a96:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    2a9a:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    2a9e:	f420 304f 	bic.w	r0, r0, #211968	; 0x33c00
    2aa2:	f420 7040 	bic.w	r0, r0, #768	; 0x300
    2aa6:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2aaa:	0220      	lsls	r0, r4, #8
    2aac:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    2ab0:	f400 507c 	and.w	r0, r0, #16128	; 0x3f00
    2ab4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    2ab8:	ea40 000e 	orr.w	r0, r0, lr
    2abc:	f041 0120 	orr.w	r1, r1, #32
    2ac0:	f823 1017 	strh.w	r1, [r3, r7, lsl #1]
    2ac4:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    2ac8:	e7cd      	b.n	2a66 <nrfx_gpiote_input_configure+0x92>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    2aca:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    2ace:	4620      	mov	r0, r4
    2ad0:	f7ff ff3a 	bl	2948 <release_handler>
    if (!handler)
    2ad4:	2e00      	cmp	r6, #0
    2ad6:	d0cf      	beq.n	2a78 <nrfx_gpiote_input_configure+0xa4>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2ad8:	4d10      	ldr	r5, [pc, #64]	; (2b1c <nrfx_gpiote_input_configure+0x148>)
    2ada:	e9d5 2300 	ldrd	r2, r3, [r5]
    2ade:	4296      	cmp	r6, r2
    2ae0:	d101      	bne.n	2ae6 <nrfx_gpiote_input_configure+0x112>
    2ae2:	429f      	cmp	r7, r3
    2ae4:	d018      	beq.n	2b18 <nrfx_gpiote_input_configure+0x144>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    2ae6:	4811      	ldr	r0, [pc, #68]	; (2b2c <nrfx_gpiote_input_configure+0x158>)
    2ae8:	f10d 010f 	add.w	r1, sp, #15
    2aec:	f7ff fe74 	bl	27d8 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    2af0:	4b0d      	ldr	r3, [pc, #52]	; (2b28 <nrfx_gpiote_input_configure+0x154>)
    2af2:	4298      	cmp	r0, r3
    2af4:	d1c1      	bne.n	2a7a <nrfx_gpiote_input_configure+0xa6>
        handler_id = (int32_t)id;
    2af6:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    2afa:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    2afe:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2b02:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    2b04:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2b06:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    2b0a:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    2b0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2b12:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    return NRFX_SUCCESS;
    2b16:	e7af      	b.n	2a78 <nrfx_gpiote_input_configure+0xa4>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2b18:	2200      	movs	r2, #0
    2b1a:	e7ee      	b.n	2afa <nrfx_gpiote_input_configure+0x126>
    2b1c:	20000048 	.word	0x20000048
    2b20:	0bad0004 	.word	0x0bad0004
    2b24:	40006000 	.word	0x40006000
    2b28:	0bad0000 	.word	0x0bad0000
    2b2c:	200000b0 	.word	0x200000b0

00002b30 <nrfx_gpiote_output_configure>:
{
    2b30:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b32:	4604      	mov	r4, r0
    2b34:	b085      	sub	sp, #20
    2b36:	4615      	mov	r5, r2
    if (p_config)
    2b38:	b319      	cbz	r1, 2b82 <nrfx_gpiote_output_configure+0x52>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2b3a:	4e33      	ldr	r6, [pc, #204]	; (2c08 <nrfx_gpiote_output_configure+0xd8>)
    2b3c:	f100 0708 	add.w	r7, r0, #8
    2b40:	f836 2017 	ldrh.w	r2, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    2b44:	0793      	lsls	r3, r2, #30
    2b46:	d403      	bmi.n	2b50 <nrfx_gpiote_output_configure+0x20>
    2b48:	f7ff fed6 	bl	28f8 <pin_in_use_by_te>
    2b4c:	2800      	cmp	r0, #0
    2b4e:	d158      	bne.n	2c02 <nrfx_gpiote_output_configure+0xd2>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    2b50:	f012 0f1c 	tst.w	r2, #28
    2b54:	d002      	beq.n	2b5c <nrfx_gpiote_output_configure+0x2c>
    2b56:	784b      	ldrb	r3, [r1, #1]
    2b58:	2b01      	cmp	r3, #1
    2b5a:	d052      	beq.n	2c02 <nrfx_gpiote_output_configure+0xd2>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    2b5c:	2301      	movs	r3, #1
    2b5e:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    2b62:	2300      	movs	r3, #0
    2b64:	e9cd 1300 	strd	r1, r3, [sp]
    2b68:	1c4a      	adds	r2, r1, #1
    2b6a:	1c8b      	adds	r3, r1, #2
    2b6c:	4620      	mov	r0, r4
    2b6e:	f10d 010f 	add.w	r1, sp, #15
    2b72:	f001 fc70 	bl	4456 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    2b76:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    2b7a:	f043 0303 	orr.w	r3, r3, #3
    2b7e:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    2b82:	b915      	cbnz	r5, 2b8a <nrfx_gpiote_output_configure+0x5a>
    return NRFX_SUCCESS;
    2b84:	4821      	ldr	r0, [pc, #132]	; (2c0c <nrfx_gpiote_output_configure+0xdc>)
}
    2b86:	b005      	add	sp, #20
    2b88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2b8a:	4e1f      	ldr	r6, [pc, #124]	; (2c08 <nrfx_gpiote_output_configure+0xd8>)
    2b8c:	f104 0708 	add.w	r7, r4, #8
    2b90:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    2b94:	0783      	lsls	r3, r0, #30
    2b96:	d534      	bpl.n	2c02 <nrfx_gpiote_output_configure+0xd2>
        uint32_t ch = p_task_config->task_ch;
    2b98:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    2b9c:	4661      	mov	r1, ip
    2b9e:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    2ba0:	f020 0020 	bic.w	r0, r0, #32
    2ba4:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    2ba8:	04c0      	lsls	r0, r0, #19
    2baa:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    2bae:	0cc0      	lsrs	r0, r0, #19
    2bb0:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    2bb4:	2300      	movs	r3, #0
    2bb6:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    2bba:	786a      	ldrb	r2, [r5, #1]
    2bbc:	2a00      	cmp	r2, #0
    2bbe:	d0e1      	beq.n	2b84 <nrfx_gpiote_output_configure+0x54>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    2bc0:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
                                      p_task_config->init_val);
    2bc4:	78ad      	ldrb	r5, [r5, #2]
    2bc6:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    2bca:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    2bce:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2bd2:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    2bd6:	0223      	lsls	r3, r4, #8
    2bd8:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    2bdc:	0412      	lsls	r2, r2, #16
    2bde:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2be2:	ea43 030e 	orr.w	r3, r3, lr
    2be6:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    2be8:	052a      	lsls	r2, r5, #20
    2bea:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    2bee:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2bf2:	4313      	orrs	r3, r2
    2bf4:	f040 0020 	orr.w	r0, r0, #32
    2bf8:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    2bfc:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    2c00:	e7c0      	b.n	2b84 <nrfx_gpiote_output_configure+0x54>
{
    2c02:	4803      	ldr	r0, [pc, #12]	; (2c10 <nrfx_gpiote_output_configure+0xe0>)
    2c04:	e7bf      	b.n	2b86 <nrfx_gpiote_output_configure+0x56>
    2c06:	bf00      	nop
    2c08:	20000048 	.word	0x20000048
    2c0c:	0bad0000 	.word	0x0bad0000
    2c10:	0bad0004 	.word	0x0bad0004

00002c14 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    2c14:	4b01      	ldr	r3, [pc, #4]	; (2c1c <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    2c16:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    2c1a:	4770      	bx	lr
    2c1c:	20000048 	.word	0x20000048

00002c20 <nrfx_gpiote_channel_get>:
{
    2c20:	b508      	push	{r3, lr}
    2c22:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    2c24:	f7ff fe68 	bl	28f8 <pin_in_use_by_te>
    2c28:	b138      	cbz	r0, 2c3a <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2c2a:	4b05      	ldr	r3, [pc, #20]	; (2c40 <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
    2c2c:	4805      	ldr	r0, [pc, #20]	; (2c44 <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2c2e:	3208      	adds	r2, #8
    2c30:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2c34:	0b5b      	lsrs	r3, r3, #13
    2c36:	700b      	strb	r3, [r1, #0]
}
    2c38:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    2c3a:	4803      	ldr	r0, [pc, #12]	; (2c48 <nrfx_gpiote_channel_get+0x28>)
    2c3c:	e7fc      	b.n	2c38 <nrfx_gpiote_channel_get+0x18>
    2c3e:	bf00      	nop
    2c40:	20000048 	.word	0x20000048
    2c44:	0bad0000 	.word	0x0bad0000
    2c48:	0bad0004 	.word	0x0bad0004

00002c4c <nrfx_gpiote_init>:
{
    2c4c:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    2c4e:	4c0f      	ldr	r4, [pc, #60]	; (2c8c <nrfx_gpiote_init+0x40>)
    2c50:	f894 506c 	ldrb.w	r5, [r4, #108]	; 0x6c
    2c54:	b9bd      	cbnz	r5, 2c86 <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    2c56:	2254      	movs	r2, #84	; 0x54
    2c58:	4629      	mov	r1, r5
    2c5a:	f104 0010 	add.w	r0, r4, #16
    2c5e:	f001 f9a9 	bl	3fb4 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    2c62:	2006      	movs	r0, #6
    2c64:	f7fe f9f6 	bl	1054 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2c68:	4b09      	ldr	r3, [pc, #36]	; (2c90 <nrfx_gpiote_init+0x44>)
    return err_code;
    2c6a:	480a      	ldr	r0, [pc, #40]	; (2c94 <nrfx_gpiote_init+0x48>)
    2c6c:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    2c70:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    2c74:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    2c78:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    2c7c:	2301      	movs	r3, #1
    2c7e:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    2c82:	66a3      	str	r3, [r4, #104]	; 0x68
}
    2c84:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    2c86:	4804      	ldr	r0, [pc, #16]	; (2c98 <nrfx_gpiote_init+0x4c>)
    2c88:	e7fc      	b.n	2c84 <nrfx_gpiote_init+0x38>
    2c8a:	bf00      	nop
    2c8c:	20000048 	.word	0x20000048
    2c90:	40006000 	.word	0x40006000
    2c94:	0bad0000 	.word	0x0bad0000
    2c98:	0bad0005 	.word	0x0bad0005

00002c9c <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    2c9c:	4b03      	ldr	r3, [pc, #12]	; (2cac <nrfx_gpiote_is_init+0x10>)
    2c9e:	f893 006c 	ldrb.w	r0, [r3, #108]	; 0x6c
}
    2ca2:	3800      	subs	r0, #0
    2ca4:	bf18      	it	ne
    2ca6:	2001      	movne	r0, #1
    2ca8:	4770      	bx	lr
    2caa:	bf00      	nop
    2cac:	20000048 	.word	0x20000048

00002cb0 <nrfx_gpiote_channel_free>:
{
    2cb0:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    2cb2:	4801      	ldr	r0, [pc, #4]	; (2cb8 <nrfx_gpiote_channel_free+0x8>)
    2cb4:	f7ff bdb0 	b.w	2818 <nrfx_flag32_free>
    2cb8:	200000ac 	.word	0x200000ac

00002cbc <nrfx_gpiote_channel_alloc>:
{
    2cbc:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    2cbe:	4801      	ldr	r0, [pc, #4]	; (2cc4 <nrfx_gpiote_channel_alloc+0x8>)
    2cc0:	f7ff bd8a 	b.w	27d8 <nrfx_flag32_alloc>
    2cc4:	200000ac 	.word	0x200000ac

00002cc8 <nrfx_gpiote_trigger_enable>:
{
    2cc8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    2cca:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    2ccc:	f7ff fe14 	bl	28f8 <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2cd0:	f104 0208 	add.w	r2, r4, #8
    2cd4:	4b1e      	ldr	r3, [pc, #120]	; (2d50 <nrfx_gpiote_trigger_enable+0x88>)
    2cd6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    2cda:	b1e8      	cbz	r0, 2d18 <nrfx_gpiote_trigger_enable+0x50>
    2cdc:	f013 0502 	ands.w	r5, r3, #2
    2ce0:	d11a      	bne.n	2d18 <nrfx_gpiote_trigger_enable+0x50>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2ce2:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    2ce4:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    2ce6:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    2cea:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    2cee:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2cf2:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2cf6:	6005      	str	r5, [r0, #0]
    2cf8:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    2cfa:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    2cfe:	f040 0001 	orr.w	r0, r0, #1
    2d02:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    2d06:	b129      	cbz	r1, 2d14 <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    2d08:	2201      	movs	r2, #1
    2d0a:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    2d0e:	4a11      	ldr	r2, [pc, #68]	; (2d54 <nrfx_gpiote_trigger_enable+0x8c>)
    2d10:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    2d14:	b003      	add	sp, #12
    2d16:	bd30      	pop	{r4, r5, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    2d18:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    2d1c:	2b04      	cmp	r3, #4
    2d1e:	d012      	beq.n	2d46 <nrfx_gpiote_trigger_enable+0x7e>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    2d20:	2b05      	cmp	r3, #5
    2d22:	d012      	beq.n	2d4a <nrfx_gpiote_trigger_enable+0x82>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2d24:	a801      	add	r0, sp, #4
    2d26:	9401      	str	r4, [sp, #4]
    2d28:	f7ff fdd8 	bl	28dc <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    2d2c:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    2d2e:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    2d32:	40d9      	lsrs	r1, r3
    2d34:	f001 0101 	and.w	r1, r1, #1
    2d38:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    2d3a:	4620      	mov	r0, r4
}
    2d3c:	b003      	add	sp, #12
    2d3e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    2d42:	f001 bbd1 	b.w	44e8 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    2d46:	2103      	movs	r1, #3
    2d48:	e7f7      	b.n	2d3a <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    2d4a:	2102      	movs	r1, #2
    2d4c:	e7f5      	b.n	2d3a <nrfx_gpiote_trigger_enable+0x72>
    2d4e:	bf00      	nop
    2d50:	20000048 	.word	0x20000048
    2d54:	40006000 	.word	0x40006000

00002d58 <nrfx_gpiote_trigger_disable>:
{
    2d58:	b508      	push	{r3, lr}
    2d5a:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    2d5c:	f7ff fdcc 	bl	28f8 <pin_in_use_by_te>
    2d60:	b1c0      	cbz	r0, 2d94 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2d62:	f102 0108 	add.w	r1, r2, #8
    2d66:	4b0e      	ldr	r3, [pc, #56]	; (2da0 <nrfx_gpiote_trigger_disable+0x48>)
    2d68:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    2d6c:	0799      	lsls	r1, r3, #30
    2d6e:	d411      	bmi.n	2d94 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2d70:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    2d72:	2201      	movs	r2, #1
    2d74:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    2d76:	009b      	lsls	r3, r3, #2
    2d78:	490a      	ldr	r1, [pc, #40]	; (2da4 <nrfx_gpiote_trigger_disable+0x4c>)
    2d7a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2d7e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    2d82:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    2d86:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    2d8a:	f022 0203 	bic.w	r2, r2, #3
    2d8e:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    2d92:	bd08      	pop	{r3, pc}
    2d94:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    2d98:	2100      	movs	r1, #0
    2d9a:	4610      	mov	r0, r2
    2d9c:	f001 bba4 	b.w	44e8 <nrf_gpio_cfg_sense_set>
    2da0:	20000048 	.word	0x20000048
    2da4:	40006000 	.word	0x40006000

00002da8 <nrfx_gpiote_pin_uninit>:
{
    2da8:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    2daa:	4b0e      	ldr	r3, [pc, #56]	; (2de4 <nrfx_gpiote_pin_uninit+0x3c>)
    2dac:	f100 0208 	add.w	r2, r0, #8
{
    2db0:	4604      	mov	r4, r0
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    2db2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    2db6:	07db      	lsls	r3, r3, #31
    2db8:	d511      	bpl.n	2dde <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    2dba:	f7ff ffcd 	bl	2d58 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    2dbe:	4620      	mov	r0, r4
    2dc0:	f7ff fdec 	bl	299c <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2dc4:	a801      	add	r0, sp, #4
    2dc6:	9401      	str	r4, [sp, #4]
    2dc8:	f7ff fd88 	bl	28dc <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    2dcc:	9b01      	ldr	r3, [sp, #4]
    2dce:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    2dd2:	2202      	movs	r2, #2
    2dd4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    2dd8:	4803      	ldr	r0, [pc, #12]	; (2de8 <nrfx_gpiote_pin_uninit+0x40>)
}
    2dda:	b002      	add	sp, #8
    2ddc:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    2dde:	4803      	ldr	r0, [pc, #12]	; (2dec <nrfx_gpiote_pin_uninit+0x44>)
    2de0:	e7fb      	b.n	2dda <nrfx_gpiote_pin_uninit+0x32>
    2de2:	bf00      	nop
    2de4:	20000048 	.word	0x20000048
    2de8:	0bad0000 	.word	0x0bad0000
    2dec:	0bad0004 	.word	0x0bad0004

00002df0 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    2df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2df4:	4b68      	ldr	r3, [pc, #416]	; (2f98 <nrfx_gpiote_irq_handler+0x1a8>)
    return p_reg->INTENSET & mask;
    2df6:	4869      	ldr	r0, [pc, #420]	; (2f9c <nrfx_gpiote_irq_handler+0x1ac>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    2df8:	4969      	ldr	r1, [pc, #420]	; (2fa0 <nrfx_gpiote_irq_handler+0x1b0>)
    uint32_t status = 0;
    2dfa:	2600      	movs	r6, #0
{
    2dfc:	b087      	sub	sp, #28
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    2dfe:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2e00:	4634      	mov	r4, r6
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2e02:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    2e04:	b135      	cbz	r5, 2e14 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    2e06:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
    2e0a:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2e0c:	bf1e      	ittt	ne
    2e0e:	601c      	strne	r4, [r3, #0]
    2e10:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    2e12:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    2e14:	3304      	adds	r3, #4
    2e16:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    2e18:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    2e1c:	d1f1      	bne.n	2e02 <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2e1e:	f8df 917c 	ldr.w	r9, [pc, #380]	; 2f9c <nrfx_gpiote_irq_handler+0x1ac>
    2e22:	f8d9 317c 	ldr.w	r3, [r9, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    2e26:	2b00      	cmp	r3, #0
    2e28:	f000 8099 	beq.w	2f5e <nrfx_gpiote_irq_handler+0x16e>
        *p_masks = gpio_regs[i]->LATCH;
    2e2c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    2e30:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    2e34:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    2e36:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    2e3a:	f8d3 2820 	ldr.w	r2, [r3, #2080]	; 0x820
    2e3e:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    2e40:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    2e44:	f04f 0800 	mov.w	r8, #0
            while (latch[i])
    2e48:	f10d 0a10 	add.w	sl, sp, #16
    2e4c:	ea4f 1348 	mov.w	r3, r8, lsl #5
    2e50:	9300      	str	r3, [sp, #0]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    2e52:	f04f 0b01 	mov.w	fp, #1
    2e56:	e049      	b.n	2eec <nrfx_gpiote_irq_handler+0xfc>
                pin += 32 * i;
    2e58:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    2e5a:	4a52      	ldr	r2, [pc, #328]	; (2fa4 <nrfx_gpiote_irq_handler+0x1b4>)
                uint32_t pin = NRF_CTZ(latch[i]);
    2e5c:	fa94 f4a4 	rbit	r4, r4
    2e60:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
    2e64:	441c      	add	r4, r3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    2e66:	08e0      	lsrs	r0, r4, #3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    2e68:	f104 0308 	add.w	r3, r4, #8
    2e6c:	9403      	str	r4, [sp, #12]
    2e6e:	f832 7013 	ldrh.w	r7, [r2, r3, lsl #1]
    p_mask8[byte_idx] &= ~(1 << bit);
    2e72:	f81a 3000 	ldrb.w	r3, [sl, r0]
    bit = BITMASK_RELBIT_GET(bit);
    2e76:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    2e7a:	fa0b f202 	lsl.w	r2, fp, r2
    2e7e:	ea23 0302 	bic.w	r3, r3, r2
    2e82:	f80a 3000 	strb.w	r3, [sl, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2e86:	a803      	add	r0, sp, #12
    2e88:	f7ff fd28 	bl	28dc <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    2e8c:	9b03      	ldr	r3, [sp, #12]
    2e8e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    2e92:	08b9      	lsrs	r1, r7, #2
    2e94:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    2e98:	f3c7 0582 	ubfx	r5, r7, #2, #3
    if (is_level(trigger))
    2e9c:	074a      	lsls	r2, r1, #29
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    2e9e:	462f      	mov	r7, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    2ea0:	f3c3 4301 	ubfx	r3, r3, #16, #2
    if (is_level(trigger))
    2ea4:	d52c      	bpl.n	2f00 <nrfx_gpiote_irq_handler+0x110>
        call_handler(pin, trigger);
    2ea6:	4620      	mov	r0, r4
    2ea8:	4639      	mov	r1, r7
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    2eaa:	b2dd      	uxtb	r5, r3
    2eac:	f7ff fd2e 	bl	290c <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2eb0:	a803      	add	r0, sp, #12
    2eb2:	9403      	str	r4, [sp, #12]
    2eb4:	f7ff fd12 	bl	28dc <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    2eb8:	9b03      	ldr	r3, [sp, #12]
    2eba:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    2ebe:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    2ec2:	f3c3 4301 	ubfx	r3, r3, #16, #2
    2ec6:	429d      	cmp	r5, r3
    2ec8:	d107      	bne.n	2eda <nrfx_gpiote_irq_handler+0xea>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    2eca:	2100      	movs	r1, #0
    2ecc:	4620      	mov	r0, r4
    2ece:	f001 fb0b 	bl	44e8 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    2ed2:	4629      	mov	r1, r5
    2ed4:	4620      	mov	r0, r4
    2ed6:	f001 fb07 	bl	44e8 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2eda:	a803      	add	r0, sp, #12
    2edc:	9403      	str	r4, [sp, #12]
    2ede:	f7ff fcfd 	bl	28dc <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    2ee2:	9b03      	ldr	r3, [sp, #12]
    2ee4:	fa0b f303 	lsl.w	r3, fp, r3
    2ee8:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
            while (latch[i])
    2eec:	f85a 4028 	ldr.w	r4, [sl, r8, lsl #2]
    2ef0:	2c00      	cmp	r4, #0
    2ef2:	d1b1      	bne.n	2e58 <nrfx_gpiote_irq_handler+0x68>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    2ef4:	f1b8 0f00 	cmp.w	r8, #0
    2ef8:	d11d      	bne.n	2f36 <nrfx_gpiote_irq_handler+0x146>
    2efa:	f04f 0801 	mov.w	r8, #1
    2efe:	e7a5      	b.n	2e4c <nrfx_gpiote_irq_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    2f00:	2b02      	cmp	r3, #2
    2f02:	d10c      	bne.n	2f1e <nrfx_gpiote_irq_handler+0x12e>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    2f04:	2103      	movs	r1, #3
    2f06:	4620      	mov	r0, r4
    2f08:	f001 faee 	bl	44e8 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    2f0c:	f005 0305 	and.w	r3, r5, #5
    2f10:	2b01      	cmp	r3, #1
    2f12:	d1e2      	bne.n	2eda <nrfx_gpiote_irq_handler+0xea>
            call_handler(pin, trigger);
    2f14:	4639      	mov	r1, r7
    2f16:	4620      	mov	r0, r4
    2f18:	f7ff fcf8 	bl	290c <call_handler>
    2f1c:	e7dd      	b.n	2eda <nrfx_gpiote_irq_handler+0xea>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    2f1e:	2102      	movs	r1, #2
    2f20:	4620      	mov	r0, r4
    2f22:	9301      	str	r3, [sp, #4]
    2f24:	f001 fae0 	bl	44e8 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    2f28:	2d03      	cmp	r5, #3
    2f2a:	d0f3      	beq.n	2f14 <nrfx_gpiote_irq_handler+0x124>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    2f2c:	9b01      	ldr	r3, [sp, #4]
    2f2e:	2b03      	cmp	r3, #3
    2f30:	d1d3      	bne.n	2eda <nrfx_gpiote_irq_handler+0xea>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    2f32:	2d02      	cmp	r5, #2
    2f34:	e7ed      	b.n	2f12 <nrfx_gpiote_irq_handler+0x122>
        *p_masks = gpio_regs[i]->LATCH;
    2f36:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2f3a:	f8c9 417c 	str.w	r4, [r9, #380]	; 0x17c
    2f3e:	f8d9 317c 	ldr.w	r3, [r9, #380]	; 0x17c
    2f42:	4919      	ldr	r1, [pc, #100]	; (2fa8 <nrfx_gpiote_irq_handler+0x1b8>)
    2f44:	f8d2 3520 	ldr.w	r3, [r2, #1312]	; 0x520
    2f48:	9304      	str	r3, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    2f4a:	f8c2 3520 	str.w	r3, [r2, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    2f4e:	f8d1 2520 	ldr.w	r2, [r1, #1312]	; 0x520
    2f52:	9205      	str	r2, [sp, #20]
        if (latch[port_idx])
    2f54:	4313      	orrs	r3, r2
        gpio_regs[i]->LATCH = *p_masks;
    2f56:	f8c1 2520 	str.w	r2, [r1, #1312]	; 0x520
    2f5a:	f47f af73 	bne.w	2e44 <nrfx_gpiote_irq_handler+0x54>
        mask &= ~NRFX_BIT(ch);
    2f5e:	2401      	movs	r4, #1
    while (mask)
    2f60:	b916      	cbnz	r6, 2f68 <nrfx_gpiote_irq_handler+0x178>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    2f62:	b007      	add	sp, #28
    2f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
    2f68:	fa96 f3a6 	rbit	r3, r6
    2f6c:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    2f70:	fa04 f203 	lsl.w	r2, r4, r3
    2f74:	009b      	lsls	r3, r3, #2
    2f76:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2f7a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    2f7e:	ea26 0602 	bic.w	r6, r6, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    2f82:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    2f86:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    2f8a:	f3c0 2005 	ubfx	r0, r0, #8, #6
    2f8e:	f3c1 4101 	ubfx	r1, r1, #16, #2
    2f92:	f7ff fcbb 	bl	290c <call_handler>
    2f96:	e7e3      	b.n	2f60 <nrfx_gpiote_irq_handler+0x170>
    2f98:	40006100 	.word	0x40006100
    2f9c:	40006000 	.word	0x40006000
    2fa0:	40006120 	.word	0x40006120
    2fa4:	20000048 	.word	0x20000048
    2fa8:	50000300 	.word	0x50000300

00002fac <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    2fac:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    2fae:	4801      	ldr	r0, [pc, #4]	; (2fb4 <nrfx_ppi_channel_alloc+0x8>)
    2fb0:	f7ff bc12 	b.w	27d8 <nrfx_flag32_alloc>
    2fb4:	200000b8 	.word	0x200000b8

00002fb8 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    2fb8:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    2fba:	4c14      	ldr	r4, [pc, #80]	; (300c <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    2fbc:	4a14      	ldr	r2, [pc, #80]	; (3010 <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    2fbe:	4915      	ldr	r1, [pc, #84]	; (3014 <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    2fc0:	2303      	movs	r3, #3
    2fc2:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    2fc4:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    2fc6:	4b14      	ldr	r3, [pc, #80]	; (3018 <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    2fc8:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    2fca:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    2fcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2fd0:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    2fd2:	2300      	movs	r3, #0
    2fd4:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    2fd6:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    2fd8:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    2fda:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    2fdc:	4a0f      	ldr	r2, [pc, #60]	; (301c <_DoInit+0x64>)
    2fde:	6662      	str	r2, [r4, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    2fe0:	2210      	movs	r2, #16
    2fe2:	66a2      	str	r2, [r4, #104]	; 0x68
  STRCPY((char*)&p->acID[7], "RTT");
    2fe4:	1de0      	adds	r0, r4, #7
  p->aDown[0].RdOff         = 0u;
    2fe6:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    2fe8:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    2fea:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    2fec:	f000 ffbd 	bl	3f6a <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    2ff0:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    2ff4:	490a      	ldr	r1, [pc, #40]	; (3020 <_DoInit+0x68>)
    2ff6:	4620      	mov	r0, r4
    2ff8:	f000 ffb7 	bl	3f6a <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    2ffc:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    3000:	2320      	movs	r3, #32
    3002:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3004:	f3bf 8f5f 	dmb	sy
}
    3008:	bd10      	pop	{r4, pc}
    300a:	bf00      	nop
    300c:	200002bc 	.word	0x200002bc
    3010:	00004b6c 	.word	0x00004b6c
    3014:	00004b75 	.word	0x00004b75
    3018:	200003b1 	.word	0x200003b1
    301c:	200003a1 	.word	0x200003a1
    3020:	00004b79 	.word	0x00004b79

00003024 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3024:	4b0f      	ldr	r3, [pc, #60]	; (3064 <z_sys_init_run_level+0x40>)
{
    3026:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3028:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    302c:	3001      	adds	r0, #1
    302e:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    3032:	42a6      	cmp	r6, r4
    3034:	d800      	bhi.n	3038 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    3036:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    3038:	e9d4 3500 	ldrd	r3, r5, [r4]
    303c:	4628      	mov	r0, r5
    303e:	4798      	blx	r3
		if (dev != NULL) {
    3040:	b16d      	cbz	r5, 305e <z_sys_init_run_level+0x3a>
			if (rc != 0) {
    3042:	b138      	cbz	r0, 3054 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    3044:	2800      	cmp	r0, #0
    3046:	bfb8      	it	lt
    3048:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    304a:	68eb      	ldr	r3, [r5, #12]
				if (rc > UINT8_MAX) {
    304c:	28ff      	cmp	r0, #255	; 0xff
    304e:	bfa8      	it	ge
    3050:	20ff      	movge	r0, #255	; 0xff
				dev->state->init_res = rc;
    3052:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    3054:	68ea      	ldr	r2, [r5, #12]
    3056:	7853      	ldrb	r3, [r2, #1]
    3058:	f043 0301 	orr.w	r3, r3, #1
    305c:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    305e:	3408      	adds	r4, #8
    3060:	e7e7      	b.n	3032 <z_sys_init_run_level+0xe>
    3062:	bf00      	nop
    3064:	00004ae8 	.word	0x00004ae8

00003068 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    3068:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    306a:	4b0a      	ldr	r3, [pc, #40]	; (3094 <bg_thread_main+0x2c>)
    306c:	2201      	movs	r2, #1

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    306e:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
    3070:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    3072:	f7ff ffd7 	bl	3024 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    3076:	f000 fe11 	bl	3c9c <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
    307a:	2004      	movs	r0, #4
    307c:	f7ff ffd2 	bl	3024 <z_sys_init_run_level>

	z_init_static_threads();
    3080:	f000 f8f0 	bl	3264 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
    3084:	f7fd f9a6 	bl	3d4 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    3088:	4a03      	ldr	r2, [pc, #12]	; (3098 <bg_thread_main+0x30>)
    308a:	7b13      	ldrb	r3, [r2, #12]
    308c:	f023 0301 	bic.w	r3, r3, #1
    3090:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    3092:	bd08      	pop	{r3, pc}
    3094:	200007b1 	.word	0x200007b1
    3098:	20000170 	.word	0x20000170

0000309c <z_bss_zero>:
{
    309c:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    309e:	4803      	ldr	r0, [pc, #12]	; (30ac <z_bss_zero+0x10>)
    30a0:	4a03      	ldr	r2, [pc, #12]	; (30b0 <z_bss_zero+0x14>)
    30a2:	2100      	movs	r1, #0
    30a4:	1a12      	subs	r2, r2, r0
    30a6:	f001 fa5c 	bl	4562 <z_early_memset>
}
    30aa:	bd08      	pop	{r3, pc}
    30ac:	200000d0 	.word	0x200000d0
    30b0:	200007b4 	.word	0x200007b4

000030b4 <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    30b4:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    30b6:	2300      	movs	r3, #0
{
    30b8:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    30ba:	2201      	movs	r2, #1
    30bc:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    30c0:	4e13      	ldr	r6, [pc, #76]	; (3110 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    30c2:	4d14      	ldr	r5, [pc, #80]	; (3114 <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
    30c4:	9301      	str	r3, [sp, #4]
    30c6:	220f      	movs	r2, #15
    30c8:	e9cd 3202 	strd	r3, r2, [sp, #8]
    30cc:	4912      	ldr	r1, [pc, #72]	; (3118 <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    30ce:	2318      	movs	r3, #24
    30d0:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    30d4:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    30d8:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    30da:	f44f 70c0 	mov.w	r0, #384	; 0x180
    30de:	fb00 1104 	mla	r1, r0, r4, r1
    30e2:	4b0e      	ldr	r3, [pc, #56]	; (311c <z_init_cpu+0x68>)
    30e4:	9500      	str	r5, [sp, #0]
    30e6:	f44f 72a0 	mov.w	r2, #320	; 0x140
    30ea:	4630      	mov	r0, r6
    30ec:	f000 f888 	bl	3200 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    30f0:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    30f2:	4a0b      	ldr	r2, [pc, #44]	; (3120 <z_init_cpu+0x6c>)
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    30f4:	60ee      	str	r6, [r5, #12]
    30f6:	f023 0304 	bic.w	r3, r3, #4
    30fa:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    30fc:	f44f 6304 	mov.w	r3, #2112	; 0x840
    3100:	fb04 3303 	mla	r3, r4, r3, r3
    3104:	4413      	add	r3, r2
	_kernel.cpus[id].id = id;
    3106:	752c      	strb	r4, [r5, #20]
	_kernel.cpus[id].irq_stack =
    3108:	606b      	str	r3, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    310a:	b006      	add	sp, #24
    310c:	bd70      	pop	{r4, r5, r6, pc}
    310e:	bf00      	nop
    3110:	200000f0 	.word	0x200000f0
    3114:	20000364 	.word	0x20000364
    3118:	20001000 	.word	0x20001000
    311c:	0000331d 	.word	0x0000331d
    3120:	200007c0 	.word	0x200007c0

00003124 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    3124:	b580      	push	{r7, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    3126:	2000      	movs	r0, #0
{
    3128:	b0a6      	sub	sp, #152	; 0x98
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    312a:	f7ff ff7b 	bl	3024 <z_sys_init_run_level>
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    312e:	4b2d      	ldr	r3, [pc, #180]	; (31e4 <z_cstart+0xc0>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    3130:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    3134:	4d2c      	ldr	r5, [pc, #176]	; (31e8 <z_cstart+0xc4>)

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
    3136:	4e2d      	ldr	r6, [pc, #180]	; (31ec <z_cstart+0xc8>)
    3138:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    313a:	4f2d      	ldr	r7, [pc, #180]	; (31f0 <z_cstart+0xcc>)
    313c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    3140:	616b      	str	r3, [r5, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3142:	2400      	movs	r4, #0
    3144:	23e0      	movs	r3, #224	; 0xe0
    3146:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    314a:	77ec      	strb	r4, [r5, #31]
    314c:	762c      	strb	r4, [r5, #24]
    314e:	766c      	strb	r4, [r5, #25]
    3150:	76ac      	strb	r4, [r5, #26]
    3152:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    3156:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3158:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    315c:	626b      	str	r3, [r5, #36]	; 0x24
    315e:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    3162:	f7fe f989 	bl	1478 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    3166:	f7fd ff57 	bl	1018 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    316a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    316e:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    3170:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    3172:	f7fe fabb 	bl	16ec <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    3176:	f7fe fa21 	bl	15bc <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    317a:	f240 1301 	movw	r3, #257	; 0x101
    317e:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    3182:	ab06      	add	r3, sp, #24
    3184:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    3186:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    318a:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    318c:	f001 f9c2 	bl	4514 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
    3190:	2001      	movs	r0, #1
    3192:	f7ff ff47 	bl	3024 <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    3196:	2002      	movs	r0, #2
	_kernel.ready_q.cache = &z_main_thread;
    3198:	4d16      	ldr	r5, [pc, #88]	; (31f4 <z_cstart+0xd0>)
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    319a:	f7ff ff43 	bl	3024 <z_sys_init_run_level>
	z_sched_init();
    319e:	f000 fb15 	bl	37cc <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    31a2:	4b15      	ldr	r3, [pc, #84]	; (31f8 <z_cstart+0xd4>)
	_kernel.ready_q.cache = &z_main_thread;
    31a4:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    31a6:	9305      	str	r3, [sp, #20]
    31a8:	2301      	movs	r3, #1
    31aa:	4914      	ldr	r1, [pc, #80]	; (31fc <z_cstart+0xd8>)
    31ac:	9400      	str	r4, [sp, #0]
    31ae:	e9cd 4303 	strd	r4, r3, [sp, #12]
    31b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
    31b6:	463b      	mov	r3, r7
    31b8:	e9cd 4401 	strd	r4, r4, [sp, #4]
    31bc:	4628      	mov	r0, r5
    31be:	f000 f81f 	bl	3200 <z_setup_new_thread>
    31c2:	7b6a      	ldrb	r2, [r5, #13]
    31c4:	4606      	mov	r6, r0
    31c6:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    31ca:	4628      	mov	r0, r5
    31cc:	736a      	strb	r2, [r5, #13]
    31ce:	f001 fa35 	bl	463c <z_ready_thread>
	z_init_cpu(0);
    31d2:	4620      	mov	r0, r4
    31d4:	f7ff ff6e 	bl	30b4 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    31d8:	463a      	mov	r2, r7
    31da:	4631      	mov	r1, r6
    31dc:	4628      	mov	r0, r5
    31de:	f7fe f813 	bl	1208 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    31e2:	bf00      	nop
    31e4:	20001000 	.word	0x20001000
    31e8:	e000ed00 	.word	0xe000ed00
    31ec:	20000364 	.word	0x20000364
    31f0:	00003069 	.word	0x00003069
    31f4:	20000170 	.word	0x20000170
    31f8:	00004b80 	.word	0x00004b80
    31fc:	20001180 	.word	0x20001180

00003200 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3200:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    3204:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    3206:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    3208:	2604      	movs	r6, #4
    320a:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    320c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    320e:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    3210:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    3214:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3216:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    3218:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    321c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    321e:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3220:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    3224:	3740      	adds	r7, #64	; 0x40
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    3226:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    322a:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    322e:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    3230:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    3232:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3234:	f106 0840 	add.w	r8, r6, #64	; 0x40
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3238:	9202      	str	r2, [sp, #8]
    323a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    323c:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    323e:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3240:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3242:	9200      	str	r2, [sp, #0]
    3244:	4642      	mov	r2, r8
{
    3246:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3248:	f7fd ffac 	bl	11a4 <arch_new_thread>
	if (!_current) {
    324c:	4b04      	ldr	r3, [pc, #16]	; (3260 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    324e:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    3250:	689b      	ldr	r3, [r3, #8]
    3252:	b103      	cbz	r3, 3256 <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    3254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    3256:	6723      	str	r3, [r4, #112]	; 0x70
}
    3258:	4640      	mov	r0, r8
    325a:	b004      	add	sp, #16
    325c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3260:	20000364 	.word	0x20000364

00003264 <z_init_static_threads>:
{
    3264:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3268:	4c29      	ldr	r4, [pc, #164]	; (3310 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    326a:	4d2a      	ldr	r5, [pc, #168]	; (3314 <z_init_static_threads+0xb0>)
{
    326c:	b087      	sub	sp, #28
    326e:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    3270:	42ae      	cmp	r6, r5
    3272:	f104 0430 	add.w	r4, r4, #48	; 0x30
    3276:	d30f      	bcc.n	3298 <z_init_static_threads+0x34>
	k_sched_lock();
    3278:	f000 fa78 	bl	376c <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    327c:	4c24      	ldr	r4, [pc, #144]	; (3310 <z_init_static_threads+0xac>)

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    327e:	f8df 9098 	ldr.w	r9, [pc, #152]	; 3318 <z_init_static_threads+0xb4>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    3282:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    3286:	f240 37e7 	movw	r7, #999	; 0x3e7
    328a:	42ac      	cmp	r4, r5
    328c:	d320      	bcc.n	32d0 <z_init_static_threads+0x6c>
}
    328e:	b007      	add	sp, #28
    3290:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    3294:	f000 ba7e 	b.w	3794 <k_sched_unlock>
		z_setup_new_thread(
    3298:	f854 3c04 	ldr.w	r3, [r4, #-4]
    329c:	9305      	str	r3, [sp, #20]
    329e:	f854 3c10 	ldr.w	r3, [r4, #-16]
    32a2:	9304      	str	r3, [sp, #16]
    32a4:	f854 3c14 	ldr.w	r3, [r4, #-20]
    32a8:	9303      	str	r3, [sp, #12]
    32aa:	f854 3c18 	ldr.w	r3, [r4, #-24]
    32ae:	9302      	str	r3, [sp, #8]
    32b0:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    32b4:	9301      	str	r3, [sp, #4]
    32b6:	f854 3c20 	ldr.w	r3, [r4, #-32]
    32ba:	9300      	str	r3, [sp, #0]
    32bc:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    32c0:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    32c4:	f7ff ff9c 	bl	3200 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    32c8:	f854 3c30 	ldr.w	r3, [r4, #-48]
    32cc:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    32ce:	e7ce      	b.n	326e <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    32d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    32d2:	1c5a      	adds	r2, r3, #1
    32d4:	d00d      	beq.n	32f2 <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    32d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    32da:	2100      	movs	r1, #0
    32dc:	4638      	mov	r0, r7
    32de:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    32e2:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    32e6:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    32ea:	d104      	bne.n	32f6 <z_init_static_threads+0x92>
	z_sched_start(thread);
    32ec:	4640      	mov	r0, r8
    32ee:	f000 f9ed 	bl	36cc <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    32f2:	3430      	adds	r4, #48	; 0x30
    32f4:	e7c9      	b.n	328a <z_init_static_threads+0x26>
    32f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    32fa:	2300      	movs	r3, #0
    32fc:	f7fc ff00 	bl	100 <__aeabi_uldivmod>
    3300:	4602      	mov	r2, r0
    3302:	460b      	mov	r3, r1
    3304:	f108 0018 	add.w	r0, r8, #24
    3308:	4649      	mov	r1, r9
    330a:	f000 fbd5 	bl	3ab8 <z_add_timeout>
    330e:	e7f0      	b.n	32f2 <z_init_static_threads+0x8e>
    3310:	000049a0 	.word	0x000049a0
    3314:	000049a0 	.word	0x000049a0
    3318:	000045a9 	.word	0x000045a9

0000331c <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    331c:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    331e:	4c0b      	ldr	r4, [pc, #44]	; (334c <idle+0x30>)
	return !z_sys_post_kernel;
    3320:	4d0b      	ldr	r5, [pc, #44]	; (3350 <idle+0x34>)
	__asm__ volatile(
    3322:	f04f 0220 	mov.w	r2, #32
    3326:	f3ef 8311 	mrs	r3, BASEPRI
    332a:	f382 8812 	msr	BASEPRI_MAX, r2
    332e:	f3bf 8f6f 	isb	sy
    3332:	f001 f9db 	bl	46ec <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    3336:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    3338:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    333a:	b913      	cbnz	r3, 3342 <idle+0x26>
	arch_cpu_idle();
    333c:	f7fd fe72 	bl	1024 <arch_cpu_idle>
}
    3340:	e7ef      	b.n	3322 <idle+0x6>
    3342:	f7fd fd9b 	bl	e7c <pm_system_suspend>
    3346:	2800      	cmp	r0, #0
    3348:	d1eb      	bne.n	3322 <idle+0x6>
    334a:	e7f7      	b.n	333c <idle+0x20>
    334c:	20000364 	.word	0x20000364
    3350:	200007b1 	.word	0x200007b1

00003354 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    3354:	b538      	push	{r3, r4, r5, lr}
    3356:	4604      	mov	r4, r0
    3358:	f04f 0320 	mov.w	r3, #32
    335c:	f3ef 8511 	mrs	r5, BASEPRI
    3360:	f383 8812 	msr	BASEPRI_MAX, r3
    3364:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    3368:	f001 f978 	bl	465c <z_unpend_first_thread>

	if (thread != NULL) {
    336c:	b148      	cbz	r0, 3382 <z_impl_k_sem_give+0x2e>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    336e:	2200      	movs	r2, #0
    3370:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    3372:	f001 f963 	bl	463c <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    3376:	4629      	mov	r1, r5
    3378:	4805      	ldr	r0, [pc, #20]	; (3390 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    337a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    337e:	f000 b993 	b.w	36a8 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    3382:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    3386:	429a      	cmp	r2, r3
    3388:	bf18      	it	ne
    338a:	3301      	addne	r3, #1
    338c:	60a3      	str	r3, [r4, #8]
}
    338e:	e7f2      	b.n	3376 <z_impl_k_sem_give+0x22>
    3390:	200007b2 	.word	0x200007b2

00003394 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    3394:	b513      	push	{r0, r1, r4, lr}
    3396:	f04f 0420 	mov.w	r4, #32
    339a:	f3ef 8111 	mrs	r1, BASEPRI
    339e:	f384 8812 	msr	BASEPRI_MAX, r4
    33a2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    33a6:	6884      	ldr	r4, [r0, #8]
    33a8:	b144      	cbz	r4, 33bc <z_impl_k_sem_take+0x28>
		sem->count--;
    33aa:	3c01      	subs	r4, #1
    33ac:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    33ae:	f381 8811 	msr	BASEPRI, r1
    33b2:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    33b6:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    33b8:	b002      	add	sp, #8
    33ba:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    33bc:	ea52 0403 	orrs.w	r4, r2, r3
    33c0:	d106      	bne.n	33d0 <z_impl_k_sem_take+0x3c>
    33c2:	f381 8811 	msr	BASEPRI, r1
    33c6:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    33ca:	f06f 000f 	mvn.w	r0, #15
    33ce:	e7f3      	b.n	33b8 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    33d0:	e9cd 2300 	strd	r2, r3, [sp]
    33d4:	4602      	mov	r2, r0
    33d6:	4802      	ldr	r0, [pc, #8]	; (33e0 <z_impl_k_sem_take+0x4c>)
    33d8:	f000 f948 	bl	366c <z_pend_curr>
	return ret;
    33dc:	e7ec      	b.n	33b8 <z_impl_k_sem_take+0x24>
    33de:	bf00      	nop
    33e0:	200007b2 	.word	0x200007b2

000033e4 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
    33e4:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
    33e6:	4d07      	ldr	r5, [pc, #28]	; (3404 <z_reset_time_slice+0x20>)
    33e8:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
    33ea:	b154      	cbz	r4, 3402 <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    33ec:	f7ff f894 	bl	2518 <sys_clock_elapsed>
    33f0:	4b05      	ldr	r3, [pc, #20]	; (3408 <z_reset_time_slice+0x24>)
    33f2:	4404      	add	r4, r0
    33f4:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    33f6:	6828      	ldr	r0, [r5, #0]
    33f8:	2100      	movs	r1, #0
	}
}
    33fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
    33fe:	f001 b985 	b.w	470c <z_set_timeout_expiry>
}
    3402:	bd38      	pop	{r3, r4, r5, pc}
    3404:	20000394 	.word	0x20000394
    3408:	20000364 	.word	0x20000364

0000340c <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
    340c:	b538      	push	{r3, r4, r5, lr}
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    340e:	4d0d      	ldr	r5, [pc, #52]	; (3444 <update_cache+0x38>)
    3410:	462b      	mov	r3, r5
    3412:	f853 4f20 	ldr.w	r4, [r3, #32]!
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3416:	429c      	cmp	r4, r3
    3418:	d000      	beq.n	341c <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    341a:	b904      	cbnz	r4, 341e <update_cache+0x12>
    341c:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    341e:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    3420:	b938      	cbnz	r0, 3432 <update_cache+0x26>
	if (z_is_thread_prevented_from_running(_current)) {
    3422:	7b5a      	ldrb	r2, [r3, #13]
    3424:	06d2      	lsls	r2, r2, #27
    3426:	d104      	bne.n	3432 <update_cache+0x26>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    3428:	69a2      	ldr	r2, [r4, #24]
    342a:	b912      	cbnz	r2, 3432 <update_cache+0x26>
	if (is_preempt(_current) || is_metairq(thread)) {
    342c:	89da      	ldrh	r2, [r3, #14]
    342e:	2a7f      	cmp	r2, #127	; 0x7f
    3430:	d805      	bhi.n	343e <update_cache+0x32>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
    3432:	429c      	cmp	r4, r3
    3434:	d002      	beq.n	343c <update_cache+0x30>
			z_reset_time_slice(thread);
    3436:	4620      	mov	r0, r4
    3438:	f7ff ffd4 	bl	33e4 <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
    343c:	4623      	mov	r3, r4
    343e:	61eb      	str	r3, [r5, #28]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
    3440:	bd38      	pop	{r3, r4, r5, pc}
    3442:	bf00      	nop
    3444:	20000364 	.word	0x20000364

00003448 <move_thread_to_end_of_prio_q>:
{
    3448:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    344a:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    344e:	7b43      	ldrb	r3, [r0, #13]
    3450:	2a00      	cmp	r2, #0
{
    3452:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    3454:	da04      	bge.n	3460 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3456:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    345a:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    345c:	f001 f892 	bl	4584 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    3460:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    3462:	4a15      	ldr	r2, [pc, #84]	; (34b8 <move_thread_to_end_of_prio_q+0x70>)
    3464:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3468:	4610      	mov	r0, r2
    346a:	734b      	strb	r3, [r1, #13]
    346c:	f850 3f20 	ldr.w	r3, [r0, #32]!
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    3470:	6a54      	ldr	r4, [r2, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3472:	4283      	cmp	r3, r0
    3474:	bf08      	it	eq
    3476:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3478:	b923      	cbnz	r3, 3484 <move_thread_to_end_of_prio_q+0x3c>
static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
	node->prev = tail;
    347a:	e9c1 0400 	strd	r0, r4, [r1]

	tail->next = node;
    347e:	6021      	str	r1, [r4, #0]
	list->tail = node;
    3480:	6251      	str	r1, [r2, #36]	; 0x24
}
    3482:	e00c      	b.n	349e <move_thread_to_end_of_prio_q+0x56>
	int32_t b1 = thread_1->base.prio;
    3484:	f991 500e 	ldrsb.w	r5, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    3488:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    348c:	42b5      	cmp	r5, r6
    348e:	d00e      	beq.n	34ae <move_thread_to_end_of_prio_q+0x66>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3490:	42ae      	cmp	r6, r5
    3492:	dd0c      	ble.n	34ae <move_thread_to_end_of_prio_q+0x66>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    3494:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    3496:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    349a:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    349c:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    349e:	6890      	ldr	r0, [r2, #8]
    34a0:	1a43      	subs	r3, r0, r1
    34a2:	4258      	negs	r0, r3
}
    34a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    34a8:	4158      	adcs	r0, r3
    34aa:	f7ff bfaf 	b.w	340c <update_cache>
	return (node == list->tail) ? NULL : node->next;
    34ae:	429c      	cmp	r4, r3
    34b0:	d0e3      	beq.n	347a <move_thread_to_end_of_prio_q+0x32>
    34b2:	681b      	ldr	r3, [r3, #0]
    34b4:	e7e0      	b.n	3478 <move_thread_to_end_of_prio_q+0x30>
    34b6:	bf00      	nop
    34b8:	20000364 	.word	0x20000364

000034bc <ready_thread>:
{
    34bc:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    34be:	f990 300d 	ldrsb.w	r3, [r0, #13]
    34c2:	7b42      	ldrb	r2, [r0, #13]
    34c4:	2b00      	cmp	r3, #0
    34c6:	db29      	blt.n	351c <ready_thread+0x60>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    34c8:	06d3      	lsls	r3, r2, #27
    34ca:	d127      	bne.n	351c <ready_thread+0x60>
	return node->next != NULL;
    34cc:	6983      	ldr	r3, [r0, #24]
    34ce:	bb2b      	cbnz	r3, 351c <ready_thread+0x60>
	return list->head == list;
    34d0:	4913      	ldr	r1, [pc, #76]	; (3520 <ready_thread+0x64>)
	thread->base.thread_state |= _THREAD_QUEUED;
    34d2:	f062 027f 	orn	r2, r2, #127	; 0x7f
    34d6:	7342      	strb	r2, [r0, #13]
    34d8:	460a      	mov	r2, r1
    34da:	f852 4f20 	ldr.w	r4, [r2, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    34de:	4294      	cmp	r4, r2
    34e0:	bf18      	it	ne
    34e2:	4623      	movne	r3, r4
	return (node == list->tail) ? NULL : node->next;
    34e4:	6a4c      	ldr	r4, [r1, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    34e6:	b923      	cbnz	r3, 34f2 <ready_thread+0x36>
	node->prev = tail;
    34e8:	e9c0 2400 	strd	r2, r4, [r0]
	tail->next = node;
    34ec:	6020      	str	r0, [r4, #0]
	list->tail = node;
    34ee:	6248      	str	r0, [r1, #36]	; 0x24
}
    34f0:	e00c      	b.n	350c <ready_thread+0x50>
	int32_t b1 = thread_1->base.prio;
    34f2:	f990 500e 	ldrsb.w	r5, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    34f6:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    34fa:	42b5      	cmp	r5, r6
    34fc:	d00a      	beq.n	3514 <ready_thread+0x58>
		if (z_sched_prio_cmp(thread, t) > 0) {
    34fe:	42ae      	cmp	r6, r5
    3500:	dd08      	ble.n	3514 <ready_thread+0x58>
	sys_dnode_t *const prev = successor->prev;
    3502:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    3504:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    3508:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    350a:	6058      	str	r0, [r3, #4]
}
    350c:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    350e:	2000      	movs	r0, #0
    3510:	f7ff bf7c 	b.w	340c <update_cache>
	return (node == list->tail) ? NULL : node->next;
    3514:	42a3      	cmp	r3, r4
    3516:	d0e7      	beq.n	34e8 <ready_thread+0x2c>
    3518:	681b      	ldr	r3, [r3, #0]
    351a:	e7e4      	b.n	34e6 <ready_thread+0x2a>
}
    351c:	bc70      	pop	{r4, r5, r6}
    351e:	4770      	bx	lr
    3520:	20000364 	.word	0x20000364

00003524 <unready_thread>:
{
    3524:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    3526:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    352a:	7b43      	ldrb	r3, [r0, #13]
    352c:	2a00      	cmp	r2, #0
{
    352e:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    3530:	da04      	bge.n	353c <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3532:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3536:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3538:	f001 f824 	bl	4584 <sys_dlist_remove>
	update_cache(thread == _current);
    353c:	4b04      	ldr	r3, [pc, #16]	; (3550 <unready_thread+0x2c>)
    353e:	6898      	ldr	r0, [r3, #8]
    3540:	1a43      	subs	r3, r0, r1
    3542:	4258      	negs	r0, r3
    3544:	4158      	adcs	r0, r3
}
    3546:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    354a:	f7ff bf5f 	b.w	340c <update_cache>
    354e:	bf00      	nop
    3550:	20000364 	.word	0x20000364

00003554 <pend_locked>:
{
    3554:	b570      	push	{r4, r5, r6, lr}
    3556:	4615      	mov	r5, r2
    3558:	461c      	mov	r4, r3
    355a:	4606      	mov	r6, r0
	add_to_waitq_locked(thread, wait_q);
    355c:	f001 f846 	bl	45ec <add_to_waitq_locked>
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3560:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    3564:	bf08      	it	eq
    3566:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
    356a:	d008      	beq.n	357e <pend_locked+0x2a>
    356c:	462a      	mov	r2, r5
    356e:	4623      	mov	r3, r4
    3570:	f106 0018 	add.w	r0, r6, #24
    3574:	4902      	ldr	r1, [pc, #8]	; (3580 <pend_locked+0x2c>)
}
    3576:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    357a:	f000 ba9d 	b.w	3ab8 <z_add_timeout>
    357e:	bd70      	pop	{r4, r5, r6, pc}
    3580:	000045a9 	.word	0x000045a9

00003584 <k_sched_time_slice_set>:
{
    3584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3586:	4604      	mov	r4, r0
    3588:	460d      	mov	r5, r1
	__asm__ volatile(
    358a:	f04f 0320 	mov.w	r3, #32
    358e:	f3ef 8711 	mrs	r7, BASEPRI
    3592:	f383 8812 	msr	BASEPRI_MAX, r3
    3596:	f3bf 8f6f 	isb	sy
			return (uint32_t)((t * to_hz + off) / from_hz);
    359a:	2600      	movs	r6, #0
    359c:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    35a0:	f240 30e7 	movw	r0, #999	; 0x3e7
    35a4:	4631      	mov	r1, r6
    35a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    35aa:	2300      	movs	r3, #0
    35ac:	fbe4 010c 	umlal	r0, r1, r4, ip
    35b0:	f7fc fda6 	bl	100 <__aeabi_uldivmod>
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    35b4:	42b4      	cmp	r4, r6
    35b6:	dd02      	ble.n	35be <k_sched_time_slice_set+0x3a>
			slice_ticks = MAX(2, slice_ticks);
    35b8:	2802      	cmp	r0, #2
    35ba:	bfb8      	it	lt
    35bc:	2002      	movlt	r0, #2
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    35be:	4a07      	ldr	r2, [pc, #28]	; (35dc <k_sched_time_slice_set+0x58>)
		_current_cpu->slice_ticks = 0;
    35c0:	4b07      	ldr	r3, [pc, #28]	; (35e0 <k_sched_time_slice_set+0x5c>)
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    35c2:	6010      	str	r0, [r2, #0]
		slice_max_prio = prio;
    35c4:	4a07      	ldr	r2, [pc, #28]	; (35e4 <k_sched_time_slice_set+0x60>)
		z_reset_time_slice(_current);
    35c6:	6898      	ldr	r0, [r3, #8]
		_current_cpu->slice_ticks = 0;
    35c8:	611e      	str	r6, [r3, #16]
		slice_max_prio = prio;
    35ca:	6015      	str	r5, [r2, #0]
		z_reset_time_slice(_current);
    35cc:	f7ff ff0a 	bl	33e4 <z_reset_time_slice>
	__asm__ volatile(
    35d0:	f387 8811 	msr	BASEPRI, r7
    35d4:	f3bf 8f6f 	isb	sy
}
    35d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    35da:	bf00      	nop
    35dc:	20000394 	.word	0x20000394
    35e0:	20000364 	.word	0x20000364
    35e4:	20000390 	.word	0x20000390

000035e8 <z_time_slice>:
{
    35e8:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    35ea:	f04f 0320 	mov.w	r3, #32
    35ee:	f3ef 8511 	mrs	r5, BASEPRI
    35f2:	f383 8812 	msr	BASEPRI_MAX, r3
    35f6:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    35fa:	4b17      	ldr	r3, [pc, #92]	; (3658 <z_time_slice+0x70>)
    35fc:	4a17      	ldr	r2, [pc, #92]	; (365c <z_time_slice+0x74>)
    35fe:	689c      	ldr	r4, [r3, #8]
    3600:	6811      	ldr	r1, [r2, #0]
    3602:	428c      	cmp	r4, r1
    3604:	d107      	bne.n	3616 <z_time_slice+0x2e>
	z_reset_time_slice(curr);
    3606:	4620      	mov	r0, r4
    3608:	f7ff feec 	bl	33e4 <z_reset_time_slice>
	__asm__ volatile(
    360c:	f385 8811 	msr	BASEPRI, r5
    3610:	f3bf 8f6f 	isb	sy
}
    3614:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    3616:	2100      	movs	r1, #0
    3618:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
    361a:	4a11      	ldr	r2, [pc, #68]	; (3660 <z_time_slice+0x78>)
	if (slice_time(_current) && sliceable(_current)) {
    361c:	6812      	ldr	r2, [r2, #0]
    361e:	b1c2      	cbz	r2, 3652 <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    3620:	89e2      	ldrh	r2, [r4, #14]
    3622:	2a7f      	cmp	r2, #127	; 0x7f
    3624:	d815      	bhi.n	3652 <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
    3626:	7b62      	ldrb	r2, [r4, #13]
    3628:	06d2      	lsls	r2, r2, #27
    362a:	d112      	bne.n	3652 <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    362c:	4a0d      	ldr	r2, [pc, #52]	; (3664 <z_time_slice+0x7c>)
    362e:	f994 100e 	ldrsb.w	r1, [r4, #14]
    3632:	6812      	ldr	r2, [r2, #0]
    3634:	4291      	cmp	r1, r2
    3636:	db0c      	blt.n	3652 <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    3638:	4a0b      	ldr	r2, [pc, #44]	; (3668 <z_time_slice+0x80>)
    363a:	4294      	cmp	r4, r2
    363c:	d009      	beq.n	3652 <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
    363e:	691a      	ldr	r2, [r3, #16]
    3640:	4282      	cmp	r2, r0
    3642:	dc03      	bgt.n	364c <z_time_slice+0x64>
		move_thread_to_end_of_prio_q(curr);
    3644:	4620      	mov	r0, r4
    3646:	f7ff feff 	bl	3448 <move_thread_to_end_of_prio_q>
    364a:	e7dc      	b.n	3606 <z_time_slice+0x1e>
			_current_cpu->slice_ticks -= ticks;
    364c:	1a12      	subs	r2, r2, r0
		_current_cpu->slice_ticks = 0;
    364e:	611a      	str	r2, [r3, #16]
    3650:	e7dc      	b.n	360c <z_time_slice+0x24>
    3652:	2200      	movs	r2, #0
    3654:	e7fb      	b.n	364e <z_time_slice+0x66>
    3656:	bf00      	nop
    3658:	20000364 	.word	0x20000364
    365c:	2000038c 	.word	0x2000038c
    3660:	20000394 	.word	0x20000394
    3664:	20000390 	.word	0x20000390
    3668:	200000f0 	.word	0x200000f0

0000366c <z_pend_curr>:
{
    366c:	b570      	push	{r4, r5, r6, lr}
	pending_current = _current;
    366e:	480c      	ldr	r0, [pc, #48]	; (36a0 <z_pend_curr+0x34>)
    3670:	4d0c      	ldr	r5, [pc, #48]	; (36a4 <z_pend_curr+0x38>)
    3672:	6886      	ldr	r6, [r0, #8]
    3674:	602e      	str	r6, [r5, #0]
{
    3676:	460c      	mov	r4, r1
    3678:	4611      	mov	r1, r2
    367a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
	__asm__ volatile(
    367e:	f04f 0620 	mov.w	r6, #32
    3682:	f3ef 8511 	mrs	r5, BASEPRI
    3686:	f386 8812 	msr	BASEPRI_MAX, r6
    368a:	f3bf 8f6f 	isb	sy
	pend_locked(_current, wait_q, timeout);
    368e:	6880      	ldr	r0, [r0, #8]
    3690:	f7ff ff60 	bl	3554 <pend_locked>
	ret = arch_swap(key);
    3694:	4620      	mov	r0, r4
}
    3696:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    369a:	f7fd bd2f 	b.w	10fc <arch_swap>
    369e:	bf00      	nop
    36a0:	20000364 	.word	0x20000364
    36a4:	2000038c 	.word	0x2000038c

000036a8 <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    36a8:	b949      	cbnz	r1, 36be <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    36aa:	f3ef 8005 	mrs	r0, IPSR
    36ae:	b930      	cbnz	r0, 36be <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    36b0:	4b05      	ldr	r3, [pc, #20]	; (36c8 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    36b2:	69da      	ldr	r2, [r3, #28]
    36b4:	689b      	ldr	r3, [r3, #8]
    36b6:	429a      	cmp	r2, r3
    36b8:	d001      	beq.n	36be <z_reschedule+0x16>
    36ba:	f7fd bd1f 	b.w	10fc <arch_swap>
	__asm__ volatile(
    36be:	f381 8811 	msr	BASEPRI, r1
    36c2:	f3bf 8f6f 	isb	sy
}
    36c6:	4770      	bx	lr
    36c8:	20000364 	.word	0x20000364

000036cc <z_sched_start>:
{
    36cc:	b510      	push	{r4, lr}
	__asm__ volatile(
    36ce:	f04f 0220 	mov.w	r2, #32
    36d2:	f3ef 8411 	mrs	r4, BASEPRI
    36d6:	f382 8812 	msr	BASEPRI_MAX, r2
    36da:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    36de:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    36e0:	0751      	lsls	r1, r2, #29
    36e2:	d404      	bmi.n	36ee <z_sched_start+0x22>
	__asm__ volatile(
    36e4:	f384 8811 	msr	BASEPRI, r4
    36e8:	f3bf 8f6f 	isb	sy
}
    36ec:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    36ee:	f022 0204 	bic.w	r2, r2, #4
    36f2:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    36f4:	f7ff fee2 	bl	34bc <ready_thread>
	z_reschedule(&sched_spinlock, key);
    36f8:	4621      	mov	r1, r4
    36fa:	4802      	ldr	r0, [pc, #8]	; (3704 <z_sched_start+0x38>)
}
    36fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    3700:	f7ff bfd2 	b.w	36a8 <z_reschedule>
    3704:	200007b2 	.word	0x200007b2

00003708 <z_impl_k_thread_suspend>:
{
    3708:	b570      	push	{r4, r5, r6, lr}
    370a:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    370c:	3018      	adds	r0, #24
    370e:	f000 ffd7 	bl	46c0 <z_abort_timeout>
	__asm__ volatile(
    3712:	f04f 0320 	mov.w	r3, #32
    3716:	f3ef 8611 	mrs	r6, BASEPRI
    371a:	f383 8812 	msr	BASEPRI_MAX, r3
    371e:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    3722:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    3726:	7b63      	ldrb	r3, [r4, #13]
    3728:	2a00      	cmp	r2, #0
    372a:	da05      	bge.n	3738 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    372c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3730:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3732:	4620      	mov	r0, r4
    3734:	f000 ff26 	bl	4584 <sys_dlist_remove>
		update_cache(thread == _current);
    3738:	4d0b      	ldr	r5, [pc, #44]	; (3768 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    373a:	7b63      	ldrb	r3, [r4, #13]
    373c:	68a8      	ldr	r0, [r5, #8]
    373e:	f043 0310 	orr.w	r3, r3, #16
    3742:	7363      	strb	r3, [r4, #13]
    3744:	1b03      	subs	r3, r0, r4
    3746:	4258      	negs	r0, r3
    3748:	4158      	adcs	r0, r3
    374a:	f7ff fe5f 	bl	340c <update_cache>
	__asm__ volatile(
    374e:	f386 8811 	msr	BASEPRI, r6
    3752:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    3756:	68ab      	ldr	r3, [r5, #8]
    3758:	42a3      	cmp	r3, r4
    375a:	d103      	bne.n	3764 <z_impl_k_thread_suspend+0x5c>
}
    375c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    3760:	f000 bfa4 	b.w	46ac <z_reschedule_unlocked>
}
    3764:	bd70      	pop	{r4, r5, r6, pc}
    3766:	bf00      	nop
    3768:	20000364 	.word	0x20000364

0000376c <k_sched_lock>:
	__asm__ volatile(
    376c:	f04f 0320 	mov.w	r3, #32
    3770:	f3ef 8111 	mrs	r1, BASEPRI
    3774:	f383 8812 	msr	BASEPRI_MAX, r3
    3778:	f3bf 8f6f 	isb	sy
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    377c:	4b04      	ldr	r3, [pc, #16]	; (3790 <k_sched_lock+0x24>)
    377e:	689a      	ldr	r2, [r3, #8]
    3780:	7bd3      	ldrb	r3, [r2, #15]
    3782:	3b01      	subs	r3, #1
    3784:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    3786:	f381 8811 	msr	BASEPRI, r1
    378a:	f3bf 8f6f 	isb	sy
}
    378e:	4770      	bx	lr
    3790:	20000364 	.word	0x20000364

00003794 <k_sched_unlock>:
{
    3794:	b510      	push	{r4, lr}
	__asm__ volatile(
    3796:	f04f 0320 	mov.w	r3, #32
    379a:	f3ef 8411 	mrs	r4, BASEPRI
    379e:	f383 8812 	msr	BASEPRI_MAX, r3
    37a2:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    37a6:	4b08      	ldr	r3, [pc, #32]	; (37c8 <k_sched_unlock+0x34>)
    37a8:	689a      	ldr	r2, [r3, #8]
    37aa:	7bd3      	ldrb	r3, [r2, #15]
    37ac:	3301      	adds	r3, #1
    37ae:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    37b0:	2000      	movs	r0, #0
    37b2:	f7ff fe2b 	bl	340c <update_cache>
	__asm__ volatile(
    37b6:	f384 8811 	msr	BASEPRI, r4
    37ba:	f3bf 8f6f 	isb	sy
}
    37be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    37c2:	f000 bf73 	b.w	46ac <z_reschedule_unlocked>
    37c6:	bf00      	nop
    37c8:	20000364 	.word	0x20000364

000037cc <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    37cc:	4b04      	ldr	r3, [pc, #16]	; (37e0 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    37ce:	2100      	movs	r1, #0
    37d0:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    37d4:	e9c3 2208 	strd	r2, r2, [r3, #32]
    37d8:	4608      	mov	r0, r1
    37da:	f7ff bed3 	b.w	3584 <k_sched_time_slice_set>
    37de:	bf00      	nop
    37e0:	20000364 	.word	0x20000364

000037e4 <z_impl_k_yield>:
	return !(k_is_pre_kernel() || k_is_in_isr() ||
		 z_is_idle_thread_object(_current));
}

void z_impl_k_yield(void)
{
    37e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    37e6:	f04f 0320 	mov.w	r3, #32
    37ea:	f3ef 8511 	mrs	r5, BASEPRI
    37ee:	f383 8812 	msr	BASEPRI_MAX, r3
    37f2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    37f6:	4919      	ldr	r1, [pc, #100]	; (385c <z_impl_k_yield+0x78>)
    37f8:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    37fa:	7b43      	ldrb	r3, [r0, #13]
    37fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3800:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3802:	f000 febf 	bl	4584 <sys_dlist_remove>
	}
	queue_thread(_current);
    3806:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    3808:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    380a:	4608      	mov	r0, r1
    380c:	f062 027f 	orn	r2, r2, #127	; 0x7f
    3810:	735a      	strb	r2, [r3, #13]
    3812:	f850 2f20 	ldr.w	r2, [r0, #32]!
	return (node == list->tail) ? NULL : node->next;
    3816:	6a4c      	ldr	r4, [r1, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3818:	4282      	cmp	r2, r0
    381a:	bf08      	it	eq
    381c:	2200      	moveq	r2, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    381e:	b922      	cbnz	r2, 382a <z_impl_k_yield+0x46>
	node->prev = tail;
    3820:	e9c3 0400 	strd	r0, r4, [r3]
	tail->next = node;
    3824:	6023      	str	r3, [r4, #0]
	list->tail = node;
    3826:	624b      	str	r3, [r1, #36]	; 0x24
}
    3828:	e00c      	b.n	3844 <z_impl_k_yield+0x60>
	int32_t b1 = thread_1->base.prio;
    382a:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    382e:	f992 700e 	ldrsb.w	r7, [r2, #14]
	if (b1 != b2) {
    3832:	42be      	cmp	r6, r7
    3834:	d00e      	beq.n	3854 <z_impl_k_yield+0x70>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3836:	42b7      	cmp	r7, r6
    3838:	dd0c      	ble.n	3854 <z_impl_k_yield+0x70>
	sys_dnode_t *const prev = successor->prev;
    383a:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    383c:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    3840:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    3842:	6053      	str	r3, [r2, #4]
	update_cache(1);
    3844:	2001      	movs	r0, #1
    3846:	f7ff fde1 	bl	340c <update_cache>
    384a:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    384c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    3850:	f7fd bc54 	b.w	10fc <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    3854:	42a2      	cmp	r2, r4
    3856:	d0e3      	beq.n	3820 <z_impl_k_yield+0x3c>
    3858:	6812      	ldr	r2, [r2, #0]
    385a:	e7e0      	b.n	381e <z_impl_k_yield+0x3a>
    385c:	20000364 	.word	0x20000364

00003860 <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    3860:	ea50 0301 	orrs.w	r3, r0, r1
{
    3864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3868:	4605      	mov	r5, r0
    386a:	460e      	mov	r6, r1
	if (ticks == 0) {
    386c:	d103      	bne.n	3876 <z_tick_sleep+0x16>
	z_impl_k_yield();
    386e:	f7ff ffb9 	bl	37e4 <z_impl_k_yield>
		k_yield();
		return 0;
    3872:	2000      	movs	r0, #0
    3874:	e02c      	b.n	38d0 <z_tick_sleep+0x70>
	}

	k_timeout_t timeout = Z_TIMEOUT_TICKS(ticks);
	if (Z_TICK_ABS(ticks) <= 0) {
    3876:	1c83      	adds	r3, r0, #2
    3878:	f171 33ff 	sbcs.w	r3, r1, #4294967295	; 0xffffffff
    387c:	db2a      	blt.n	38d4 <z_tick_sleep+0x74>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    387e:	f000 ff61 	bl	4744 <sys_clock_tick_get_32>
    3882:	1944      	adds	r4, r0, r5
    3884:	f04f 0320 	mov.w	r3, #32
    3888:	f3ef 8811 	mrs	r8, BASEPRI
    388c:	f383 8812 	msr	BASEPRI_MAX, r3
    3890:	f3bf 8f6f 	isb	sy
	}

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    3894:	4f11      	ldr	r7, [pc, #68]	; (38dc <z_tick_sleep+0x7c>)
    3896:	4b12      	ldr	r3, [pc, #72]	; (38e0 <z_tick_sleep+0x80>)
    3898:	68b8      	ldr	r0, [r7, #8]
    389a:	6018      	str	r0, [r3, #0]
#endif
	unready_thread(_current);
    389c:	f7ff fe42 	bl	3524 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    38a0:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    38a2:	4910      	ldr	r1, [pc, #64]	; (38e4 <z_tick_sleep+0x84>)
    38a4:	462a      	mov	r2, r5
    38a6:	4633      	mov	r3, r6
    38a8:	3018      	adds	r0, #24
    38aa:	f000 f905 	bl	3ab8 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    38ae:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    38b0:	7b53      	ldrb	r3, [r2, #13]
    38b2:	f043 0310 	orr.w	r3, r3, #16
    38b6:	7353      	strb	r3, [r2, #13]
    38b8:	4640      	mov	r0, r8
    38ba:	f7fd fc1f 	bl	10fc <arch_swap>

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    38be:	f000 ff41 	bl	4744 <sys_clock_tick_get_32>
    38c2:	1a20      	subs	r0, r4, r0
    38c4:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    38c8:	2801      	cmp	r0, #1
    38ca:	f173 0300 	sbcs.w	r3, r3, #0
    38ce:	dbd0      	blt.n	3872 <z_tick_sleep+0x12>
		return ticks;
	}
#endif

	return 0;
}
    38d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    38d4:	f06f 0401 	mvn.w	r4, #1
    38d8:	1a24      	subs	r4, r4, r0
    38da:	e7d3      	b.n	3884 <z_tick_sleep+0x24>
    38dc:	20000364 	.word	0x20000364
    38e0:	2000038c 	.word	0x2000038c
    38e4:	000045a9 	.word	0x000045a9

000038e8 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    38e8:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
    38ec:	bf08      	it	eq
    38ee:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    38f2:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    38f4:	d106      	bne.n	3904 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    38f6:	4b08      	ldr	r3, [pc, #32]	; (3918 <z_impl_k_sleep+0x30>)
    38f8:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    38fa:	f7ff ff05 	bl	3708 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    38fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    3902:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    3904:	f7ff ffac 	bl	3860 <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
    3908:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    390c:	fb80 0303 	smull	r0, r3, r0, r3
    3910:	0bc0      	lsrs	r0, r0, #15
    3912:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    3916:	e7f4      	b.n	3902 <z_impl_k_sleep+0x1a>
    3918:	20000364 	.word	0x20000364

0000391c <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    391c:	4b01      	ldr	r3, [pc, #4]	; (3924 <z_impl_z_current_get+0x8>)
    391e:	6898      	ldr	r0, [r3, #8]
    3920:	4770      	bx	lr
    3922:	bf00      	nop
    3924:	20000364 	.word	0x20000364

00003928 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    3928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    392c:	4604      	mov	r4, r0
    392e:	f04f 0320 	mov.w	r3, #32
    3932:	f3ef 8611 	mrs	r6, BASEPRI
    3936:	f383 8812 	msr	BASEPRI_MAX, r3
    393a:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
    393e:	7b03      	ldrb	r3, [r0, #12]
    3940:	07d9      	lsls	r1, r3, #31
    3942:	d50b      	bpl.n	395c <z_thread_abort+0x34>
	__asm__ volatile(
    3944:	f386 8811 	msr	BASEPRI, r6
    3948:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
    394c:	4040      	eors	r0, r0
    394e:	f380 8811 	msr	BASEPRI, r0
    3952:	f04f 0004 	mov.w	r0, #4
    3956:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    3958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    395c:	7b43      	ldrb	r3, [r0, #13]
    395e:	071a      	lsls	r2, r3, #28
    3960:	d504      	bpl.n	396c <z_thread_abort+0x44>
    3962:	f386 8811 	msr	BASEPRI, r6
    3966:	f3bf 8f6f 	isb	sy
    396a:	e7f5      	b.n	3958 <z_thread_abort+0x30>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    396c:	f023 0220 	bic.w	r2, r3, #32
    3970:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    3974:	09d2      	lsrs	r2, r2, #7
    3976:	d120      	bne.n	39ba <z_thread_abort+0x92>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    3978:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    397a:	68a3      	ldr	r3, [r4, #8]
    397c:	b113      	cbz	r3, 3984 <z_thread_abort+0x5c>
			unpend_thread_no_timeout(thread);
    397e:	4620      	mov	r0, r4
    3980:	f000 fe08 	bl	4594 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    3984:	f104 0018 	add.w	r0, r4, #24
    3988:	f000 fe9a 	bl	46c0 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    398c:	f104 0758 	add.w	r7, r4, #88	; 0x58
    3990:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    3994:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3996:	42bd      	cmp	r5, r7
    3998:	d000      	beq.n	399c <z_thread_abort+0x74>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    399a:	b9b5      	cbnz	r5, 39ca <z_thread_abort+0xa2>
		update_cache(1);
    399c:	2001      	movs	r0, #1
    399e:	f7ff fd35 	bl	340c <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    39a2:	4b10      	ldr	r3, [pc, #64]	; (39e4 <z_thread_abort+0xbc>)
    39a4:	689b      	ldr	r3, [r3, #8]
    39a6:	42a3      	cmp	r3, r4
    39a8:	d1db      	bne.n	3962 <z_thread_abort+0x3a>
    39aa:	f3ef 8305 	mrs	r3, IPSR
    39ae:	2b00      	cmp	r3, #0
    39b0:	d1d7      	bne.n	3962 <z_thread_abort+0x3a>
    39b2:	4630      	mov	r0, r6
    39b4:	f7fd fba2 	bl	10fc <arch_swap>
	return ret;
    39b8:	e7d3      	b.n	3962 <z_thread_abort+0x3a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    39ba:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    39be:	f043 0308 	orr.w	r3, r3, #8
    39c2:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    39c4:	f000 fdde 	bl	4584 <sys_dlist_remove>
}
    39c8:	e7d7      	b.n	397a <z_thread_abort+0x52>
		unpend_thread_no_timeout(thread);
    39ca:	4628      	mov	r0, r5
    39cc:	f000 fde2 	bl	4594 <unpend_thread_no_timeout>
    39d0:	f105 0018 	add.w	r0, r5, #24
    39d4:	f000 fe74 	bl	46c0 <z_abort_timeout>
    39d8:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    39dc:	4628      	mov	r0, r5
    39de:	f7ff fd6d 	bl	34bc <ready_thread>
    39e2:	e7d7      	b.n	3994 <z_thread_abort+0x6c>
    39e4:	20000364 	.word	0x20000364

000039e8 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    39e8:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    39ea:	4806      	ldr	r0, [pc, #24]	; (3a04 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    39ec:	4a06      	ldr	r2, [pc, #24]	; (3a08 <z_data_copy+0x20>)
    39ee:	4907      	ldr	r1, [pc, #28]	; (3a0c <z_data_copy+0x24>)
    39f0:	1a12      	subs	r2, r2, r0
    39f2:	f000 fdb8 	bl	4566 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    39f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    39fa:	4a05      	ldr	r2, [pc, #20]	; (3a10 <z_data_copy+0x28>)
    39fc:	4905      	ldr	r1, [pc, #20]	; (3a14 <z_data_copy+0x2c>)
    39fe:	4806      	ldr	r0, [pc, #24]	; (3a18 <z_data_copy+0x30>)
    3a00:	f000 bdb1 	b.w	4566 <z_early_memcpy>
    3a04:	20000000 	.word	0x20000000
    3a08:	200000ce 	.word	0x200000ce
    3a0c:	00004bb4 	.word	0x00004bb4
    3a10:	00000000 	.word	0x00000000
    3a14:	00004bb4 	.word	0x00004bb4
    3a18:	20000000 	.word	0x20000000

00003a1c <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    3a1c:	4b03      	ldr	r3, [pc, #12]	; (3a2c <elapsed+0x10>)
    3a1e:	681b      	ldr	r3, [r3, #0]
    3a20:	b90b      	cbnz	r3, 3a26 <elapsed+0xa>
    3a22:	f7fe bd79 	b.w	2518 <sys_clock_elapsed>
}
    3a26:	2000      	movs	r0, #0
    3a28:	4770      	bx	lr
    3a2a:	bf00      	nop
    3a2c:	20000398 	.word	0x20000398

00003a30 <next_timeout>:

static int32_t next_timeout(void)
{
    3a30:	b510      	push	{r4, lr}
	return list->head == list;
    3a32:	4b11      	ldr	r3, [pc, #68]	; (3a78 <next_timeout+0x48>)
    3a34:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3a36:	429c      	cmp	r4, r3
    3a38:	d10a      	bne.n	3a50 <next_timeout+0x20>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    3a3a:	f7ff ffef 	bl	3a1c <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
    3a3e:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    3a42:	4b0e      	ldr	r3, [pc, #56]	; (3a7c <next_timeout+0x4c>)
    3a44:	691b      	ldr	r3, [r3, #16]
    3a46:	b113      	cbz	r3, 3a4e <next_timeout+0x1e>
    3a48:	4298      	cmp	r0, r3
    3a4a:	bfa8      	it	ge
    3a4c:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    3a4e:	bd10      	pop	{r4, pc}
	int32_t ticks_elapsed = elapsed();
    3a50:	f7ff ffe4 	bl	3a1c <elapsed>
	if ((to == NULL) ||
    3a54:	2c00      	cmp	r4, #0
    3a56:	d0f2      	beq.n	3a3e <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    3a58:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    3a5c:	1a1b      	subs	r3, r3, r0
    3a5e:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
    3a62:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    3a66:	f172 0100 	sbcs.w	r1, r2, #0
    3a6a:	dae8      	bge.n	3a3e <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
    3a6c:	2a00      	cmp	r2, #0
    3a6e:	bfac      	ite	ge
    3a70:	4618      	movge	r0, r3
    3a72:	2000      	movlt	r0, #0
    3a74:	e7e5      	b.n	3a42 <next_timeout+0x12>
    3a76:	bf00      	nop
    3a78:	200000bc 	.word	0x200000bc
    3a7c:	20000364 	.word	0x20000364

00003a80 <remove_timeout>:
{
    3a80:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3a82:	b170      	cbz	r0, 3aa2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa>
	return (node == list->tail) ? NULL : node->next;
    3a84:	4b0b      	ldr	r3, [pc, #44]	; (3ab4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c>)
    3a86:	685b      	ldr	r3, [r3, #4]
    3a88:	4298      	cmp	r0, r3
    3a8a:	d00a      	beq.n	3aa2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa>
    3a8c:	6803      	ldr	r3, [r0, #0]
	if (next(t) != NULL) {
    3a8e:	b143      	cbz	r3, 3aa2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa>
		next(t)->dticks += t->dticks;
    3a90:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    3a94:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    3a98:	1912      	adds	r2, r2, r4
    3a9a:	eb41 0105 	adc.w	r1, r1, r5
    3a9e:	e9c3 2104 	strd	r2, r1, [r3, #16]
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    3aa2:	e9d0 3200 	ldrd	r3, r2, [r0]

	prev->next = next;
    3aa6:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    3aa8:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    3aaa:	2300      	movs	r3, #0
	node->prev = NULL;
    3aac:	e9c0 3300 	strd	r3, r3, [r0]
}
    3ab0:	bd30      	pop	{r4, r5, pc}
    3ab2:	bf00      	nop
    3ab4:	200000bc 	.word	0x200000bc

00003ab8 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3ab8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    3abc:	bf08      	it	eq
    3abe:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    3ac2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3ac4:	4604      	mov	r4, r0
    3ac6:	461d      	mov	r5, r3
    3ac8:	4616      	mov	r6, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3aca:	d061      	beq.n	3b90 <z_add_timeout+0xd8>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    3acc:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    3ace:	f04f 0320 	mov.w	r3, #32
    3ad2:	f3ef 8711 	mrs	r7, BASEPRI
    3ad6:	f383 8812 	msr	BASEPRI_MAX, r3
    3ada:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    3ade:	3201      	adds	r2, #1
    3ae0:	f175 33ff 	sbcs.w	r3, r5, #4294967295	; 0xffffffff
    3ae4:	da24      	bge.n	3b30 <z_add_timeout+0x78>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    3ae6:	4930      	ldr	r1, [pc, #192]	; (3ba8 <z_add_timeout+0xf0>)
    3ae8:	e9d1 2000 	ldrd	r2, r0, [r1]
    3aec:	f06f 0301 	mvn.w	r3, #1
    3af0:	1a9b      	subs	r3, r3, r2
    3af2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    3af6:	eb62 0000 	sbc.w	r0, r2, r0
    3afa:	1b9e      	subs	r6, r3, r6
    3afc:	eb60 0005 	sbc.w	r0, r0, r5

			to->dticks = MAX(1, ticks);
    3b00:	2e01      	cmp	r6, #1
    3b02:	f170 0300 	sbcs.w	r3, r0, #0
    3b06:	da01      	bge.n	3b0c <z_add_timeout+0x54>
    3b08:	2601      	movs	r6, #1
    3b0a:	2000      	movs	r0, #0
    3b0c:	e9c4 6004 	strd	r6, r0, [r4, #16]
	return list->head == list;
    3b10:	4e26      	ldr	r6, [pc, #152]	; (3bac <z_add_timeout+0xf4>)
    3b12:	f8d6 c000 	ldr.w	ip, [r6]
	return (node == list->tail) ? NULL : node->next;
    3b16:	6875      	ldr	r5, [r6, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3b18:	45b4      	cmp	ip, r6
    3b1a:	bf08      	it	eq
    3b1c:	f04f 0c00 	moveq.w	ip, #0
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
    3b20:	f1bc 0f00 	cmp.w	ip, #0
    3b24:	d10d      	bne.n	3b42 <z_add_timeout+0x8a>
	node->prev = tail;
    3b26:	e9c4 6500 	strd	r6, r5, [r4]
	tail->next = node;
    3b2a:	602c      	str	r4, [r5, #0]
	list->tail = node;
    3b2c:	6074      	str	r4, [r6, #4]
}
    3b2e:	e01c      	b.n	3b6a <z_add_timeout+0xb2>
			to->dticks = timeout.ticks + 1 + elapsed();
    3b30:	f7ff ff74 	bl	3a1c <elapsed>
    3b34:	3601      	adds	r6, #1
    3b36:	f145 0500 	adc.w	r5, r5, #0
    3b3a:	1836      	adds	r6, r6, r0
    3b3c:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
    3b40:	e7e4      	b.n	3b0c <z_add_timeout+0x54>
			if (t->dticks > to->dticks) {
    3b42:	e9dc 2004 	ldrd	r2, r0, [ip, #16]
    3b46:	e9d4 3104 	ldrd	r3, r1, [r4, #16]
    3b4a:	4293      	cmp	r3, r2
    3b4c:	eb71 0e00 	sbcs.w	lr, r1, r0
    3b50:	da1f      	bge.n	3b92 <z_add_timeout+0xda>
				t->dticks -= to->dticks;
    3b52:	1ad2      	subs	r2, r2, r3
	sys_dnode_t *const prev = successor->prev;
    3b54:	f8dc 3004 	ldr.w	r3, [ip, #4]
    3b58:	eb60 0001 	sbc.w	r0, r0, r1
    3b5c:	e9cc 2004 	strd	r2, r0, [ip, #16]
	node->next = successor;
    3b60:	e9c4 c300 	strd	ip, r3, [r4]
	prev->next = node;
    3b64:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    3b66:	f8cc 4004 	str.w	r4, [ip, #4]
	return list->head == list;
    3b6a:	6833      	ldr	r3, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3b6c:	42b3      	cmp	r3, r6
    3b6e:	d00b      	beq.n	3b88 <z_add_timeout+0xd0>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    3b70:	429c      	cmp	r4, r3
    3b72:	d109      	bne.n	3b88 <z_add_timeout+0xd0>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    3b74:	f7ff ff5c 	bl	3a30 <next_timeout>

			if (next_time == 0 ||
    3b78:	b118      	cbz	r0, 3b82 <z_add_timeout+0xca>
			    _current_cpu->slice_ticks != next_time) {
    3b7a:	4b0d      	ldr	r3, [pc, #52]	; (3bb0 <z_add_timeout+0xf8>)
			if (next_time == 0 ||
    3b7c:	691b      	ldr	r3, [r3, #16]
    3b7e:	4283      	cmp	r3, r0
    3b80:	d002      	beq.n	3b88 <z_add_timeout+0xd0>
				sys_clock_set_timeout(next_time, false);
    3b82:	2100      	movs	r1, #0
    3b84:	f7fe fc96 	bl	24b4 <sys_clock_set_timeout>
	__asm__ volatile(
    3b88:	f387 8811 	msr	BASEPRI, r7
    3b8c:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    3b90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			to->dticks -= t->dticks;
    3b92:	1a9b      	subs	r3, r3, r2
    3b94:	eb61 0100 	sbc.w	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    3b98:	45ac      	cmp	ip, r5
    3b9a:	e9c4 3104 	strd	r3, r1, [r4, #16]
    3b9e:	d0c2      	beq.n	3b26 <z_add_timeout+0x6e>
    3ba0:	f8dc c000 	ldr.w	ip, [ip]
    3ba4:	e7bc      	b.n	3b20 <z_add_timeout+0x68>
    3ba6:	bf00      	nop
    3ba8:	200001f0 	.word	0x200001f0
    3bac:	200000bc 	.word	0x200000bc
    3bb0:	20000364 	.word	0x20000364

00003bb4 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    3bb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    3bb8:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    3bba:	f7ff fd15 	bl	35e8 <z_time_slice>
	__asm__ volatile(
    3bbe:	f04f 0320 	mov.w	r3, #32
    3bc2:	f3ef 8611 	mrs	r6, BASEPRI
    3bc6:	f383 8812 	msr	BASEPRI_MAX, r3
    3bca:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    3bce:	4f23      	ldr	r7, [pc, #140]	; (3c5c <sys_clock_announce+0xa8>)
	return list->head == list;
    3bd0:	f8df 808c 	ldr.w	r8, [pc, #140]	; 3c60 <sys_clock_announce+0xac>
    3bd4:	f8d8 0000 	ldr.w	r0, [r8]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    3bd8:	4a22      	ldr	r2, [pc, #136]	; (3c64 <sys_clock_announce+0xb0>)
	announce_remaining = ticks;
    3bda:	603c      	str	r4, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3bdc:	4540      	cmp	r0, r8
		curr_tick += dt;
    3bde:	e9d2 3e00 	ldrd	r3, lr, [r2]
    3be2:	ea4f 71e4 	mov.w	r1, r4, asr #31
    3be6:	d00b      	beq.n	3c00 <sys_clock_announce+0x4c>
	while (first() != NULL && first()->dticks <= announce_remaining) {
    3be8:	b150      	cbz	r0, 3c00 <sys_clock_announce+0x4c>
    3bea:	e9d0 5c04 	ldrd	r5, ip, [r0, #16]
    3bee:	42ac      	cmp	r4, r5
    3bf0:	eb71 090c 	sbcs.w	r9, r1, ip
    3bf4:	da16      	bge.n	3c24 <sys_clock_announce+0x70>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    3bf6:	1b2d      	subs	r5, r5, r4
    3bf8:	eb6c 0c01 	sbc.w	ip, ip, r1
    3bfc:	e9c0 5c04 	strd	r5, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
    3c00:	18e3      	adds	r3, r4, r3
    3c02:	eb4e 0101 	adc.w	r1, lr, r1
	announce_remaining = 0;
    3c06:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    3c08:	e9c2 3100 	strd	r3, r1, [r2]
	announce_remaining = 0;
    3c0c:	603c      	str	r4, [r7, #0]

	sys_clock_set_timeout(next_timeout(), false);
    3c0e:	f7ff ff0f 	bl	3a30 <next_timeout>
    3c12:	4621      	mov	r1, r4
    3c14:	f7fe fc4e 	bl	24b4 <sys_clock_set_timeout>
	__asm__ volatile(
    3c18:	f386 8811 	msr	BASEPRI, r6
    3c1c:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    3c20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
    3c24:	18eb      	adds	r3, r5, r3
    3c26:	eb4e 71e5 	adc.w	r1, lr, r5, asr #31
    3c2a:	e9c2 3100 	strd	r3, r1, [r2]
		t->dticks = 0;
    3c2e:	2200      	movs	r2, #0
    3c30:	2300      	movs	r3, #0
    3c32:	e9c0 2304 	strd	r2, r3, [r0, #16]
		remove_timeout(t);
    3c36:	f7ff ff23 	bl	3a80 <remove_timeout>
    3c3a:	f386 8811 	msr	BASEPRI, r6
    3c3e:	f3bf 8f6f 	isb	sy
		t->fn(t);
    3c42:	6883      	ldr	r3, [r0, #8]
    3c44:	4798      	blx	r3
	__asm__ volatile(
    3c46:	f04f 0320 	mov.w	r3, #32
    3c4a:	f3ef 8611 	mrs	r6, BASEPRI
    3c4e:	f383 8812 	msr	BASEPRI_MAX, r3
    3c52:	f3bf 8f6f 	isb	sy
		announce_remaining -= dt;
    3c56:	683c      	ldr	r4, [r7, #0]
    3c58:	1b64      	subs	r4, r4, r5
    3c5a:	e7bb      	b.n	3bd4 <sys_clock_announce+0x20>
    3c5c:	20000398 	.word	0x20000398
    3c60:	200000bc 	.word	0x200000bc
    3c64:	200001f0 	.word	0x200001f0

00003c68 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    3c68:	b510      	push	{r4, lr}
    3c6a:	f04f 0320 	mov.w	r3, #32
    3c6e:	f3ef 8411 	mrs	r4, BASEPRI
    3c72:	f383 8812 	msr	BASEPRI_MAX, r3
    3c76:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + elapsed();
    3c7a:	f7ff fecf 	bl	3a1c <elapsed>
    3c7e:	4a06      	ldr	r2, [pc, #24]	; (3c98 <sys_clock_tick_get+0x30>)
    3c80:	4603      	mov	r3, r0
    3c82:	e9d2 0100 	ldrd	r0, r1, [r2]
    3c86:	1818      	adds	r0, r3, r0
    3c88:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
	__asm__ volatile(
    3c8c:	f384 8811 	msr	BASEPRI, r4
    3c90:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    3c94:	bd10      	pop	{r4, pc}
    3c96:	bf00      	nop
    3c98:	200001f0 	.word	0x200001f0

00003c9c <boot_banner>:
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
    3c9c:	4801      	ldr	r0, [pc, #4]	; (3ca4 <boot_banner+0x8>)
    3c9e:	f000 b805 	b.w	3cac <printk>
    3ca2:	bf00      	nop
    3ca4:	00004b85 	.word	0x00004b85

00003ca8 <arch_printk_char_out>:
}
    3ca8:	2000      	movs	r0, #0
    3caa:	4770      	bx	lr

00003cac <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    3cac:	b40f      	push	{r0, r1, r2, r3}
    3cae:	b507      	push	{r0, r1, r2, lr}
    3cb0:	a904      	add	r1, sp, #16
    3cb2:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    3cb6:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    3cb8:	f7fc fba6 	bl	408 <vprintk>

	va_end(ap);
}
    3cbc:	b003      	add	sp, #12
    3cbe:	f85d eb04 	ldr.w	lr, [sp], #4
    3cc2:	b004      	add	sp, #16
    3cc4:	4770      	bx	lr

00003cc6 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    3cc6:	4604      	mov	r4, r0
    3cc8:	b508      	push	{r3, lr}
    3cca:	4608      	mov	r0, r1
    3ccc:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    3cce:	461a      	mov	r2, r3
    3cd0:	47a0      	blx	r4
	return z_impl_z_current_get();
    3cd2:	f7ff fe23 	bl	391c <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    3cd6:	f7fd fc5b 	bl	1590 <z_impl_k_thread_abort>

00003cda <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    3cda:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    3cdc:	f013 0307 	ands.w	r3, r3, #7
    3ce0:	d105      	bne.n	3cee <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    3ce2:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    3ce4:	2b00      	cmp	r3, #0
    3ce6:	bf0c      	ite	eq
    3ce8:	2000      	moveq	r0, #0
    3cea:	2003      	movne	r0, #3
    3cec:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    3cee:	2b02      	cmp	r3, #2
    3cf0:	d105      	bne.n	3cfe <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    3cf2:	8b40      	ldrh	r0, [r0, #26]
    3cf4:	fab0 f080 	clz	r0, r0
    3cf8:	0940      	lsrs	r0, r0, #5
    3cfa:	0080      	lsls	r0, r0, #2
    3cfc:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    3cfe:	2b01      	cmp	r3, #1
    3d00:	d105      	bne.n	3d0e <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    3d02:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    3d04:	2b00      	cmp	r3, #0
    3d06:	bf0c      	ite	eq
    3d08:	2000      	moveq	r0, #0
    3d0a:	2005      	movne	r0, #5
    3d0c:	4770      	bx	lr
	int evt = EVT_NOP;
    3d0e:	2000      	movs	r0, #0
}
    3d10:	4770      	bx	lr

00003d12 <validate_args>:
{
    3d12:	b510      	push	{r4, lr}
    3d14:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    3d16:	b100      	cbz	r0, 3d1a <validate_args+0x8>
    3d18:	b911      	cbnz	r1, 3d20 <validate_args+0xe>
		return -EINVAL;
    3d1a:	f06f 0015 	mvn.w	r0, #21
}
    3d1e:	bd10      	pop	{r4, pc}
	int rv = sys_notify_validate(&cli->notify);
    3d20:	1d08      	adds	r0, r1, #4
    3d22:	f000 f895 	bl	3e50 <sys_notify_validate>
	if ((rv == 0)
    3d26:	2800      	cmp	r0, #0
    3d28:	d1f9      	bne.n	3d1e <validate_args+0xc>
	    && ((cli->notify.flags
    3d2a:	68a3      	ldr	r3, [r4, #8]
    3d2c:	2b03      	cmp	r3, #3
    3d2e:	d9f6      	bls.n	3d1e <validate_args+0xc>
    3d30:	e7f3      	b.n	3d1a <validate_args+0x8>

00003d32 <notify_one>:
{
    3d32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3d36:	460d      	mov	r5, r1
    3d38:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    3d3a:	4619      	mov	r1, r3
    3d3c:	1d28      	adds	r0, r5, #4
{
    3d3e:	4690      	mov	r8, r2
    3d40:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    3d42:	f000 f896 	bl	3e72 <sys_notify_finalize>
	if (cb) {
    3d46:	4604      	mov	r4, r0
    3d48:	b138      	cbz	r0, 3d5a <notify_one+0x28>
		cb(mgr, cli, state, res);
    3d4a:	4633      	mov	r3, r6
    3d4c:	4642      	mov	r2, r8
    3d4e:	4629      	mov	r1, r5
    3d50:	4638      	mov	r0, r7
    3d52:	46a4      	mov	ip, r4
}
    3d54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    3d58:	4760      	bx	ip
}
    3d5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00003d5e <transition_complete>:
{
    3d5e:	b410      	push	{r4}
	__asm__ volatile(
    3d60:	f04f 0420 	mov.w	r4, #32
    3d64:	f3ef 8211 	mrs	r2, BASEPRI
    3d68:	f384 8812 	msr	BASEPRI_MAX, r4
    3d6c:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    3d70:	6141      	str	r1, [r0, #20]
}
    3d72:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    3d74:	2101      	movs	r1, #1
    3d76:	f7fc bb55 	b.w	424 <process_event>

00003d7a <onoff_manager_init>:
{
    3d7a:	b538      	push	{r3, r4, r5, lr}
    3d7c:	460c      	mov	r4, r1
	if ((mgr == NULL)
    3d7e:	4605      	mov	r5, r0
    3d80:	b158      	cbz	r0, 3d9a <onoff_manager_init+0x20>
	    || (transitions == NULL)
    3d82:	b151      	cbz	r1, 3d9a <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    3d84:	680b      	ldr	r3, [r1, #0]
    3d86:	b143      	cbz	r3, 3d9a <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    3d88:	684b      	ldr	r3, [r1, #4]
    3d8a:	b133      	cbz	r3, 3d9a <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    3d8c:	221c      	movs	r2, #28
    3d8e:	2100      	movs	r1, #0
    3d90:	f000 f910 	bl	3fb4 <memset>
    3d94:	612c      	str	r4, [r5, #16]
	return 0;
    3d96:	2000      	movs	r0, #0
}
    3d98:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    3d9a:	f06f 0015 	mvn.w	r0, #21
    3d9e:	e7fb      	b.n	3d98 <onoff_manager_init+0x1e>

00003da0 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    3da0:	b570      	push	{r4, r5, r6, lr}
    3da2:	4605      	mov	r5, r0
    3da4:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    3da6:	f7ff ffb4 	bl	3d12 <validate_args>

	if (rv < 0) {
    3daa:	1e04      	subs	r4, r0, #0
    3dac:	db15      	blt.n	3dda <onoff_request+0x3a>
    3dae:	f04f 0320 	mov.w	r3, #32
    3db2:	f3ef 8211 	mrs	r2, BASEPRI
    3db6:	f383 8812 	msr	BASEPRI_MAX, r3
    3dba:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    3dbe:	8b6b      	ldrh	r3, [r5, #26]
    3dc0:	8b2c      	ldrh	r4, [r5, #24]
    3dc2:	f64f 71ff 	movw	r1, #65535	; 0xffff
    3dc6:	428b      	cmp	r3, r1
    3dc8:	f004 0407 	and.w	r4, r4, #7
    3dcc:	d107      	bne.n	3dde <onoff_request+0x3e>
	__asm__ volatile(
    3dce:	f382 8811 	msr	BASEPRI, r2
    3dd2:	f3bf 8f6f 	isb	sy
		rv = -EAGAIN;
    3dd6:	f06f 040a 	mvn.w	r4, #10
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    3dda:	4620      	mov	r0, r4
    3ddc:	bd70      	pop	{r4, r5, r6, pc}
	if (state == ONOFF_STATE_ON) {
    3dde:	2c02      	cmp	r4, #2
    3de0:	d10c      	bne.n	3dfc <onoff_request+0x5c>
		mgr->refs += 1U;
    3de2:	3301      	adds	r3, #1
    3de4:	836b      	strh	r3, [r5, #26]
    3de6:	f382 8811 	msr	BASEPRI, r2
    3dea:	f3bf 8f6f 	isb	sy
			notify_one(mgr, cli, state, 0);
    3dee:	2300      	movs	r3, #0
    3df0:	4622      	mov	r2, r4
    3df2:	4631      	mov	r1, r6
    3df4:	4628      	mov	r0, r5
    3df6:	f7ff ff9c 	bl	3d32 <notify_one>
    3dfa:	e7ee      	b.n	3dda <onoff_request+0x3a>
	} else if ((state == ONOFF_STATE_OFF)
    3dfc:	2c06      	cmp	r4, #6
    3dfe:	d814      	bhi.n	3e2a <onoff_request+0x8a>
    3e00:	e8df f004 	tbb	[pc, r4]
    3e04:	13131304 	.word	0x13131304
    3e08:	1a04      	.short	0x1a04
    3e0a:	04          	.byte	0x04
    3e0b:	00          	.byte	0x00
	parent->next = child;
    3e0c:	2300      	movs	r3, #0
    3e0e:	6033      	str	r3, [r6, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    3e10:	686b      	ldr	r3, [r5, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    3e12:	b93b      	cbnz	r3, 3e24 <onoff_request+0x84>
	list->head = node;
    3e14:	e9c5 6600 	strd	r6, r6, [r5]
	if (start) {
    3e18:	b9ac      	cbnz	r4, 3e46 <onoff_request+0xa6>
		process_event(mgr, EVT_RECHECK, key);
    3e1a:	2102      	movs	r1, #2
    3e1c:	4628      	mov	r0, r5
    3e1e:	f7fc fb01 	bl	424 <process_event>
    3e22:	e7da      	b.n	3dda <onoff_request+0x3a>
	parent->next = child;
    3e24:	601e      	str	r6, [r3, #0]
	list->tail = node;
    3e26:	606e      	str	r6, [r5, #4]
}
    3e28:	e7f6      	b.n	3e18 <onoff_request+0x78>
    3e2a:	f382 8811 	msr	BASEPRI, r2
    3e2e:	f3bf 8f6f 	isb	sy
		rv = -EIO;
    3e32:	f06f 0404 	mvn.w	r4, #4
    3e36:	e7d0      	b.n	3dda <onoff_request+0x3a>
    3e38:	f382 8811 	msr	BASEPRI, r2
    3e3c:	f3bf 8f6f 	isb	sy
    3e40:	f06f 0485 	mvn.w	r4, #133	; 0x85
    3e44:	e7c9      	b.n	3dda <onoff_request+0x3a>
    3e46:	f382 8811 	msr	BASEPRI, r2
    3e4a:	f3bf 8f6f 	isb	sy
		if (notify) {
    3e4e:	e7c4      	b.n	3dda <onoff_request+0x3a>

00003e50 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    3e50:	4603      	mov	r3, r0
    3e52:	b158      	cbz	r0, 3e6c <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    3e54:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    3e56:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    3e5a:	2a01      	cmp	r2, #1
    3e5c:	d003      	beq.n	3e66 <sys_notify_validate+0x16>
    3e5e:	2a03      	cmp	r2, #3
    3e60:	d104      	bne.n	3e6c <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    3e62:	6802      	ldr	r2, [r0, #0]
    3e64:	b112      	cbz	r2, 3e6c <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    3e66:	2000      	movs	r0, #0
    3e68:	6098      	str	r0, [r3, #8]
    3e6a:	4770      	bx	lr
    3e6c:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    3e70:	4770      	bx	lr

00003e72 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    3e72:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    3e74:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    3e76:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    3e7a:	2a03      	cmp	r2, #3
    3e7c:	f04f 0200 	mov.w	r2, #0
{
    3e80:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    3e82:	bf0c      	ite	eq
    3e84:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    3e86:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    3e88:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    3e8a:	4770      	bx	lr

00003e8c <encode_uint>:
{
    3e8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3e90:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    3e92:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    3e94:	2b6f      	cmp	r3, #111	; 0x6f
{
    3e96:	4680      	mov	r8, r0
    3e98:	460f      	mov	r7, r1
    3e9a:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    3e9c:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    3ea0:	d029      	beq.n	3ef6 <encode_uint+0x6a>
    3ea2:	d824      	bhi.n	3eee <encode_uint+0x62>
		return 10;
    3ea4:	2b58      	cmp	r3, #88	; 0x58
    3ea6:	bf0c      	ite	eq
    3ea8:	2610      	moveq	r6, #16
    3eaa:	260a      	movne	r6, #10
	char *bp = bps + (bpe - bps);
    3eac:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    3eb0:	4632      	mov	r2, r6
    3eb2:	2300      	movs	r3, #0
    3eb4:	4640      	mov	r0, r8
    3eb6:	4639      	mov	r1, r7
    3eb8:	f7fc f922 	bl	100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3ebc:	2a09      	cmp	r2, #9
    3ebe:	b2d4      	uxtb	r4, r2
    3ec0:	d81e      	bhi.n	3f00 <encode_uint+0x74>
    3ec2:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    3ec4:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3ec6:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    3ec8:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3ecc:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    3ed0:	d301      	bcc.n	3ed6 <encode_uint+0x4a>
    3ed2:	45d1      	cmp	r9, sl
    3ed4:	d811      	bhi.n	3efa <encode_uint+0x6e>
	if (conv->flag_hash) {
    3ed6:	782b      	ldrb	r3, [r5, #0]
    3ed8:	069b      	lsls	r3, r3, #26
    3eda:	d505      	bpl.n	3ee8 <encode_uint+0x5c>
		if (radix == 8) {
    3edc:	2e08      	cmp	r6, #8
    3ede:	d115      	bne.n	3f0c <encode_uint+0x80>
			conv->altform_0 = true;
    3ee0:	78ab      	ldrb	r3, [r5, #2]
    3ee2:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    3ee6:	70ab      	strb	r3, [r5, #2]
}
    3ee8:	4648      	mov	r0, r9
    3eea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    3eee:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 10;
    3ef2:	2b70      	cmp	r3, #112	; 0x70
    3ef4:	e7d7      	b.n	3ea6 <encode_uint+0x1a>
	switch (specifier) {
    3ef6:	2608      	movs	r6, #8
    3ef8:	e7d8      	b.n	3eac <encode_uint+0x20>
		value /= radix;
    3efa:	4680      	mov	r8, r0
    3efc:	460f      	mov	r7, r1
    3efe:	e7d7      	b.n	3eb0 <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3f00:	f1bb 0f19 	cmp.w	fp, #25
    3f04:	bf94      	ite	ls
    3f06:	3437      	addls	r4, #55	; 0x37
    3f08:	3457      	addhi	r4, #87	; 0x57
    3f0a:	e7db      	b.n	3ec4 <encode_uint+0x38>
		} else if (radix == 16) {
    3f0c:	2e10      	cmp	r6, #16
    3f0e:	d1eb      	bne.n	3ee8 <encode_uint+0x5c>
			conv->altform_0c = true;
    3f10:	78ab      	ldrb	r3, [r5, #2]
    3f12:	f043 0310 	orr.w	r3, r3, #16
    3f16:	e7e6      	b.n	3ee6 <encode_uint+0x5a>

00003f18 <outs>:
{
    3f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3f1c:	4607      	mov	r7, r0
    3f1e:	4688      	mov	r8, r1
    3f20:	4615      	mov	r5, r2
    3f22:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    3f24:	4614      	mov	r4, r2
    3f26:	42b4      	cmp	r4, r6
    3f28:	d305      	bcc.n	3f36 <outs+0x1e>
    3f2a:	b10e      	cbz	r6, 3f30 <outs+0x18>
	return (int)count;
    3f2c:	1b60      	subs	r0, r4, r5
    3f2e:	e008      	b.n	3f42 <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    3f30:	7823      	ldrb	r3, [r4, #0]
    3f32:	2b00      	cmp	r3, #0
    3f34:	d0fa      	beq.n	3f2c <outs+0x14>
		int rc = out((int)*sp++, ctx);
    3f36:	f814 0b01 	ldrb.w	r0, [r4], #1
    3f3a:	4641      	mov	r1, r8
    3f3c:	47b8      	blx	r7
		if (rc < 0) {
    3f3e:	2800      	cmp	r0, #0
    3f40:	daf1      	bge.n	3f26 <outs+0xe>
}
    3f42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00003f46 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    3f46:	4770      	bx	lr

00003f48 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    3f48:	f000 baf0 	b.w	452c <z_fatal_error>

00003f4c <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
    3f4c:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    3f4e:	6800      	ldr	r0, [r0, #0]
    3f50:	f000 baec 	b.w	452c <z_fatal_error>

00003f54 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    3f54:	2100      	movs	r1, #0
    3f56:	2001      	movs	r0, #1
    3f58:	f7ff bff6 	b.w	3f48 <z_arm_fatal_error>

00003f5c <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    3f5c:	b508      	push	{r3, lr}
	handler();
    3f5e:	f7fd f8ad 	bl	10bc <z_SysNmiOnReset>
	z_arm_int_exit();
}
    3f62:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    3f66:	f7fd b985 	b.w	1274 <z_arm_exc_exit>

00003f6a <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    3f6a:	3901      	subs	r1, #1
    3f6c:	4603      	mov	r3, r0
    3f6e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    3f72:	b90a      	cbnz	r2, 3f78 <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    3f74:	701a      	strb	r2, [r3, #0]

	return dest;
}
    3f76:	4770      	bx	lr
		*d = *s;
    3f78:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    3f7c:	e7f7      	b.n	3f6e <strcpy+0x4>

00003f7e <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    3f7e:	4603      	mov	r3, r0
	size_t n = 0;
    3f80:	2000      	movs	r0, #0

	while (*s != '\0') {
    3f82:	5c1a      	ldrb	r2, [r3, r0]
    3f84:	b902      	cbnz	r2, 3f88 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    3f86:	4770      	bx	lr
		n++;
    3f88:	3001      	adds	r0, #1
    3f8a:	e7fa      	b.n	3f82 <strlen+0x4>

00003f8c <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    3f8c:	4603      	mov	r3, r0
	size_t n = 0;
    3f8e:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    3f90:	5c1a      	ldrb	r2, [r3, r0]
    3f92:	b10a      	cbz	r2, 3f98 <strnlen+0xc>
    3f94:	4288      	cmp	r0, r1
    3f96:	d100      	bne.n	3f9a <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    3f98:	4770      	bx	lr
		n++;
    3f9a:	3001      	adds	r0, #1
    3f9c:	e7f8      	b.n	3f90 <strnlen+0x4>

00003f9e <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    3f9e:	b510      	push	{r4, lr}
    3fa0:	1e43      	subs	r3, r0, #1
    3fa2:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    3fa4:	4291      	cmp	r1, r2
    3fa6:	d100      	bne.n	3faa <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    3fa8:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    3faa:	f811 4b01 	ldrb.w	r4, [r1], #1
    3fae:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    3fb2:	e7f7      	b.n	3fa4 <memcpy+0x6>

00003fb4 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    3fb4:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    3fb6:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    3fb8:	4603      	mov	r3, r0
	while (n > 0) {
    3fba:	4293      	cmp	r3, r2
    3fbc:	d100      	bne.n	3fc0 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    3fbe:	4770      	bx	lr
		*(d_byte++) = c_byte;
    3fc0:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    3fc4:	e7f9      	b.n	3fba <memset+0x6>

00003fc6 <_stdout_hook_default>:
}
    3fc6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    3fca:	4770      	bx	lr

00003fcc <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    3fcc:	2806      	cmp	r0, #6
    3fce:	d108      	bne.n	3fe2 <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    3fd0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3fd4:	2201      	movs	r2, #1
    3fd6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    3fda:	f3bf 8f4f 	dsb	sy
        __WFE();
    3fde:	bf20      	wfe
    while (true)
    3fe0:	e7fd      	b.n	3fde <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    3fe2:	4770      	bx	lr

00003fe4 <pm_state_exit_post_ops>:
    3fe4:	2300      	movs	r3, #0
    3fe6:	f383 8811 	msr	BASEPRI, r3
    3fea:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    3fee:	4770      	bx	lr

00003ff0 <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    3ff0:	6903      	ldr	r3, [r0, #16]
    3ff2:	b2c9      	uxtb	r1, r1
    3ff4:	220c      	movs	r2, #12
    3ff6:	fb01 3302 	mla	r3, r1, r2, r3
    3ffa:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    3ffc:	f000 0007 	and.w	r0, r0, #7
    4000:	4770      	bx	lr

00004002 <set_on_state>:
	__asm__ volatile(
    4002:	f04f 0320 	mov.w	r3, #32
    4006:	f3ef 8211 	mrs	r2, BASEPRI
    400a:	f383 8812 	msr	BASEPRI_MAX, r3
    400e:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    4012:	6803      	ldr	r3, [r0, #0]
    4014:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    4018:	f043 0302 	orr.w	r3, r3, #2
    401c:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    401e:	f382 8811 	msr	BASEPRI, r2
    4022:	f3bf 8f6f 	isb	sy
}
    4026:	4770      	bx	lr

00004028 <stop>:
{
    4028:	b570      	push	{r4, r5, r6, lr}
    402a:	b2c9      	uxtb	r1, r1
	struct nrf_clock_control_data *data = dev->data;
    402c:	6903      	ldr	r3, [r0, #16]
	__asm__ volatile(
    402e:	f04f 0420 	mov.w	r4, #32
    4032:	f3ef 8511 	mrs	r5, BASEPRI
    4036:	f384 8812 	msr	BASEPRI_MAX, r4
    403a:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    403e:	260c      	movs	r6, #12
    4040:	fb06 3401 	mla	r4, r6, r1, r3
    4044:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    4046:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    404a:	d008      	beq.n	405e <stop+0x36>
    404c:	42a2      	cmp	r2, r4
    404e:	d006      	beq.n	405e <stop+0x36>
	__asm__ volatile(
    4050:	f385 8811 	msr	BASEPRI, r5
    4054:	f3bf 8f6f 	isb	sy
		err = -EPERM;
    4058:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    405c:	bd70      	pop	{r4, r5, r6, pc}
		*flags = CLOCK_CONTROL_STATUS_OFF;
    405e:	fb06 3301 	mla	r3, r6, r1, r3
    4062:	2201      	movs	r2, #1
    4064:	641a      	str	r2, [r3, #64]	; 0x40
    4066:	f385 8811 	msr	BASEPRI, r5
    406a:	f3bf 8f6f 	isb	sy
	get_sub_config(dev, type)->stop();
    406e:	6843      	ldr	r3, [r0, #4]
    4070:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    4074:	685b      	ldr	r3, [r3, #4]
    4076:	4798      	blx	r3
	return 0;
    4078:	2000      	movs	r0, #0
    407a:	e7ef      	b.n	405c <stop+0x34>

0000407c <api_stop>:
	return stop(dev, subsys, CTX_API);
    407c:	2280      	movs	r2, #128	; 0x80
    407e:	f7ff bfd3 	b.w	4028 <stop>

00004082 <async_start>:
{
    4082:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4084:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    4086:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
    4088:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    408a:	f04f 0520 	mov.w	r5, #32
    408e:	f3ef 8611 	mrs	r6, BASEPRI
    4092:	f385 8812 	msr	BASEPRI_MAX, r5
    4096:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    409a:	250c      	movs	r5, #12
    409c:	fb05 4401 	mla	r4, r5, r1, r4
    40a0:	6c25      	ldr	r5, [r4, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    40a2:	f005 0c07 	and.w	ip, r5, #7
    40a6:	f1bc 0f01 	cmp.w	ip, #1
    40aa:	d10c      	bne.n	40c6 <async_start+0x44>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    40ac:	6427      	str	r7, [r4, #64]	; 0x40
	__asm__ volatile(
    40ae:	f386 8811 	msr	BASEPRI, r6
    40b2:	f3bf 8f6f 	isb	sy
	subdata->user_data = user_data;
    40b6:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    40ba:	6843      	ldr	r3, [r0, #4]
    40bc:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
    40c0:	4798      	blx	r3
	return 0;
    40c2:	2000      	movs	r0, #0
}
    40c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    40c6:	f005 05c0 	and.w	r5, r5, #192	; 0xc0
	} else if (current_ctx != ctx) {
    40ca:	42af      	cmp	r7, r5
    40cc:	f386 8811 	msr	BASEPRI, r6
    40d0:	f3bf 8f6f 	isb	sy
		err = -EALREADY;
    40d4:	bf0c      	ite	eq
    40d6:	f06f 0077 	mvneq.w	r0, #119	; 0x77
		err = -EPERM;
    40da:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    40de:	e7f1      	b.n	40c4 <async_start+0x42>

000040e0 <api_start>:
{
    40e0:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    40e2:	2480      	movs	r4, #128	; 0x80
    40e4:	9400      	str	r4, [sp, #0]
    40e6:	f7ff ffcc 	bl	4082 <async_start>
}
    40ea:	b002      	add	sp, #8
    40ec:	bd10      	pop	{r4, pc}

000040ee <onoff_started_callback>:
{
    40ee:	b410      	push	{r4}
	return &data->mgr[type];
    40f0:	6900      	ldr	r0, [r0, #16]
    40f2:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    40f4:	241c      	movs	r4, #28
    40f6:	fb03 0004 	mla	r0, r3, r4, r0
    40fa:	2100      	movs	r1, #0
}
    40fc:	bc10      	pop	{r4}
	notify(mgr, 0);
    40fe:	4710      	bx	r2

00004100 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    4100:	2000      	movs	r0, #0
    4102:	f000 b96a 	b.w	43da <nrfx_clock_start>

00004106 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    4106:	2000      	movs	r0, #0
    4108:	f000 b9a3 	b.w	4452 <nrfx_clock_stop>

0000410c <blocking_start_callback>:
{
    410c:	4610      	mov	r0, r2
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    410e:	f7ff b921 	b.w	3354 <z_impl_k_sem_give>

00004112 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4112:	6843      	ldr	r3, [r0, #4]
    4114:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    4116:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    411a:	600b      	str	r3, [r1, #0]
}
    411c:	2000      	movs	r0, #0
    411e:	4770      	bx	lr

00004120 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4120:	6843      	ldr	r3, [r0, #4]
    4122:	685b      	ldr	r3, [r3, #4]
	const uint32_t set_mask = value & mask;
    4124:	ea02 0001 	and.w	r0, r2, r1
	const uint32_t clear_mask = (~set_mask) & mask;
    4128:	ea21 0102 	bic.w	r1, r1, r2
    p_reg->OUTSET = set_mask;
    412c:	f8c3 0508 	str.w	r0, [r3, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    4130:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
    4134:	2000      	movs	r0, #0
    4136:	4770      	bx	lr

00004138 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4138:	6843      	ldr	r3, [r0, #4]
    413a:	685b      	ldr	r3, [r3, #4]
}
    413c:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    413e:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    4142:	4770      	bx	lr

00004144 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4144:	6843      	ldr	r3, [r0, #4]
    4146:	685b      	ldr	r3, [r3, #4]
}
    4148:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    414a:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    414e:	4770      	bx	lr

00004150 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4150:	6843      	ldr	r3, [r0, #4]
    4152:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    4154:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	const uint32_t set_mask = value & mask;
    4158:	ea21 0003 	bic.w	r0, r1, r3
	const uint32_t clear_mask = (~value) & mask;
    415c:	400b      	ands	r3, r1
    p_reg->OUTSET = set_mask;
    415e:	f8c2 0508 	str.w	r0, [r2, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    4162:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
}
    4166:	2000      	movs	r0, #0
    4168:	4770      	bx	lr

0000416a <gpio_nrfx_manage_callback>:
{
    416a:	b510      	push	{r4, lr}
	return port->data;
    416c:	6903      	ldr	r3, [r0, #16]
	return list->head;
    416e:	6858      	ldr	r0, [r3, #4]
	if (!sys_slist_is_empty(callbacks)) {
    4170:	b1f8      	cbz	r0, 41b2 <gpio_nrfx_manage_callback+0x48>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4172:	4288      	cmp	r0, r1
    4174:	d119      	bne.n	41aa <gpio_nrfx_manage_callback+0x40>
Z_GENLIST_REMOVE(slist, snode)
    4176:	689c      	ldr	r4, [r3, #8]
	return node->next;
    4178:	6808      	ldr	r0, [r1, #0]
	list->head = node;
    417a:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    417c:	42a1      	cmp	r1, r4
    417e:	d100      	bne.n	4182 <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    4180:	6098      	str	r0, [r3, #8]
	parent->next = child;
    4182:	2000      	movs	r0, #0
    4184:	6008      	str	r0, [r1, #0]
	if (set) {
    4186:	b12a      	cbz	r2, 4194 <gpio_nrfx_manage_callback+0x2a>
	return list->head;
    4188:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
    418a:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    418c:	689a      	ldr	r2, [r3, #8]
	list->head = node;
    418e:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    4190:	b902      	cbnz	r2, 4194 <gpio_nrfx_manage_callback+0x2a>
	list->tail = node;
    4192:	6099      	str	r1, [r3, #8]
	return 0;
    4194:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    4196:	e010      	b.n	41ba <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4198:	4281      	cmp	r1, r0
    419a:	d106      	bne.n	41aa <gpio_nrfx_manage_callback+0x40>
	return node->next;
    419c:	6808      	ldr	r0, [r1, #0]
	parent->next = child;
    419e:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    41a0:	6898      	ldr	r0, [r3, #8]
    41a2:	4281      	cmp	r1, r0
    41a4:	d1ed      	bne.n	4182 <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    41a6:	609c      	str	r4, [r3, #8]
}
    41a8:	e7eb      	b.n	4182 <gpio_nrfx_manage_callback+0x18>
	return node->next;
    41aa:	4604      	mov	r4, r0
    41ac:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    41ae:	2800      	cmp	r0, #0
    41b0:	d1f2      	bne.n	4198 <gpio_nrfx_manage_callback+0x2e>
			if (!set) {
    41b2:	2a00      	cmp	r2, #0
    41b4:	d1e8      	bne.n	4188 <gpio_nrfx_manage_callback+0x1e>
				return -EINVAL;
    41b6:	f06f 0015 	mvn.w	r0, #21
}
    41ba:	bd10      	pop	{r4, pc}

000041bc <uarte_nrfx_config_get>:
	struct uarte_nrfx_data *data = dev->data;
    41bc:	6902      	ldr	r2, [r0, #16]
{
    41be:	460b      	mov	r3, r1
	*cfg = data->uart_config;
    41c0:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    41c4:	e883 0003 	stmia.w	r3, {r0, r1}
}
    41c8:	2000      	movs	r0, #0
    41ca:	4770      	bx	lr

000041cc <uarte_nrfx_err_check>:
	return config->uarte_regs;
    41cc:	6843      	ldr	r3, [r0, #4]
    41ce:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    41d0:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    41d4:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    41d8:	4770      	bx	lr

000041da <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    41da:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = dev->data;
    41dc:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    41de:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    41e0:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    41e4:	b150      	cbz	r0, 41fc <uarte_nrfx_poll_in+0x22>
	*c = *data->rx_data;
    41e6:	6952      	ldr	r2, [r2, #20]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    41e8:	2000      	movs	r0, #0
    41ea:	7812      	ldrb	r2, [r2, #0]
    41ec:	700a      	strb	r2, [r1, #0]
    41ee:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    41f2:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    41f6:	2201      	movs	r2, #1
    41f8:	601a      	str	r2, [r3, #0]
	return 0;
    41fa:	4770      	bx	lr
		return -1;
    41fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    4200:	4770      	bx	lr

00004202 <is_tx_ready.isra.0>:
	return config->uarte_regs;
    4202:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
    4204:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4206:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    420a:	b940      	cbnz	r0, 421e <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    420c:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    420e:	079b      	lsls	r3, r3, #30
    4210:	d406      	bmi.n	4220 <is_tx_ready.isra.0+0x1e>
    4212:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
    4216:	3800      	subs	r0, #0
    4218:	bf18      	it	ne
    421a:	2001      	movne	r0, #1
    421c:	4770      	bx	lr
    421e:	2001      	movs	r0, #1
}
    4220:	4770      	bx	lr

00004222 <uarte_nrfx_isr_int>:
	const struct uarte_nrfx_config *config = dev->config;
    4222:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    4224:	6813      	ldr	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    4226:	f8d3 1304 	ldr.w	r1, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    422a:	05c9      	lsls	r1, r1, #23
    422c:	d518      	bpl.n	4260 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    422e:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    4232:	b1a9      	cbz	r1, 4260 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    4234:	f04f 0020 	mov.w	r0, #32
    4238:	f3ef 8111 	mrs	r1, BASEPRI
    423c:	f380 8812 	msr	BASEPRI_MAX, r0
    4240:	f3bf 8f6f 	isb	sy
    4244:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    4248:	b130      	cbz	r0, 4258 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    424a:	2000      	movs	r0, #0
    424c:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
    4250:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4254:	2001      	movs	r0, #1
    4256:	60d8      	str	r0, [r3, #12]
	__asm__ volatile(
    4258:	f381 8811 	msr	BASEPRI, r1
    425c:	f3bf 8f6f 	isb	sy
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    4260:	6852      	ldr	r2, [r2, #4]
    4262:	06d2      	lsls	r2, r2, #27
    4264:	d515      	bpl.n	4292 <uarte_nrfx_isr_int+0x70>
	__asm__ volatile(
    4266:	f04f 0120 	mov.w	r1, #32
    426a:	f3ef 8211 	mrs	r2, BASEPRI
    426e:	f381 8812 	msr	BASEPRI_MAX, r1
    4272:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4276:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    427a:	b111      	cbz	r1, 4282 <uarte_nrfx_isr_int+0x60>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    427c:	2100      	movs	r1, #0
    427e:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    4282:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    4286:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    428a:	f382 8811 	msr	BASEPRI, r2
    428e:	f3bf 8f6f 	isb	sy
}
    4292:	4770      	bx	lr

00004294 <uarte_1_init>:
#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    4294:	b510      	push	{r4, lr}
    4296:	2200      	movs	r2, #0
    4298:	4604      	mov	r4, r0
    429a:	2101      	movs	r1, #1
    429c:	2028      	movs	r0, #40	; 0x28
    429e:	f7fc fef5 	bl	108c <z_arm_irq_priority_set>
    42a2:	2028      	movs	r0, #40	; 0x28
    42a4:	f7fc fed6 	bl	1054 <arch_irq_enable>
    42a8:	4620      	mov	r0, r4
    42aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    42ae:	f7fd be1f 	b.w	1ef0 <uarte_instance_init.constprop.0>

000042b2 <uarte_0_init>:
UART_NRF_UARTE_DEVICE(0);
    42b2:	b510      	push	{r4, lr}
    42b4:	2200      	movs	r2, #0
    42b6:	4604      	mov	r4, r0
    42b8:	2101      	movs	r1, #1
    42ba:	2002      	movs	r0, #2
    42bc:	f7fc fee6 	bl	108c <z_arm_irq_priority_set>
    42c0:	2002      	movs	r0, #2
    42c2:	f7fc fec7 	bl	1054 <arch_irq_enable>
    42c6:	4620      	mov	r0, r4
    42c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    42cc:	f7fd be10 	b.w	1ef0 <uarte_instance_init.constprop.0>

000042d0 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    42d0:	4770      	bx	lr

000042d2 <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    42d2:	b570      	push	{r4, r5, r6, lr}
	*state = &config->states[0];
    42d4:	6843      	ldr	r3, [r0, #4]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    42d6:	f06f 4660 	mvn.w	r6, #3758096384	; 0xe0000000
	*state = &config->states[0];
    42da:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    42dc:	7a05      	ldrb	r5, [r0, #8]
    42de:	6844      	ldr	r4, [r0, #4]
    42e0:	4435      	add	r5, r6
    42e2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
    42e6:	42a3      	cmp	r3, r4
    42e8:	d902      	bls.n	42f0 <pinctrl_lookup_state+0x1e>
		}

		(*state)++;
	}

	return -ENOENT;
    42ea:	f06f 0001 	mvn.w	r0, #1
}
    42ee:	bd70      	pop	{r4, r5, r6, pc}
		if (id == (*state)->id) {
    42f0:	795c      	ldrb	r4, [r3, #5]
    42f2:	428c      	cmp	r4, r1
    42f4:	d001      	beq.n	42fa <pinctrl_lookup_state+0x28>
		(*state)++;
    42f6:	3308      	adds	r3, #8
    42f8:	e7ef      	b.n	42da <pinctrl_lookup_state+0x8>
			return 0;
    42fa:	2000      	movs	r0, #0
    42fc:	e7f7      	b.n	42ee <pinctrl_lookup_state+0x1c>

000042fe <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    42fe:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    4300:	2000      	movs	r0, #0
    4302:	f7fd fa41 	bl	1788 <sys_arch_reboot>

00004306 <nrfx_isr>:
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    4306:	4700      	bx	r0

00004308 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    4308:	f000 ba20 	b.w	474c <z_impl_k_busy_wait>

0000430c <clock_stop>:
{
    430c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
    430e:	4604      	mov	r4, r0
    4310:	b118      	cbz	r0, 431a <clock_stop+0xe>
    4312:	2801      	cmp	r0, #1
    4314:	d020      	beq.n	4358 <clock_stop+0x4c>
}
    4316:	b003      	add	sp, #12
    4318:	bdf0      	pop	{r4, r5, r6, r7, pc}
    431a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    431e:	2202      	movs	r2, #2
    4320:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4324:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
    4328:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    432c:	2201      	movs	r2, #1
    432e:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    4330:	4607      	mov	r7, r0
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    4332:	2301      	movs	r3, #1
    4334:	f88d 3007 	strb.w	r3, [sp, #7]
    4338:	f242 7510 	movw	r5, #10000	; 0x2710
    433c:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
    switch (domain)
    4340:	b1bc      	cbz	r4, 4372 <clock_stop+0x66>
    4342:	2c01      	cmp	r4, #1
    4344:	d1e7      	bne.n	4316 <clock_stop+0xa>
            if (p_clk_src != NULL)
    4346:	b38f      	cbz	r7, 43ac <clock_stop+0xa0>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    4348:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    434c:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    4350:	703b      	strb	r3, [r7, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4352:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    4356:	e014      	b.n	4382 <clock_stop+0x76>
    p_reg->INTENCLR = mask;
    4358:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    435c:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    435e:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4362:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    4366:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    436a:	6058      	str	r0, [r3, #4]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    436c:	f10d 0707 	add.w	r7, sp, #7
    4370:	e7df      	b.n	4332 <clock_stop+0x26>
            if (p_clk_src != NULL)
    4372:	b18f      	cbz	r7, 4398 <clock_stop+0x8c>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4374:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    4378:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    437c:	603b      	str	r3, [r7, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    437e:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4382:	03da      	lsls	r2, r3, #15
    4384:	d5c7      	bpl.n	4316 <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    4386:	f89d 0007 	ldrb.w	r0, [sp, #7]
    438a:	2801      	cmp	r0, #1
    438c:	d1c3      	bne.n	4316 <clock_stop+0xa>
    438e:	f7ff ffbb 	bl	4308 <nrfx_busy_wait>
    4392:	3d01      	subs	r5, #1
    4394:	d1d4      	bne.n	4340 <clock_stop+0x34>
    4396:	e7be      	b.n	4316 <clock_stop+0xa>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4398:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    439c:	03d9      	lsls	r1, r3, #15
    439e:	d5ba      	bpl.n	4316 <clock_stop+0xa>
    43a0:	2001      	movs	r0, #1
    43a2:	f7ff ffb1 	bl	4308 <nrfx_busy_wait>
    43a6:	3d01      	subs	r5, #1
    43a8:	d1f6      	bne.n	4398 <clock_stop+0x8c>
    43aa:	e7b4      	b.n	4316 <clock_stop+0xa>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    43ac:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    43b0:	03db      	lsls	r3, r3, #15
    43b2:	d5b0      	bpl.n	4316 <clock_stop+0xa>
    43b4:	2001      	movs	r0, #1
    43b6:	f7ff ffa7 	bl	4308 <nrfx_busy_wait>
    43ba:	3d01      	subs	r5, #1
    43bc:	d1f6      	bne.n	43ac <clock_stop+0xa0>
    43be:	e7aa      	b.n	4316 <clock_stop+0xa>

000043c0 <nrfx_clock_enable>:
{
    43c0:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    43c2:	2000      	movs	r0, #0
    43c4:	f7fc fe54 	bl	1070 <arch_irq_is_enabled>
    43c8:	b908      	cbnz	r0, 43ce <nrfx_clock_enable+0xe>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    43ca:	f7fc fe43 	bl	1054 <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
    43ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    43d2:	2200      	movs	r2, #0
    43d4:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    43d8:	bd08      	pop	{r3, pc}

000043da <nrfx_clock_start>:
{
    43da:	b508      	push	{r3, lr}
    switch (domain)
    43dc:	b110      	cbz	r0, 43e4 <nrfx_clock_start+0xa>
    43de:	2801      	cmp	r0, #1
    43e0:	d02c      	beq.n	443c <nrfx_clock_start+0x62>
}
    43e2:	bd08      	pop	{r3, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    43e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    43e8:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    43ec:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    43f0:	03c8      	lsls	r0, r1, #15
    43f2:	d40b      	bmi.n	440c <nrfx_clock_start+0x32>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    43f4:	f8d2 3414 	ldr.w	r3, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    43f8:	07d9      	lsls	r1, r3, #31
    43fa:	d50f      	bpl.n	441c <nrfx_clock_start+0x42>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    43fc:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    4400:	079b      	lsls	r3, r3, #30
    4402:	d408      	bmi.n	4416 <nrfx_clock_start+0x3c>
    p_reg->INTENSET = mask;
    4404:	2302      	movs	r3, #2
    4406:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
                        break;
    440a:	e7ea      	b.n	43e2 <nrfx_clock_start+0x8>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    440c:	f003 0303 	and.w	r3, r3, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    4410:	2b01      	cmp	r3, #1
    4412:	d004      	beq.n	441e <nrfx_clock_start+0x44>
    4414:	b113      	cbz	r3, 441c <nrfx_clock_start+0x42>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    4416:	2000      	movs	r0, #0
    4418:	f7ff ff78 	bl	430c <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    441c:	2300      	movs	r3, #0
    p_reg->LFCLKSRC = (uint32_t)(source);
    441e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4422:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4426:	2300      	movs	r3, #0
    4428:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    442c:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
    4430:	2302      	movs	r3, #2
    4432:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4436:	2301      	movs	r3, #1
    4438:	6093      	str	r3, [r2, #8]
}
    443a:	e7d2      	b.n	43e2 <nrfx_clock_start+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    443c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4440:	2200      	movs	r2, #0
    4442:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    4446:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    444a:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    444e:	6018      	str	r0, [r3, #0]
}
    4450:	e7c7      	b.n	43e2 <nrfx_clock_start+0x8>

00004452 <nrfx_clock_stop>:
    clock_stop(domain);
    4452:	f7ff bf5b 	b.w	430c <clock_stop>

00004456 <nrf_gpio_reconfigure>:
{
    4456:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4458:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    445a:	a801      	add	r0, sp, #4
{
    445c:	e9dd 4708 	ldrd	r4, r7, [sp, #32]
    4460:	4616      	mov	r6, r2
    4462:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4464:	f7fe fa3a 	bl	28dc <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    4468:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    446a:	f1b6 0c00 	subs.w	ip, r6, #0
    446e:	bf18      	it	ne
    4470:	f04f 0c01 	movne.w	ip, #1
    4474:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    4478:	1e0b      	subs	r3, r1, #0
    447a:	bf18      	it	ne
    447c:	2301      	movne	r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    447e:	2d00      	cmp	r5, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    4480:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    4484:	bf14      	ite	ne
    4486:	f04f 0c0c 	movne.w	ip, #12
    448a:	f04f 0c00 	moveq.w	ip, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    448e:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    4490:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    4494:	bf14      	ite	ne
    4496:	f44f 6ce0 	movne.w	ip, #1792	; 0x700
    449a:	f04f 0c00 	moveq.w	ip, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    449e:	2f00      	cmp	r7, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    44a0:	ea43 030c 	orr.w	r3, r3, ip
    uint32_t cnf = reg->PIN_CNF[pin_number];
    44a4:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    44a8:	bf14      	ite	ne
    44aa:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
    44ae:	f04f 0c00 	moveq.w	ip, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    44b2:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
    44b6:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    44ba:	b101      	cbz	r1, 44be <nrf_gpio_reconfigure+0x68>
    44bc:	7809      	ldrb	r1, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    44be:	b10e      	cbz	r6, 44c4 <nrf_gpio_reconfigure+0x6e>
    44c0:	7836      	ldrb	r6, [r6, #0]
    44c2:	0076      	lsls	r6, r6, #1
    44c4:	4319      	orrs	r1, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    44c6:	b10d      	cbz	r5, 44cc <nrf_gpio_reconfigure+0x76>
    44c8:	782d      	ldrb	r5, [r5, #0]
    44ca:	00ad      	lsls	r5, r5, #2
    44cc:	4331      	orrs	r1, r6
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    44ce:	b10c      	cbz	r4, 44d4 <nrf_gpio_reconfigure+0x7e>
    44d0:	7824      	ldrb	r4, [r4, #0]
    44d2:	0224      	lsls	r4, r4, #8
    44d4:	4329      	orrs	r1, r5
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    44d6:	b10f      	cbz	r7, 44dc <nrf_gpio_reconfigure+0x86>
    44d8:	783f      	ldrb	r7, [r7, #0]
    44da:	043f      	lsls	r7, r7, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    44dc:	430c      	orrs	r4, r1
    44de:	433c      	orrs	r4, r7
    reg->PIN_CNF[pin_number] = cnf;
    44e0:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    44e4:	b003      	add	sp, #12
    44e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

000044e8 <nrf_gpio_cfg_sense_set>:
{
    44e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    44ea:	f10d 030f 	add.w	r3, sp, #15
    44ee:	9301      	str	r3, [sp, #4]
    44f0:	2300      	movs	r3, #0
{
    44f2:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    44f6:	9300      	str	r3, [sp, #0]
    44f8:	461a      	mov	r2, r3
    44fa:	4619      	mov	r1, r3
    44fc:	f7ff ffab 	bl	4456 <nrf_gpio_reconfigure>
}
    4500:	b005      	add	sp, #20
    4502:	f85d fb04 	ldr.w	pc, [sp], #4

00004506 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    4506:	f7fe bd57 	b.w	2fb8 <_DoInit>

0000450a <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    450a:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    450c:	f7ff fffb 	bl	4506 <SEGGER_RTT_Init>

	return 0;
}
    4510:	2000      	movs	r0, #0
    4512:	bd08      	pop	{r3, pc}

00004514 <z_device_state_init>:

	while (dev < __device_end) {
		z_object_init(dev);
		++dev;
	}
}
    4514:	4770      	bx	lr

00004516 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    4516:	b140      	cbz	r0, 452a <z_device_is_ready+0x14>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    4518:	68c3      	ldr	r3, [r0, #12]
    451a:	7858      	ldrb	r0, [r3, #1]
    451c:	f010 0001 	ands.w	r0, r0, #1
    4520:	bf1e      	ittt	ne
    4522:	7818      	ldrbne	r0, [r3, #0]
    4524:	fab0 f080 	clzne	r0, r0
    4528:	0940      	lsrne	r0, r0, #5
}
    452a:	4770      	bx	lr

0000452c <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    452c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    452e:	4605      	mov	r5, r0
    4530:	460e      	mov	r6, r1
	__asm__ volatile(
    4532:	f04f 0320 	mov.w	r3, #32
    4536:	f3ef 8711 	mrs	r7, BASEPRI
    453a:	f383 8812 	msr	BASEPRI_MAX, r3
    453e:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    4542:	f7ff f9eb 	bl	391c <z_impl_z_current_get>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
    4546:	4631      	mov	r1, r6
    4548:	4604      	mov	r4, r0
    454a:	4628      	mov	r0, r5
    454c:	f7ff fed7 	bl	42fe <k_sys_fatal_error_handler>
	__asm__ volatile(
    4550:	f387 8811 	msr	BASEPRI, r7
    4554:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    4558:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    455a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    455e:	f7fd b817 	b.w	1590 <z_impl_k_thread_abort>

00004562 <z_early_memset>:
	(void) memset(dst, c, n);
    4562:	f7ff bd27 	b.w	3fb4 <memset>

00004566 <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    4566:	f7ff bd1a 	b.w	3f9e <memcpy>

0000456a <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    456a:	f3ef 8005 	mrs	r0, IPSR
}
    456e:	3800      	subs	r0, #0
    4570:	bf18      	it	ne
    4572:	2001      	movne	r0, #1
    4574:	4770      	bx	lr

00004576 <z_pm_save_idle_exit>:
{
    4576:	b508      	push	{r3, lr}
	pm_system_resume();
    4578:	f7fc fc44 	bl	e04 <pm_system_resume>
}
    457c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    4580:	f7ff bea6 	b.w	42d0 <sys_clock_idle_exit>

00004584 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    4584:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    4588:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    458a:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    458c:	2300      	movs	r3, #0
	node->prev = NULL;
    458e:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    4592:	4770      	bx	lr

00004594 <unpend_thread_no_timeout>:
{
    4594:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    4596:	f7ff fff5 	bl	4584 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    459a:	7b43      	ldrb	r3, [r0, #13]
    459c:	f023 0302 	bic.w	r3, r3, #2
    45a0:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    45a2:	2300      	movs	r3, #0
    45a4:	6083      	str	r3, [r0, #8]
}
    45a6:	bd08      	pop	{r3, pc}

000045a8 <z_thread_timeout>:
{
    45a8:	b510      	push	{r4, lr}
    45aa:	4601      	mov	r1, r0
	__asm__ volatile(
    45ac:	f04f 0320 	mov.w	r3, #32
    45b0:	f3ef 8411 	mrs	r4, BASEPRI
    45b4:	f383 8812 	msr	BASEPRI_MAX, r3
    45b8:	f3bf 8f6f 	isb	sy
		if (!killed) {
    45bc:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
    45c0:	f013 0f28 	tst.w	r3, #40	; 0x28
    45c4:	d10d      	bne.n	45e2 <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
    45c6:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    45ca:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
    45cc:	b10b      	cbz	r3, 45d2 <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
    45ce:	f7ff ffe1 	bl	4594 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    45d2:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
    45d6:	f023 0314 	bic.w	r3, r3, #20
    45da:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
    45de:	f7fe ff6d 	bl	34bc <ready_thread>
	__asm__ volatile(
    45e2:	f384 8811 	msr	BASEPRI, r4
    45e6:	f3bf 8f6f 	isb	sy
}
    45ea:	bd10      	pop	{r4, pc}

000045ec <add_to_waitq_locked>:
{
    45ec:	b538      	push	{r3, r4, r5, lr}
    45ee:	4604      	mov	r4, r0
    45f0:	460d      	mov	r5, r1
	unready_thread(thread);
    45f2:	f7fe ff97 	bl	3524 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    45f6:	7b63      	ldrb	r3, [r4, #13]
    45f8:	f043 0302 	orr.w	r3, r3, #2
    45fc:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    45fe:	b1e5      	cbz	r5, 463a <add_to_waitq_locked+0x4e>
		thread->base.pended_on = wait_q;
    4600:	60a5      	str	r5, [r4, #8]
	return list->head == list;
    4602:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4604:	429d      	cmp	r5, r3
    4606:	d109      	bne.n	461c <add_to_waitq_locked+0x30>
	sys_dnode_t *const tail = list->tail;
    4608:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    460a:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    460e:	601c      	str	r4, [r3, #0]
	list->tail = node;
    4610:	606c      	str	r4, [r5, #4]
}
    4612:	e012      	b.n	463a <add_to_waitq_locked+0x4e>
	return (node == list->tail) ? NULL : node->next;
    4614:	686a      	ldr	r2, [r5, #4]
    4616:	4293      	cmp	r3, r2
    4618:	d0f6      	beq.n	4608 <add_to_waitq_locked+0x1c>
    461a:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    461c:	2b00      	cmp	r3, #0
    461e:	d0f3      	beq.n	4608 <add_to_waitq_locked+0x1c>
	int32_t b1 = thread_1->base.prio;
    4620:	f994 200e 	ldrsb.w	r2, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    4624:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    4628:	428a      	cmp	r2, r1
    462a:	d0f3      	beq.n	4614 <add_to_waitq_locked+0x28>
		if (z_sched_prio_cmp(thread, t) > 0) {
    462c:	4291      	cmp	r1, r2
    462e:	ddf1      	ble.n	4614 <add_to_waitq_locked+0x28>
	sys_dnode_t *const prev = successor->prev;
    4630:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4632:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    4636:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    4638:	605c      	str	r4, [r3, #4]
}
    463a:	bd38      	pop	{r3, r4, r5, pc}

0000463c <z_ready_thread>:
{
    463c:	b510      	push	{r4, lr}
	__asm__ volatile(
    463e:	f04f 0320 	mov.w	r3, #32
    4642:	f3ef 8411 	mrs	r4, BASEPRI
    4646:	f383 8812 	msr	BASEPRI_MAX, r3
    464a:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    464e:	f7fe ff35 	bl	34bc <ready_thread>
	__asm__ volatile(
    4652:	f384 8811 	msr	BASEPRI, r4
    4656:	f3bf 8f6f 	isb	sy
}
    465a:	bd10      	pop	{r4, pc}

0000465c <z_unpend_first_thread>:
{
    465c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    465e:	f04f 0320 	mov.w	r3, #32
    4662:	f3ef 8511 	mrs	r5, BASEPRI
    4666:	f383 8812 	msr	BASEPRI_MAX, r3
    466a:	f3bf 8f6f 	isb	sy
	return list->head == list;
    466e:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4670:	42a0      	cmp	r0, r4
    4672:	d00d      	beq.n	4690 <z_unpend_first_thread+0x34>
		if (thread != NULL) {
    4674:	b134      	cbz	r4, 4684 <z_unpend_first_thread+0x28>
			unpend_thread_no_timeout(thread);
    4676:	4620      	mov	r0, r4
    4678:	f7ff ff8c 	bl	4594 <unpend_thread_no_timeout>
    467c:	f104 0018 	add.w	r0, r4, #24
    4680:	f000 f81e 	bl	46c0 <z_abort_timeout>
	__asm__ volatile(
    4684:	f385 8811 	msr	BASEPRI, r5
    4688:	f3bf 8f6f 	isb	sy
}
    468c:	4620      	mov	r0, r4
    468e:	bd38      	pop	{r3, r4, r5, pc}
    4690:	2400      	movs	r4, #0
    4692:	e7f7      	b.n	4684 <z_unpend_first_thread+0x28>

00004694 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    4694:	4603      	mov	r3, r0
    4696:	b920      	cbnz	r0, 46a2 <z_reschedule_irqlock+0xe>
    4698:	f3ef 8205 	mrs	r2, IPSR
    469c:	b90a      	cbnz	r2, 46a2 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    469e:	f7fc bd2d 	b.w	10fc <arch_swap>
    46a2:	f383 8811 	msr	BASEPRI, r3
    46a6:	f3bf 8f6f 	isb	sy
}
    46aa:	4770      	bx	lr

000046ac <z_reschedule_unlocked>:
	__asm__ volatile(
    46ac:	f04f 0320 	mov.w	r3, #32
    46b0:	f3ef 8011 	mrs	r0, BASEPRI
    46b4:	f383 8812 	msr	BASEPRI_MAX, r3
    46b8:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    46bc:	f7ff bfea 	b.w	4694 <z_reschedule_irqlock>

000046c0 <z_abort_timeout>:
{
    46c0:	b510      	push	{r4, lr}
    46c2:	f04f 0220 	mov.w	r2, #32
    46c6:	f3ef 8411 	mrs	r4, BASEPRI
    46ca:	f382 8812 	msr	BASEPRI_MAX, r2
    46ce:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    46d2:	6803      	ldr	r3, [r0, #0]
    46d4:	b13b      	cbz	r3, 46e6 <z_abort_timeout+0x26>
			remove_timeout(to);
    46d6:	f7ff f9d3 	bl	3a80 <remove_timeout>
			ret = 0;
    46da:	2000      	movs	r0, #0
	__asm__ volatile(
    46dc:	f384 8811 	msr	BASEPRI, r4
    46e0:	f3bf 8f6f 	isb	sy
}
    46e4:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    46e6:	f06f 0015 	mvn.w	r0, #21
    46ea:	e7f7      	b.n	46dc <z_abort_timeout+0x1c>

000046ec <z_get_next_timeout_expiry>:
{
    46ec:	b510      	push	{r4, lr}
	__asm__ volatile(
    46ee:	f04f 0320 	mov.w	r3, #32
    46f2:	f3ef 8411 	mrs	r4, BASEPRI
    46f6:	f383 8812 	msr	BASEPRI_MAX, r3
    46fa:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    46fe:	f7ff f997 	bl	3a30 <next_timeout>
	__asm__ volatile(
    4702:	f384 8811 	msr	BASEPRI, r4
    4706:	f3bf 8f6f 	isb	sy
}
    470a:	bd10      	pop	{r4, pc}

0000470c <z_set_timeout_expiry>:
{
    470c:	b570      	push	{r4, r5, r6, lr}
    470e:	4604      	mov	r4, r0
    4710:	460d      	mov	r5, r1
	__asm__ volatile(
    4712:	f04f 0320 	mov.w	r3, #32
    4716:	f3ef 8611 	mrs	r6, BASEPRI
    471a:	f383 8812 	msr	BASEPRI_MAX, r3
    471e:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    4722:	f7ff f985 	bl	3a30 <next_timeout>
			      || (ticks <= next_to);
    4726:	2801      	cmp	r0, #1
    4728:	dd07      	ble.n	473a <z_set_timeout_expiry+0x2e>
    472a:	42a0      	cmp	r0, r4
    472c:	db05      	blt.n	473a <z_set_timeout_expiry+0x2e>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    472e:	42a0      	cmp	r0, r4
    4730:	4629      	mov	r1, r5
    4732:	bfa8      	it	ge
    4734:	4620      	movge	r0, r4
    4736:	f7fd febd 	bl	24b4 <sys_clock_set_timeout>
	__asm__ volatile(
    473a:	f386 8811 	msr	BASEPRI, r6
    473e:	f3bf 8f6f 	isb	sy
}
    4742:	bd70      	pop	{r4, r5, r6, pc}

00004744 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    4744:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    4746:	f7ff fa8f 	bl	3c68 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    474a:	bd08      	pop	{r3, pc}

0000474c <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    474c:	b108      	cbz	r0, 4752 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    474e:	f7fd b831 	b.w	17b4 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    4752:	4770      	bx	lr

00004754 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    4754:	4770      	bx	lr
	...
