{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613733395525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613733395541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 12:16:35 2021 " "Processing started: Fri Feb 19 12:16:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613733395541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613733395541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613733395541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613733396871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613733396871 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../Downloads/reset_module.vhd " "Can't analyze file -- file ../../Downloads/reset_module.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1613733420925 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../PDS/PDS_2020/on_off_ds18xx/divider1Hz.vhd " "Can't analyze file -- file ../PDS/PDS_2020/on_off_ds18xx/divider1Hz.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1613733420933 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../PDS/PDS_2020/DS_18xx_projekat_4_2_2021/sev_seg.vhd " "Can't analyze file -- file ../PDS/PDS_2020/DS_18xx_projekat_4_2_2021/sev_seg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1613733420941 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../PDS/PDS_2020/DS_18xx_projekat_4_2_2021/double_dabble.vhd " "Can't analyze file -- file ../PDS/PDS_2020/DS_18xx_projekat_4_2_2021/double_dabble.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1613733420941 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../PDS/PDS_2020/DS_18xx_projekat_4_2_2021/data_conv.vhd " "Can't analyze file -- file ../PDS/PDS_2020/DS_18xx_projekat_4_2_2021/data_conv.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1613733420949 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../PDS/PDS_2020/DS_18xx_projekat_4_2_2021/bcd_decoder.vhd " "Can't analyze file -- file ../PDS/PDS_2020/DS_18xx_projekat_4_2_2021/bcd_decoder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1613733420957 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../PDS/PDS_2020/DS_18xx_projekat_4_2_2021/DS18xx.vhd " "Can't analyze file -- file ../PDS/PDS_2020/DS_18xx_projekat_4_2_2021/DS18xx.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1613733420957 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../PDS/PDS_2020/DS_18xx_projekat_4_2_2021/divider1MHz.vhd " "Can't analyze file -- file ../PDS/PDS_2020/DS_18xx_projekat_4_2_2021/divider1MHz.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1613733420965 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../PDS/PDS_2020/DS_18xx_projekat_4_2_2021/CRC.vhd " "Can't analyze file -- file ../PDS/PDS_2020/DS_18xx_projekat_4_2_2021/CRC.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1613733420965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wire_1_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wire_1_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WIRE_1_MASTER-Behavioral " "Found design unit 1: WIRE_1_MASTER-Behavioral" {  } { { "WIRE_1_MASTER.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/WIRE_1_MASTER.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733421893 ""} { "Info" "ISGN_ENTITY_NAME" "1 WIRE_1_MASTER " "Found entity 1: WIRE_1_MASTER" {  } { { "WIRE_1_MASTER.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/WIRE_1_MASTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733421893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613733421893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEST-Behavioral " "Found design unit 1: TEST-Behavioral" {  } { { "test.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/test.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733421901 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "test.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733421901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613733421901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_off_ds18xx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file on_off_ds18xx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 on_off_ds18xx-Behavioral " "Found design unit 1: on_off_ds18xx-Behavioral" {  } { { "on_off_ds18xx.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/on_off_ds18xx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733421909 ""} { "Info" "ISGN_ENTITY_NAME" "1 on_off_ds18xx " "Found entity 1: on_off_ds18xx" {  } { { "on_off_ds18xx.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/on_off_ds18xx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733421909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613733421909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_7s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file config_7s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config_7s-comp_arch " "Found design unit 1: config_7s-comp_arch" {  } { { "config_7s.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/config_7s.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733421909 ""} { "Info" "ISGN_ENTITY_NAME" "1 config_7s " "Found entity 1: config_7s" {  } { { "config_7s.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/config_7s.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733421909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613733421909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doublee_dabble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doublee_dabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 doublee_dabble-Behavioral " "Found design unit 1: doublee_dabble-Behavioral" {  } { { "doublee_dabble.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/doublee_dabble.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733421917 ""} { "Info" "ISGN_ENTITY_NAME" "1 doublee_dabble " "Found entity 1: doublee_dabble" {  } { { "doublee_dabble.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/doublee_dabble.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733421917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613733421917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7_decoder-bcd7_arch " "Found design unit 1: bcd7_decoder-bcd7_arch" {  } { { "bcd7_decoder.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/bcd7_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733421917 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7_decoder " "Found entity 1: bcd7_decoder" {  } { { "bcd7_decoder.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/bcd7_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733421917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613733421917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613733422093 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8\] test.vhd(20) " "Using initial value X (don't care) for net \"LEDR\[8\]\" at test.vhd(20)" {  } { { "test.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/test.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613733422277 "|test"}
{ "Warning" "WSGN_SEARCH_FILE" "reset_module.vhd 2 1 " "Using design file reset_module.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_module-reset_module_arch " "Found design unit 1: reset_module-reset_module_arch" {  } { { "reset_module.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/reset_module.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733422357 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_module " "Found entity 1: reset_module" {  } { { "reset_module.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/reset_module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733422357 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1613733422357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_module reset_module:U6 " "Elaborating entity \"reset_module\" for hierarchy \"reset_module:U6\"" {  } { { "test.vhd" "U6" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/test.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613733422365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_off_ds18xx on_off_ds18xx:U8 " "Elaborating entity \"on_off_ds18xx\" for hierarchy \"on_off_ds18xx:U8\"" {  } { { "test.vhd" "U8" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/test.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613733422404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divider1hz.vhd 2 1 " "Using design file divider1hz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider1Hz-Behavioral " "Found design unit 1: divider1Hz-Behavioral" {  } { { "divider1hz.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/divider1hz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733422452 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider1Hz " "Found entity 1: divider1Hz" {  } { { "divider1hz.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/divider1hz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733422452 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1613733422452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider1Hz on_off_ds18xx:U8\|divider1Hz:U2 " "Elaborating entity \"divider1Hz\" for hierarchy \"on_off_ds18xx:U8\|divider1Hz:U2\"" {  } { { "on_off_ds18xx.vhd" "U2" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/on_off_ds18xx.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613733422460 ""}
{ "Warning" "WSGN_SEARCH_FILE" "configuration_fsm.vhd 2 1 " "Using design file configuration_fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 configuration_fsm-configuration_fsm_arch " "Found design unit 1: configuration_fsm-configuration_fsm_arch" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733422500 ""} { "Info" "ISGN_ENTITY_NAME" "1 configuration_fsm " "Found entity 1: configuration_fsm" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733422500 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1613733422500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_fsm configuration_fsm:U7 " "Elaborating entity \"configuration_fsm\" for hierarchy \"configuration_fsm:U7\"" {  } { { "test.vhd" "U7" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/test.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613733422500 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_pom configuration_fsm.vhd(117) " "VHDL Process Statement warning at configuration_fsm.vhd(117): signal \"output_pom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "power_on configuration_fsm.vhd(118) " "VHDL Process Statement warning at configuration_fsm.vhd(118): signal \"power_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int configuration_fsm.vhd(119) " "VHDL Process Statement warning at configuration_fsm.vhd(119): signal \"int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preciznost configuration_fsm.vhd(120) " "VHDL Process Statement warning at configuration_fsm.vhd(120): signal \"preciznost\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "param configuration_fsm.vhd(121) " "VHDL Process Statement warning at configuration_fsm.vhd(121): signal \"param\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable configuration_fsm.vhd(122) " "VHDL Process Statement warning at configuration_fsm.vhd(122): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int configuration_fsm.vhd(123) " "VHDL Process Statement warning at configuration_fsm.vhd(123): signal \"int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ed_down_mode configuration_fsm.vhd(128) " "VHDL Process Statement warning at configuration_fsm.vhd(128): signal \"ed_down_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_pom configuration_fsm.vhd(136) " "VHDL Process Statement warning at configuration_fsm.vhd(136): signal \"output_pom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "power_on configuration_fsm.vhd(137) " "VHDL Process Statement warning at configuration_fsm.vhd(137): signal \"power_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int configuration_fsm.vhd(138) " "VHDL Process Statement warning at configuration_fsm.vhd(138): signal \"int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preciznost configuration_fsm.vhd(139) " "VHDL Process Statement warning at configuration_fsm.vhd(139): signal \"preciznost\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable configuration_fsm.vhd(140) " "VHDL Process Statement warning at configuration_fsm.vhd(140): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ed_up_next configuration_fsm.vhd(141) " "VHDL Process Statement warning at configuration_fsm.vhd(141): signal \"ed_up_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "param configuration_fsm.vhd(141) " "VHDL Process Statement warning at configuration_fsm.vhd(141): signal \"param\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ed_up_next configuration_fsm.vhd(145) " "VHDL Process Statement warning at configuration_fsm.vhd(145): signal \"ed_up_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "param configuration_fsm.vhd(145) " "VHDL Process Statement warning at configuration_fsm.vhd(145): signal \"param\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ed_set configuration_fsm.vhd(149) " "VHDL Process Statement warning at configuration_fsm.vhd(149): signal \"ed_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "param configuration_fsm.vhd(150) " "VHDL Process Statement warning at configuration_fsm.vhd(150): signal \"param\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int configuration_fsm.vhd(152) " "VHDL Process Statement warning at configuration_fsm.vhd(152): signal \"int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "param configuration_fsm.vhd(153) " "VHDL Process Statement warning at configuration_fsm.vhd(153): signal \"param\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preciznost configuration_fsm.vhd(156) " "VHDL Process Statement warning at configuration_fsm.vhd(156): signal \"preciznost\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "param configuration_fsm.vhd(157) " "VHDL Process Statement warning at configuration_fsm.vhd(157): signal \"param\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "param configuration_fsm.vhd(160) " "VHDL Process Statement warning at configuration_fsm.vhd(160): signal \"param\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable configuration_fsm.vhd(165) " "VHDL Process Statement warning at configuration_fsm.vhd(165): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "power_on configuration_fsm.vhd(166) " "VHDL Process Statement warning at configuration_fsm.vhd(166): signal \"power_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preciznost configuration_fsm.vhd(167) " "VHDL Process Statement warning at configuration_fsm.vhd(167): signal \"preciznost\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "param configuration_fsm.vhd(168) " "VHDL Process Statement warning at configuration_fsm.vhd(168): signal \"param\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int configuration_fsm.vhd(169) " "VHDL Process Statement warning at configuration_fsm.vhd(169): signal \"int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ed_up_next configuration_fsm.vhd(170) " "VHDL Process Statement warning at configuration_fsm.vhd(170): signal \"ed_up_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int configuration_fsm.vhd(170) " "VHDL Process Statement warning at configuration_fsm.vhd(170): signal \"int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int configuration_fsm.vhd(171) " "VHDL Process Statement warning at configuration_fsm.vhd(171): signal \"int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422508 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int configuration_fsm.vhd(173) " "VHDL Process Statement warning at configuration_fsm.vhd(173): signal \"int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ed_down_mode configuration_fsm.vhd(174) " "VHDL Process Statement warning at configuration_fsm.vhd(174): signal \"ed_down_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int configuration_fsm.vhd(174) " "VHDL Process Statement warning at configuration_fsm.vhd(174): signal \"int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int configuration_fsm.vhd(175) " "VHDL Process Statement warning at configuration_fsm.vhd(175): signal \"int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int configuration_fsm.vhd(177) " "VHDL Process Statement warning at configuration_fsm.vhd(177): signal \"int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ed_set configuration_fsm.vhd(178) " "VHDL Process Statement warning at configuration_fsm.vhd(178): signal \"ed_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int configuration_fsm.vhd(181) " "VHDL Process Statement warning at configuration_fsm.vhd(181): signal \"int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int configuration_fsm.vhd(184) " "VHDL Process Statement warning at configuration_fsm.vhd(184): signal \"int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable configuration_fsm.vhd(189) " "VHDL Process Statement warning at configuration_fsm.vhd(189): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "power_on configuration_fsm.vhd(190) " "VHDL Process Statement warning at configuration_fsm.vhd(190): signal \"power_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int configuration_fsm.vhd(191) " "VHDL Process Statement warning at configuration_fsm.vhd(191): signal \"int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "param configuration_fsm.vhd(192) " "VHDL Process Statement warning at configuration_fsm.vhd(192): signal \"param\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preciznost configuration_fsm.vhd(193) " "VHDL Process Statement warning at configuration_fsm.vhd(193): signal \"preciznost\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ed_up_next configuration_fsm.vhd(194) " "VHDL Process Statement warning at configuration_fsm.vhd(194): signal \"ed_up_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preciznost configuration_fsm.vhd(194) " "VHDL Process Statement warning at configuration_fsm.vhd(194): signal \"preciznost\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preciznost configuration_fsm.vhd(195) " "VHDL Process Statement warning at configuration_fsm.vhd(195): signal \"preciznost\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preciznost configuration_fsm.vhd(197) " "VHDL Process Statement warning at configuration_fsm.vhd(197): signal \"preciznost\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ed_down_mode configuration_fsm.vhd(198) " "VHDL Process Statement warning at configuration_fsm.vhd(198): signal \"ed_down_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preciznost configuration_fsm.vhd(198) " "VHDL Process Statement warning at configuration_fsm.vhd(198): signal \"preciznost\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preciznost configuration_fsm.vhd(199) " "VHDL Process Statement warning at configuration_fsm.vhd(199): signal \"preciznost\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preciznost configuration_fsm.vhd(201) " "VHDL Process Statement warning at configuration_fsm.vhd(201): signal \"preciznost\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ed_set configuration_fsm.vhd(202) " "VHDL Process Statement warning at configuration_fsm.vhd(202): signal \"ed_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preciznost configuration_fsm.vhd(205) " "VHDL Process Statement warning at configuration_fsm.vhd(205): signal \"preciznost\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preciznost configuration_fsm.vhd(209) " "VHDL Process Statement warning at configuration_fsm.vhd(209): signal \"preciznost\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "configuration_fsm.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/configuration_fsm.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422516 "|test|configuration_fsm:U7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WIRE_1_MASTER WIRE_1_MASTER:U5 " "Elaborating entity \"WIRE_1_MASTER\" for hierarchy \"WIRE_1_MASTER:U5\"" {  } { { "test.vhd" "U5" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/test.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613733422548 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REQUEST WIRE_1_MASTER.vhd(54) " "Verilog HDL or VHDL warning at WIRE_1_MASTER.vhd(54): object \"REQUEST\" assigned a value but never read" {  } { { "WIRE_1_MASTER.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/WIRE_1_MASTER.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613733422556 "|test|WIRE_1_MASTER:U5"}
{ "Warning" "WSGN_SEARCH_FILE" "ds18xx.vhd 2 1 " "Using design file ds18xx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DS18xx-Behavioral " "Found design unit 1: DS18xx-Behavioral" {  } { { "ds18xx.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/ds18xx.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733422604 ""} { "Info" "ISGN_ENTITY_NAME" "1 DS18xx " "Found entity 1: DS18xx" {  } { { "ds18xx.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/ds18xx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733422604 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1613733422604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DS18xx WIRE_1_MASTER:U5\|DS18xx:U1 " "Elaborating entity \"DS18xx\" for hierarchy \"WIRE_1_MASTER:U5\|DS18xx:U1\"" {  } { { "WIRE_1_MASTER.vhd" "U1" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/WIRE_1_MASTER.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613733422612 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "precision_input ds18xx.vhd(69) " "VHDL Process Statement warning at ds18xx.vhd(69): signal \"precision_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ds18xx.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/ds18xx.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613733422612 "|test|WIRE_1_MASTER:U5|DS18xx:U1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "config_data ds18xx.vhd(13) " "Using initial value X (don't care) for net \"config_data\" at ds18xx.vhd(13)" {  } { { "ds18xx.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/ds18xx.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613733422636 "|test|WIRE_1_MASTER:U5|DS18xx:U1"}
{ "Warning" "WSGN_SEARCH_FILE" "divider1mhz.vhd 2 1 " "Using design file divider1mhz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider1MHz-Behavioral " "Found design unit 1: divider1MHz-Behavioral" {  } { { "divider1mhz.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/divider1mhz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733422820 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider1MHz " "Found entity 1: divider1MHz" {  } { { "divider1mhz.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/divider1mhz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733422820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1613733422820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider1MHz WIRE_1_MASTER:U5\|divider1MHz:U2 " "Elaborating entity \"divider1MHz\" for hierarchy \"WIRE_1_MASTER:U5\|divider1MHz:U2\"" {  } { { "WIRE_1_MASTER.vhd" "U2" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/WIRE_1_MASTER.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613733422820 ""}
{ "Warning" "WSGN_SEARCH_FILE" "crc.vhd 2 1 " "Using design file crc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC-Behavioral " "Found design unit 1: CRC-Behavioral" {  } { { "crc.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/crc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733422868 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC " "Found entity 1: CRC" {  } { { "crc.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/crc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733422868 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1613733422868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC WIRE_1_MASTER:U5\|CRC:U3 " "Elaborating entity \"CRC\" for hierarchy \"WIRE_1_MASTER:U5\|CRC:U3\"" {  } { { "WIRE_1_MASTER.vhd" "U3" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/WIRE_1_MASTER.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613733422868 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out_old crc.vhd(26) " "VHDL Signal Declaration warning at crc.vhd(26): used implicit default value for signal \"data_out_old\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "crc.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/crc.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1613733422876 "|test|WIRE_1_MASTER:U5|CRC:U3"}
{ "Warning" "WSGN_SEARCH_FILE" "data_conv.vhd 2 1 " "Using design file data_conv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_conv-comp_arch " "Found design unit 1: data_conv-comp_arch" {  } { { "data_conv.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/data_conv.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733422932 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_conv " "Found entity 1: data_conv" {  } { { "data_conv.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/data_conv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733422932 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1613733422932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_conv data_conv:U4 " "Elaborating entity \"data_conv\" for hierarchy \"data_conv:U4\"" {  } { { "test.vhd" "U4" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/test.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613733422940 ""}
{ "Warning" "WSGN_SEARCH_FILE" "double_dabble.vhd 2 1 " "Using design file double_dabble.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble-Behavioral " "Found design unit 1: double_dabble-Behavioral" {  } { { "double_dabble.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/double_dabble.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733423028 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble " "Found entity 1: double_dabble" {  } { { "double_dabble.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/double_dabble.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733423028 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1613733423028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble data_conv:U4\|double_dabble:d3 " "Elaborating entity \"double_dabble\" for hierarchy \"data_conv:U4\|double_dabble:d3\"" {  } { { "data_conv.vhd" "d3" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/data_conv.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613733423036 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_decoder.vhd 2 1 " "Using design file bcd_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_decoder-bcd_arch " "Found design unit 1: bcd_decoder-bcd_arch" {  } { { "bcd_decoder.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/bcd_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733423108 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_decoder " "Found entity 1: bcd_decoder" {  } { { "bcd_decoder.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/bcd_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733423108 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1613733423108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_decoder data_conv:U4\|bcd_decoder:u1 " "Elaborating entity \"bcd_decoder\" for hierarchy \"data_conv:U4\|bcd_decoder:u1\"" {  } { { "data_conv.vhd" "u1" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/data_conv.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613733423108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_7s config_7s:U10 " "Elaborating entity \"config_7s\" for hierarchy \"config_7s:U10\"" {  } { { "test.vhd" "U10" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/test.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613733423204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublee_dabble config_7s:U10\|doublee_dabble:d3 " "Elaborating entity \"doublee_dabble\" for hierarchy \"config_7s:U10\|doublee_dabble:d3\"" {  } { { "config_7s.vhd" "d3" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/config_7s.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613733423244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7_decoder config_7s:U10\|bcd7_decoder:u1 " "Elaborating entity \"bcd7_decoder\" for hierarchy \"config_7s:U10\|bcd7_decoder:u1\"" {  } { { "config_7s.vhd" "u1" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/config_7s.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613733423284 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1613733423412 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.vhd 2 1 " "Using design file mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavioral " "Found design unit 1: mux-Behavioral" {  } { { "mux.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/mux.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733423412 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613733423412 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1613733423412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:U9 " "Elaborating entity \"mux\" for hierarchy \"mux:U9\"" {  } { { "test.vhd" "U9" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/test.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613733423412 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1613733426944 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/maja/Desktop/PDS-projekat/Projekat/Projekat/Projekat/test.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613733428991 "|TEST|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1613733428991 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613733429583 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1613733431959 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613733433879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613733433879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "995 " "Implemented 995 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613733435839 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613733435839 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1613733435839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "943 " "Implemented 943 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613733435839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613733435839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613733435951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 19 12:17:15 2021 " "Processing ended: Fri Feb 19 12:17:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613733435951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613733435951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613733435951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613733435951 ""}
