

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0'
================================================================
* Date:           Wed Oct 18 15:01:03 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.082|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|     28|       0|     828|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        -|      -|     802|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     28|     802|     864|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |r_V_8_0_1_fu_200_p2              |     *    |      1|  0|   6|          16|           8|
    |r_V_8_0_2_fu_211_p2              |     *    |      1|  0|   6|          16|          11|
    |r_V_8_0_3_fu_199_p2              |     *    |      1|  0|   6|          16|           9|
    |r_V_8_1_1_fu_210_p2              |     *    |      1|  0|   6|          16|           7|
    |r_V_8_1_2_fu_198_p2              |     *    |      1|  0|   6|          16|           9|
    |r_V_8_1_3_fu_215_p2              |     *    |      1|  0|   6|          16|           7|
    |r_V_8_1_fu_212_p2                |     *    |      1|  0|   6|          16|          10|
    |r_V_8_2_1_fu_204_p2              |     *    |      1|  0|   6|          16|          10|
    |r_V_8_2_fu_197_p2                |     *    |      1|  0|   6|          16|          10|
    |r_V_8_3_1_fu_222_p2              |     *    |      1|  0|   6|          16|          11|
    |r_V_8_3_3_fu_226_p2              |     *    |      1|  0|   6|          16|          10|
    |r_V_8_3_fu_209_p2                |     *    |      1|  0|   6|          16|           9|
    |r_V_8_4_1_fu_219_p2              |     *    |      1|  0|   6|          16|          11|
    |r_V_8_4_2_fu_201_p2              |     *    |      1|  0|   6|          16|           9|
    |r_V_8_4_3_fu_227_p2              |     *    |      1|  0|   6|          16|           7|
    |r_V_8_4_fu_225_p2                |     *    |      1|  0|   6|          16|           9|
    |r_V_8_5_1_fu_214_p2              |     *    |      1|  0|   6|          16|          11|
    |r_V_8_5_2_fu_223_p2              |     *    |      1|  0|   6|          16|           9|
    |r_V_8_5_3_fu_217_p2              |     *    |      1|  0|   6|          16|           8|
    |r_V_8_5_fu_207_p2                |     *    |      1|  0|   6|          16|          11|
    |r_V_8_6_1_fu_216_p2              |     *    |      1|  0|   6|          16|          10|
    |r_V_8_6_3_fu_221_p2              |     *    |      1|  0|   6|          16|          10|
    |r_V_8_6_fu_208_p2                |     *    |      1|  0|   6|          16|           6|
    |r_V_8_7_1_fu_206_p2              |     *    |      1|  0|   6|          16|          10|
    |r_V_8_7_2_fu_218_p2              |     *    |      1|  0|   6|          16|           6|
    |r_V_8_7_3_fu_202_p2              |     *    |      1|  0|   6|          16|           9|
    |r_V_8_7_fu_196_p2                |     *    |      1|  0|   6|          16|          10|
    |r_V_8_fu_220_p2                  |     *    |      1|  0|   6|          16|           9|
    |acc_1_V_fu_3887_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_2_V_fu_3902_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_3_V_fu_3924_p2               |     +    |      0|  0|  16|          16|          16|
    |res_0_V_write_assign_fu_3862_p2  |     +    |      0|  0|  16|          16|          16|
    |tmp10_fu_3765_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp11_fu_3769_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp12_fu_3773_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp13_fu_3892_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp14_fu_3779_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp15_fu_3897_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp16_fu_3784_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp17_fu_3478_p2                 |     +    |      0|  0|  19|          12|           9|
    |tmp18_fu_3792_p2                 |     +    |      0|  0|  21|          14|          14|
    |tmp19_fu_3802_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_3748_p2                  |     +    |      0|  0|  16|          16|          10|
    |tmp20_fu_3907_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp21_fu_3913_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp22_fu_3918_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp23_fu_3808_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp24_fu_3814_p2                 |     +    |      0|  0|  16|          16|          10|
    |tmp25_fu_3819_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp26_fu_3824_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_3867_p2                  |     +    |      0|  0|  22|          15|          15|
    |tmp3_fu_3877_p2                  |     +    |      0|  0|  23|          16|          16|
    |tmp4_fu_3881_p2                  |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_3848_p2                  |     +    |      0|  0|  23|          16|          16|
    |tmp6_fu_3852_p2                  |     +    |      0|  0|  23|          16|          16|
    |tmp7_fu_3759_p2                  |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_3744_p2                  |     +    |      0|  0|  16|          16|          16|
    |tmp9_fu_3753_p2                  |     +    |      0|  0|  16|          16|          16|
    |tmp_fu_3856_p2                   |     +    |      0|  0|  16|          16|          16|
    |p_neg4_fu_3629_p2                |     -    |      0|  0|  16|           1|          22|
    |p_neg_fu_3394_p2                 |     -    |      0|  0|  16|           1|          20|
    |r_V_8_2_2_fu_3635_p2             |     -    |      0|  0|  16|          22|          22|
    |r_V_8_2_3_fu_3677_p2             |     -    |      0|  0|  30|          23|          23|
    |r_V_8_6_2_fu_3400_p2             |     -    |      0|  0|  16|          20|          20|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |     28|  0| 828|        1004|         837|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   16|         32|
    |ap_return_1  |   9|          2|   16|         32|
    |ap_return_2  |   9|          2|   16|         32|
    |ap_return_3  |   9|          2|   16|         32|
    +-------------+----+-----------+-----+-----------+
    |Total        |  36|          8|   64|        128|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_ce_reg                 |   1|   0|    1|          0|
    |ap_return_0_int_reg       |  16|   0|   16|          0|
    |ap_return_1_int_reg       |  16|   0|   16|          0|
    |ap_return_2_int_reg       |  16|   0|   16|          0|
    |ap_return_3_int_reg       |  16|   0|   16|          0|
    |data_0_V_read_4_reg_3974  |  16|   0|   16|          0|
    |data_0_V_read_int_reg     |  16|   0|   16|          0|
    |data_1_V_read_4_reg_3967  |  16|   0|   16|          0|
    |data_1_V_read_int_reg     |  16|   0|   16|          0|
    |data_2_V_read_4_reg_3958  |  16|   0|   16|          0|
    |data_2_V_read_int_reg     |  16|   0|   16|          0|
    |data_3_V_read_4_reg_3953  |  16|   0|   16|          0|
    |data_3_V_read_int_reg     |  16|   0|   16|          0|
    |data_4_V_read_int_reg     |  16|   0|   16|          0|
    |data_5_V_read_int_reg     |  16|   0|   16|          0|
    |data_6_V_read_int_reg     |  16|   0|   16|          0|
    |data_7_V_read_int_reg     |  16|   0|   16|          0|
    |tmp12_reg_4141            |  16|   0|   16|          0|
    |tmp14_reg_4146            |  16|   0|   16|          0|
    |tmp17_reg_4061            |  12|   0|   12|          0|
    |tmp19_reg_4151            |  16|   0|   16|          0|
    |tmp26_reg_4156            |  16|   0|   16|          0|
    |tmp7_reg_4136             |  16|   0|   16|          0|
    |tmp_12_reg_3996           |  13|   0|   13|          0|
    |tmp_14_reg_4016           |  15|   0|   15|          0|
    |tmp_16_reg_4021           |  13|   0|   13|          0|
    |tmp_17_0_2_reg_4076       |  16|   0|   16|          0|
    |tmp_17_1_reg_4086         |  16|   0|   16|          0|
    |tmp_17_2_1_reg_4111       |  16|   0|   16|          0|
    |tmp_17_2_reg_4106         |  16|   0|   16|          0|
    |tmp_17_3_1_reg_4126       |  16|   0|   16|          0|
    |tmp_17_3_3_reg_4131       |  16|   0|   16|          0|
    |tmp_17_3_reg_4121         |  16|   0|   16|          0|
    |tmp_17_4_1_reg_3986       |  16|   0|   16|          0|
    |tmp_17_4_2_reg_3991       |  16|   0|   16|          0|
    |tmp_17_4_reg_3981         |  16|   0|   16|          0|
    |tmp_17_5_1_reg_4006       |  16|   0|   16|          0|
    |tmp_17_5_2_reg_4011       |  16|   0|   16|          0|
    |tmp_17_5_reg_4001         |  16|   0|   16|          0|
    |tmp_17_6_1_reg_4026       |  16|   0|   16|          0|
    |tmp_17_6_3_reg_4036       |  16|   0|   16|          0|
    |tmp_17_7_1_reg_4046       |  16|   0|   16|          0|
    |tmp_17_7_3_reg_4056       |  16|   0|   16|          0|
    |tmp_17_7_reg_4041         |  16|   0|   16|          0|
    |tmp_18_reg_4031           |  10|   0|   10|          0|
    |tmp_1_reg_4066            |  16|   0|   16|          0|
    |tmp_24_reg_4071           |  14|   0|   14|          0|
    |tmp_25_reg_4091           |  14|   0|   14|          0|
    |tmp_26_reg_4051           |  13|   0|   13|          0|
    |tmp_3_reg_4081            |  15|   0|   15|          0|
    |tmp_6_reg_4116            |  13|   0|   13|          0|
    |tmp_7_reg_4096            |  15|   0|   15|          0|
    |tmp_9_reg_4101            |  14|   0|   14|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 802|   0|  802|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_0    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_1    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_2    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_3    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|data_0_V_read  |  in |   16|   ap_none  |                          data_0_V_read                         |    scalar    |
|data_1_V_read  |  in |   16|   ap_none  |                          data_1_V_read                         |    scalar    |
|data_2_V_read  |  in |   16|   ap_none  |                          data_2_V_read                         |    scalar    |
|data_3_V_read  |  in |   16|   ap_none  |                          data_3_V_read                         |    scalar    |
|data_4_V_read  |  in |   16|   ap_none  |                          data_4_V_read                         |    scalar    |
|data_5_V_read  |  in |   16|   ap_none  |                          data_5_V_read                         |    scalar    |
|data_6_V_read  |  in |   16|   ap_none  |                          data_6_V_read                         |    scalar    |
|data_7_V_read  |  in |   16|   ap_none  |                          data_7_V_read                         |    scalar    |
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+

