module fsm(input clk,rst, output reg [2:0]s);
always@(posedge clk)
begin

if(rst==1)
s=0;
else if(s==0)
s=2;
else if(s==0)
s=2;
else if(s==2)
s=3;
else if(s==3)
s=5;
else if(s==5)
s=6;
else if(s==6)
s=7;
else if(s==7)
s=0;

end

endmodule
