

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Sun Oct 11 22:23:15 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        baseline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  770|  770|  770|  770|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- TDL     |  256|  256|         2|          -|          -|   128|    no    |
        |- MAC     |  512|  512|         4|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      2|       0|    100|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       5|     10|    0|
|Multiplexer      |        -|      -|       -|    125|    -|
|Register         |        -|      -|     165|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      2|     170|    235|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |c_U      |fir_c      |        0|  5|  10|    0|   128|    5|     1|          640|
    |reg_x_U  |fir_reg_x  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |           |        1|  5|  10|    0|   256|   37|     2|         4736|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln40_fu_198_p2   |     *    |      2|  0|  20|           5|          32|
    |ACC_fu_203_p2        |     +    |      0|  0|  39|          32|          32|
    |grp_fu_137_p2        |     +    |      0|  0|  15|           8|           2|
    |i_1_fu_189_p2        |     +    |      0|  0|  15|           8|           2|
    |icmp_ln30_fu_156_p2  |   icmp   |      0|  0|  11|           8|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      2|  0| 100|          61|          69|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ACC_0_reg_113   |   9|          2|   32|         64|
    |ap_NS_fsm       |  41|          8|    1|          8|
    |grp_fu_137_p0   |  15|          3|    8|         24|
    |i1_0_reg_126    |   9|          2|    8|         16|
    |i_0_reg_101     |   9|          2|    8|         16|
    |reg_x_address0  |  27|          5|    7|         35|
    |reg_x_d0        |  15|          3|   32|         96|
    +----------------+----+-----------+-----+-----------+
    |Total           | 125|         25|   96|        259|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ACC_0_reg_113         |  32|   0|   32|          0|
    |ap_CS_fsm             |   7|   0|    7|          0|
    |c_load_reg_253        |   5|   0|    5|          0|
    |i1_0_reg_126          |   8|   0|    8|          0|
    |i_0_reg_101           |   8|   0|    8|          0|
    |i_1_reg_248           |   8|   0|    8|          0|
    |icmp_ln30_reg_221     |   1|   0|    1|          0|
    |mul_ln40_reg_263      |  32|   0|   32|          0|
    |reg_x_load_1_reg_258  |  32|   0|   32|          0|
    |sext_ln28_reg_213     |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 165|   0|  165|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

