============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           May 05 2024  11:14:22 pm
  Module:                 bist_multiplexer
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: UNCONSTRAINED Late External Delay Assertion at pin mem_data[0]
     Startpoint: (R) NbarT
       Endpoint: (F) mem_data[0]

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
    Output Delay:-       0            
     Input Delay:-       0            
       Data Path:-     144            

Exceptions/Constraints:
  input_delay               0              multiplexer.sdc_line_1_32_1 
  output_delay              0              multiplexer.sdc_line_2_46_1 

#---------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  NbarT           -       -     R     (arrival)                 1  0.7     0     0       0    (-,-) 
  drc_buf_sp455/Y -       A->Y  R     HB1xp67_ASAP7_75t_SL     17 11.0    82    42      42    (-,-) 
  g447/Y          -       A->Y  F     INVxp33_ASAP7_75t_SL     16  9.0   123    68     110    (-,-) 
  g437__6783/Y    -       A1->Y F     AO22x1_ASAP7_75t_R        1  0.4     9    35     144    (-,-) 
  mem_data[0]     -       -     F     (port)                    -    -     -     0     144    (-,-) 
#---------------------------------------------------------------------------------------------------

