Warning (10268): Verilog HDL information at enc2bcd.sv(19): always construct contains both blocking and non-blocking assignments File: C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Modules/enc2bcd.sv Line: 19
