Analysis & Synthesis report for TEST
Sun May 05 18:40:03 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun May 05 18:40:03 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; TEST                                        ;
; Top-level Entity Name              ; MEMRIST                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; MEMRIST            ; TEST               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun May 05 18:39:49 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TEST -c TEST
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Error (10500): VHDL syntax error at differentiator.vhd(14) near text "architecture";  expecting an identifier ("architecture" is a reserved keyword), or "constant", or "file", or "signal", or "variable" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/differentiator.vhd Line: 14
Error (10500): VHDL syntax error at differentiator.vhd(17) near text "begin";  expecting an identifier ("begin" is a reserved keyword), or "constant", or "file", or "signal", or "variable" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/differentiator.vhd Line: 17
Error (10396): VHDL syntax error at differentiator.vhd(53): name used in construct must match previously specified name "shift_register_top" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/differentiator.vhd Line: 53
Error (10523): Ignored construct shift_register_top at differentiator.vhd(9) due to previous errors File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/differentiator.vhd Line: 9
Error (10500): VHDL syntax error at differentiator.vhd(79) near text ")";  expecting an identifier, or "constant", or "file", or "signal", or "variable" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/differentiator.vhd Line: 79
Info (12021): Found 0 design units, including 0 entities, in source file differentiator.vhd
Info (12021): Found 4 design units, including 2 entities, in source file multiply.vhd
    Info (12022): Found design unit 1: adder-Behavioral File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/multiply.vhd Line: 14
    Info (12022): Found design unit 2: mult-Behavioral File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/multiply.vhd Line: 37
    Info (12023): Found entity 1: adder File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/multiply.vhd Line: 4
    Info (12023): Found entity 2: mult File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/multiply.vhd Line: 26
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant0.vhd
    Info (12022): Found design unit 1: lpm_constant0_lpm_constant_m29-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.vhd Line: 50
    Info (12022): Found design unit 2: lpm_constant0-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.vhd Line: 71
    Info (12023): Found entity 1: lpm_constant0_lpm_constant_m29 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.vhd Line: 43
    Info (12023): Found entity 2: lpm_constant0 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.vhd Line: 63
Warning (10335): Unrecognized synthesis attribute "noopt" at HysTest.vhd(43) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.vhd Line: 43
Warning (10335): Unrecognized synthesis attribute "noopt" at HysTest.vhd(49) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.vhd Line: 49
Warning (10335): Unrecognized synthesis attribute "noopt" at HysTest.vhd(55) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.vhd Line: 55
Warning (10335): Unrecognized synthesis attribute "noopt" at HysTest.vhd(61) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.vhd Line: 61
Warning (10335): Unrecognized synthesis attribute "noopt" at HysTest.vhd(67) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.vhd Line: 67
Info (12021): Found 2 design units, including 1 entities, in source file hystest.vhd
    Info (12022): Found design unit 1: HysTest-bdf_type File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.vhd Line: 34
    Info (12023): Found entity 1: HysTest File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.vhd Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lpm_constant_4.v
    Info (12023): Found entity 1: lpm_constant_4 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_4.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file lpm_constant_3.v
    Info (12023): Found entity 1: lpm_constant_3 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_3.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file lpm_constant_2.v
    Info (12023): Found entity 1: lpm_constant_2 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_2.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file lpm_constant_1.v
    Info (12023): Found entity 1: lpm_constant_1 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_1.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file lpm_constant_0.v
    Info (12023): Found entity 1: lpm_constant_0 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_0.v Line: 20
Error (10228): Verilog HDL error at HysTest.v(89): module "lpm_constant_0" cannot be declared more than once File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.v Line: 89
Info (10499): HDL info at lpm_constant_0.v(20): see declaration for object "lpm_constant_0" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_0.v Line: 20
Error (10112): Ignored design unit "lpm_constant_1" at HysTest.v(96) due to previous errors File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.v Line: 96
Error (10112): Ignored design unit "lpm_constant_2" at HysTest.v(103) due to previous errors File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.v Line: 103
Error (10112): Ignored design unit "lpm_constant_3" at HysTest.v(110) due to previous errors File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.v Line: 110
Error (10112): Ignored design unit "lpm_constant_4" at HysTest.v(117) due to previous errors File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.v Line: 117
Info (12021): Found 0 design units, including 0 entities, in source file hystest.v
Info (12021): Found 2 design units, including 1 entities, in source file dds.vhd
    Info (12022): Found design unit 1: dds_sine-rtl File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS.vhd Line: 14
    Info (12023): Found entity 1: dds_sine File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file dds_test.bdf
    Info (12023): Found entity 1: DDS_TEST
Warning (10335): Unrecognized synthesis attribute "noopt" at DDS_TEST.vhd(41) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS_TEST.vhd Line: 41
Warning (10335): Unrecognized synthesis attribute "noopt" at DDS_TEST.vhd(47) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS_TEST.vhd Line: 47
Warning (10335): Unrecognized synthesis attribute "noopt" at DDS_TEST.vhd(53) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS_TEST.vhd Line: 53
Warning (10335): Unrecognized synthesis attribute "noopt" at DDS_TEST.vhd(59) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS_TEST.vhd Line: 59
Error (12049): Can't compile duplicate declarations of entity "DDS_TEST" into library "work" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS_TEST.vhd Line: 24
    Error (12180): Instance could be entity "DDS_TEST" in file DDS_TEST.bdf compiled in library work
    Error (12180): Instance could be entity "DDS_TEST" in file DDS_TEST.vhd compiled in library work File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS_TEST.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file dds_test.vhd
    Info (12022): Found design unit 1: DDS_TEST-bdf_type File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS_TEST.vhd Line: 32
Info (12021): Found 20 design units, including 10 entities, in source file myconvert.vhd
    Info (12022): Found design unit 1: myConvert_altbarrel_shift_svf-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 59
    Info (12022): Found design unit 2: myConvert_altpriority_encoder_3v7-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 328
    Info (12022): Found design unit 3: myConvert_altpriority_encoder_3e8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 353
    Info (12022): Found design unit 4: myConvert_altpriority_encoder_6v7-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 374
    Info (12022): Found design unit 5: myConvert_altpriority_encoder_6e8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 436
    Info (12022): Found design unit 6: myConvert_altpriority_encoder_bv7-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 489
    Info (12022): Found design unit 7: myConvert_altpriority_encoder_be8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 557
    Info (12022): Found design unit 8: myConvert_altpriority_encoder_rb6-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 616
    Info (12022): Found design unit 9: myConvert_altfp_convert_l1n-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 683
    Info (12022): Found design unit 10: myconvert-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 1084
    Info (12023): Found entity 1: myConvert_altbarrel_shift_svf File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 47
    Info (12023): Found entity 2: myConvert_altpriority_encoder_3v7 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 320
    Info (12023): Found entity 3: myConvert_altpriority_encoder_3e8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 344
    Info (12023): Found entity 4: myConvert_altpriority_encoder_6v7 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 366
    Info (12023): Found entity 5: myConvert_altpriority_encoder_6e8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 427
    Info (12023): Found entity 6: myConvert_altpriority_encoder_bv7 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 481
    Info (12023): Found entity 7: myConvert_altpriority_encoder_be8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 548
    Info (12023): Found entity 8: myConvert_altpriority_encoder_rb6 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 608
    Info (12023): Found entity 9: myConvert_altfp_convert_l1n File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 674
    Info (12023): Found entity 10: myConvert File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd Line: 1074
Error (10500): VHDL syntax error at myConvert_inst.vhd(1) near text "myConvert_inst";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert_inst.vhd Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file myconvert_inst.vhd
Info (12021): Found 4 design units, including 2 entities, in source file mymult1.vhd
    Info (12022): Found design unit 1: mymult1_altfp_mult_atn-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/mymult1.vhd Line: 56
    Info (12022): Found design unit 2: mymult1-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/mymult1.vhd Line: 1921
    Info (12023): Found entity 1: mymult1_altfp_mult_atn File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/mymult1.vhd Line: 46
    Info (12023): Found entity 2: mymult1 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/mymult1.vhd Line: 1910
Error (10500): VHDL syntax error at mymult1_inst.vhd(1) near text "mymult1_inst";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/mymult1_inst.vhd Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file mymult1_inst.vhd
Info (12021): Found 4 design units, including 2 entities, in source file constdac.vhd
    Info (12022): Found design unit 1: constDAC_lpm_constant_019-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/constDAC.vhd Line: 50
    Info (12022): Found design unit 2: constdac-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/constDAC.vhd Line: 71
    Info (12023): Found entity 1: constDAC_lpm_constant_019 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/constDAC.vhd Line: 43
    Info (12023): Found entity 2: constDAC File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/constDAC.vhd Line: 63
Info (12021): Found 4 design units, including 2 entities, in source file constdac2.vhd
    Info (12022): Found design unit 1: constDAC2_lpm_constant_t09-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/constDAC2.vhd Line: 50
    Info (12022): Found design unit 2: constdac2-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/constDAC2.vhd Line: 71
    Info (12023): Found entity 1: constDAC2_lpm_constant_t09 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/constDAC2.vhd Line: 43
    Info (12023): Found entity 2: constDAC2 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/constDAC2.vhd Line: 63
Info (12021): Found 24 design units, including 12 entities, in source file myconvert2.vhd
    Info (12022): Found design unit 1: myConvert2_altbarrel_shift_tvf-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 59
    Info (12022): Found design unit 2: myConvert2_altpriority_encoder_3e8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 371
    Info (12022): Found design unit 3: myConvert2_altpriority_encoder_6e8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 393
    Info (12022): Found design unit 4: myConvert2_altpriority_encoder_be8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 447
    Info (12022): Found design unit 5: myConvert2_altpriority_encoder_rf8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 507
    Info (12022): Found design unit 6: myConvert2_altpriority_encoder_3v7-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 582
    Info (12022): Found design unit 7: myConvert2_altpriority_encoder_6v7-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 602
    Info (12022): Found design unit 8: myConvert2_altpriority_encoder_bv7-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 659
    Info (12022): Found design unit 9: myConvert2_altpriority_encoder_r08-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 722
    Info (12022): Found design unit 10: myConvert2_altpriority_encoder_qb6-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 785
    Info (12022): Found design unit 11: myConvert2_altfp_convert_l1n-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 852
    Info (12022): Found design unit 12: myconvert2-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 1450
    Info (12023): Found entity 1: myConvert2_altbarrel_shift_tvf File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 47
    Info (12023): Found entity 2: myConvert2_altpriority_encoder_3e8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 362
    Info (12023): Found entity 3: myConvert2_altpriority_encoder_6e8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 384
    Info (12023): Found entity 4: myConvert2_altpriority_encoder_be8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 438
    Info (12023): Found entity 5: myConvert2_altpriority_encoder_rf8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 498
    Info (12023): Found entity 6: myConvert2_altpriority_encoder_3v7 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 574
    Info (12023): Found entity 7: myConvert2_altpriority_encoder_6v7 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 594
    Info (12023): Found entity 8: myConvert2_altpriority_encoder_bv7 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 651
    Info (12023): Found entity 9: myConvert2_altpriority_encoder_r08 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 714
    Info (12023): Found entity 10: myConvert2_altpriority_encoder_qb6 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 777
    Info (12023): Found entity 11: myConvert2_altfp_convert_l1n File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 843
    Info (12023): Found entity 12: myConvert2 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd Line: 1440
Error (10500): VHDL syntax error at myConvert2_inst.vhd(1) near text "myConvert2_inst";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2_inst.vhd Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file myconvert2_inst.vhd
Info (12021): Found 6 design units, including 3 entities, in source file divider2.vhd
    Info (12022): Found design unit 1: divider2_altfp_div_pst_h3f-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/divider2.vhd Line: 65
    Info (12022): Found design unit 2: divider2_altfp_div_pdh-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/divider2.vhd Line: 2804
    Info (12022): Found design unit 3: divider2-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/divider2.vhd Line: 2853
    Info (12023): Found entity 1: divider2_altfp_div_pst_h3f File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/divider2.vhd Line: 53
    Info (12023): Found entity 2: divider2_altfp_div_pdh File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/divider2.vhd Line: 2794
    Info (12023): Found entity 3: divider2 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/divider2.vhd Line: 2842
Info (12021): Found 2 design units, including 1 entities, in source file shift_regin32.vhd
    Info (12022): Found design unit 1: shift_regin32-SYN File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/shift_regin32.vhd Line: 52
    Info (12023): Found entity 1: shift_regin32 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/shift_regin32.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file shift_reg32.vhd
    Info (12022): Found design unit 1: shift_reg32-SYN File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/shift_reg32.vhd Line: 54
    Info (12023): Found entity 1: shift_reg32 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/shift_reg32.vhd Line: 42
Info (12021): Found 44 design units, including 22 entities, in source file sub32.vhd
    Info (12022): Found design unit 1: SUB32_altbarrel_shift_35e-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 59
    Info (12022): Found design unit 2: SUB32_altbarrel_shift_98g-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 317
    Info (12022): Found design unit 3: SUB32_altpriority_encoder_3e8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 614
    Info (12022): Found design unit 4: SUB32_altpriority_encoder_6e8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 636
    Info (12022): Found design unit 5: SUB32_altpriority_encoder_be8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 690
    Info (12022): Found design unit 6: SUB32_altpriority_encoder_3v7-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 761
    Info (12022): Found design unit 7: SUB32_altpriority_encoder_6v7-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 781
    Info (12022): Found design unit 8: SUB32_altpriority_encoder_bv7-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 838
    Info (12022): Found design unit 9: SUB32_altpriority_encoder_uv8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 901
    Info (12022): Found design unit 10: SUB32_altpriority_encoder_ue9-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 969
    Info (12022): Found design unit 11: SUB32_altpriority_encoder_ou8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1031
    Info (12022): Found design unit 12: SUB32_altpriority_encoder_nh8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1130
    Info (12022): Found design unit 13: SUB32_altpriority_encoder_qh8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1156
    Info (12022): Found design unit 14: SUB32_altpriority_encoder_vh8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1210
    Info (12022): Found design unit 15: SUB32_altpriority_encoder_ii9-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1270
    Info (12022): Found design unit 16: SUB32_altpriority_encoder_n28-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1345
    Info (12022): Found design unit 17: SUB32_altpriority_encoder_q28-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1369
    Info (12022): Found design unit 18: SUB32_altpriority_encoder_v28-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1426
    Info (12022): Found design unit 19: SUB32_altpriority_encoder_i39-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1489
    Info (12022): Found design unit 20: SUB32_altpriority_encoder_cna-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1555
    Info (12022): Found design unit 21: SUB32_altfp_add_sub_k7j-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1642
    Info (12022): Found design unit 22: sub32-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 5837
    Info (12023): Found entity 1: SUB32_altbarrel_shift_35e File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 47
    Info (12023): Found entity 2: SUB32_altbarrel_shift_98g File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 305
    Info (12023): Found entity 3: SUB32_altpriority_encoder_3e8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 605
    Info (12023): Found entity 4: SUB32_altpriority_encoder_6e8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 627
    Info (12023): Found entity 5: SUB32_altpriority_encoder_be8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 681
    Info (12023): Found entity 6: SUB32_altpriority_encoder_3v7 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 753
    Info (12023): Found entity 7: SUB32_altpriority_encoder_6v7 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 773
    Info (12023): Found entity 8: SUB32_altpriority_encoder_bv7 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 830
    Info (12023): Found entity 9: SUB32_altpriority_encoder_uv8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 893
    Info (12023): Found entity 10: SUB32_altpriority_encoder_ue9 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 960
    Info (12023): Found entity 11: SUB32_altpriority_encoder_ou8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1020
    Info (12023): Found entity 12: SUB32_altpriority_encoder_nh8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1121
    Info (12023): Found entity 13: SUB32_altpriority_encoder_qh8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1147
    Info (12023): Found entity 14: SUB32_altpriority_encoder_vh8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1201
    Info (12023): Found entity 15: SUB32_altpriority_encoder_ii9 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1261
    Info (12023): Found entity 16: SUB32_altpriority_encoder_n28 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1337
    Info (12023): Found entity 17: SUB32_altpriority_encoder_q28 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1361
    Info (12023): Found entity 18: SUB32_altpriority_encoder_v28 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1418
    Info (12023): Found entity 19: SUB32_altpriority_encoder_i39 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1481
    Info (12023): Found entity 20: SUB32_altpriority_encoder_cna File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1544
    Info (12023): Found entity 21: SUB32_altfp_add_sub_k7j File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 1632
    Info (12023): Found entity 22: SUB32 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd Line: 5826
Info (12021): Found 2 design units, including 1 entities, in source file div_test.vhd
    Info (12022): Found design unit 1: div_test-bdf_type File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/div_test.vhd Line: 36
    Info (12023): Found entity 1: div_test File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/div_test.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file sine_testbench.vhd
    Info (12022): Found design unit 1: Sine_testbench-Test File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Sine_testbench.vhd Line: 8
    Info (12023): Found entity 1: Sine_testbench File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Sine_testbench.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file fpdds.bdf
    Info (12023): Found entity 1: fpdds
Error (12049): Can't compile duplicate declarations of entity "fpdds" into library "work" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/fpdds.vhd Line: 24
    Error (12180): Instance could be entity "fpdds" in file fpdds.bdf compiled in library work
    Error (12180): Instance could be entity "fpdds" in file fpdds.vhd compiled in library work File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/fpdds.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file fpdds.vhd
    Info (12022): Found design unit 1: fpdds-bdf_type File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/fpdds.vhd Line: 36
Error (10430): VHDL Primary Unit Declaration error at dds_sine.vhd(5): primary unit "dds_sine" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/dds_sine.vhd Line: 5
Error (10784): HDL error at DDS.vhd(5): see declaration for object "dds_sine" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file dds_sine.vhd
Warning (10335): Unrecognized synthesis attribute "noopt" at Memristor_Model.vhd(47) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd Line: 47
Warning (10335): Unrecognized synthesis attribute "noopt" at Memristor_Model.vhd(53) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd Line: 53
Warning (10335): Unrecognized synthesis attribute "noopt" at Memristor_Model.vhd(59) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd Line: 59
Warning (10335): Unrecognized synthesis attribute "noopt" at Memristor_Model.vhd(65) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd Line: 65
Warning (10335): Unrecognized synthesis attribute "noopt" at Memristor_Model.vhd(71) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd Line: 71
Warning (10335): Unrecognized synthesis attribute "noopt" at Memristor_Model.vhd(77) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd Line: 77
Warning (10335): Unrecognized synthesis attribute "noopt" at Memristor_Model.vhd(83) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd Line: 83
Warning (10335): Unrecognized synthesis attribute "noopt" at Memristor_Model.vhd(89) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd Line: 89
Warning (10335): Unrecognized synthesis attribute "noopt" at Memristor_Model.vhd(95) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd Line: 95
Warning (10335): Unrecognized synthesis attribute "noopt" at Memristor_Model.vhd(101) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd Line: 101
Info (12021): Found 2 design units, including 1 entities, in source file memristor_model.vhd
    Info (12022): Found design unit 1: Memristor_Model-bdf_type File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd Line: 38
    Info (12023): Found entity 1: Memristor_Model File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant_9.vhd
    Info (12022): Found design unit 1: lpm_constant_9-bdf_type File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_9.vhd Line: 37
    Info (12023): Found entity 1: lpm_constant_9 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_9.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant_8.vhd
    Info (12022): Found design unit 1: lpm_constant_8-bdf_type File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_8.vhd Line: 37
    Info (12023): Found entity 1: lpm_constant_8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_8.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant_7.vhd
    Info (12022): Found design unit 1: lpm_constant_7-bdf_type File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_7.vhd Line: 37
    Info (12023): Found entity 1: lpm_constant_7 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_7.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant_6.vhd
    Info (12022): Found design unit 1: lpm_constant_6-bdf_type File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_6.vhd Line: 37
    Info (12023): Found entity 1: lpm_constant_6 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_6.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant_5.vhd
    Info (12022): Found design unit 1: lpm_constant_5-bdf_type File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_5.vhd Line: 37
    Info (12023): Found entity 1: lpm_constant_5 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_5.vhd Line: 30
Error (12049): Can't compile duplicate declarations of entity "lpm_constant_4" into library "work" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_4.vhd Line: 30
    Error (12180): Instance could be entity "lpm_constant_4" in file lpm_constant_4.v compiled in library work File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_4.v Line: 20
    Error (12180): Instance could be entity "lpm_constant_4" in file lpm_constant_4.vhd compiled in library work File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_4.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant_4.vhd
    Info (12022): Found design unit 1: lpm_constant_4-bdf_type File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_4.vhd Line: 37
Error (12049): Can't compile duplicate declarations of entity "lpm_constant_3" into library "work" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_3.vhd Line: 30
    Error (12180): Instance could be entity "lpm_constant_3" in file lpm_constant_3.v compiled in library work File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_3.v Line: 20
    Error (12180): Instance could be entity "lpm_constant_3" in file lpm_constant_3.vhd compiled in library work File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_3.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant_3.vhd
    Info (12022): Found design unit 1: lpm_constant_3-bdf_type File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_3.vhd Line: 37
Error (12049): Can't compile duplicate declarations of entity "lpm_constant_2" into library "work" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_2.vhd Line: 30
    Error (12180): Instance could be entity "lpm_constant_2" in file lpm_constant_2.v compiled in library work File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_2.v Line: 20
    Error (12180): Instance could be entity "lpm_constant_2" in file lpm_constant_2.vhd compiled in library work File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_2.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant_2.vhd
    Info (12022): Found design unit 1: lpm_constant_2-bdf_type File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_2.vhd Line: 37
Error (12049): Can't compile duplicate declarations of entity "lpm_constant_1" into library "work" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_1.vhd Line: 30
    Error (12180): Instance could be entity "lpm_constant_1" in file lpm_constant_1.v compiled in library work File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_1.v Line: 20
    Error (12180): Instance could be entity "lpm_constant_1" in file lpm_constant_1.vhd compiled in library work File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_1.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant_1.vhd
    Info (12022): Found design unit 1: lpm_constant_1-bdf_type File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_1.vhd Line: 37
Error (12049): Can't compile duplicate declarations of entity "lpm_constant_0" into library "work" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_0.vhd Line: 30
    Error (12180): Instance could be entity "lpm_constant_0" in file lpm_constant_0.v compiled in library work File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_0.v Line: 20
    Error (12180): Instance could be entity "lpm_constant_0" in file lpm_constant_0.vhd compiled in library work File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_0.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant_0.vhd
    Info (12022): Found design unit 1: lpm_constant_0-bdf_type File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_0.vhd Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file diff.bdf
    Info (12023): Found entity 1: diff
Error (12049): Can't compile duplicate declarations of entity "div_test" into library "work"
    Error (12180): Instance could be entity "div_test" in file div_test.vhd compiled in library work File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/div_test.vhd Line: 24
    Error (12180): Instance could be entity "div_test" in file div_test.bdf compiled in library work
Info (12021): Found 1 design units, including 1 entities, in source file div_test.bdf
Info (12021): Found 2 design units, including 1 entities, in source file 32bit_reg.vhd
    Info (12022): Found design unit 1: register_file-behavioral File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/32bit_reg.vhd Line: 17
    Info (12023): Found entity 1: register_file File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/32bit_reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file subtractor.vhd
    Info (12022): Found design unit 1: SUBTRACTOR_SOURCE-dataflow File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/subtractor.vhd Line: 22
    Info (12023): Found entity 1: SUBTRACTOR_SOURCE File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/subtractor.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file mux_2_to_1.vhd
    Info (12022): Found design unit 1: Mux_2_To_1-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Mux_2_to_1.vhd Line: 13
    Info (12023): Found entity 1: Mux_2_To_1 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Mux_2_to_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file div.vhd
    Info (12022): Found design unit 1: Div-Behavioral File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Div.vhd Line: 14
    Info (12023): Found entity 1: Div File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Div.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file comparator_2bit.vhd
    Info (12022): Found design unit 1: VHDL_twobit_Binary_Comparator-bhv File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator_2bit.vhd Line: 13
    Info (12023): Found entity 1: VHDL_twobit_Binary_Comparator File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator_2bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file comparator.vhd
    Info (12022): Found design unit 1: VHDL_Binary_Comparator-bhv File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator.vhd Line: 13
    Info (12023): Found entity 1: VHDL_Binary_Comparator File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator.vhd Line: 6
Info (12021): Found 3 design units, including 1 entities, in source file addsub.vhd
    Info (12022): Found design unit 1: my_package File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/addsub.vhd Line: 4
    Info (12022): Found design unit 2: addsub-rtl File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/addsub.vhd Line: 26
    Info (12023): Found entity 1: addsub File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/addsub.vhd Line: 16
Error (12049): Can't compile duplicate declarations of entity "Memristor_Model" into library "work"
    Error (12180): Instance could be entity "Memristor_Model" in file Memristor_Model.vhd compiled in library work File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd Line: 24
    Error (12180): Instance could be entity "Memristor_Model" in file Memristor_Model.bdf compiled in library work
Info (12021): Found 1 design units, including 1 entities, in source file memristor_model.bdf
Info (12021): Found 1 design units, including 1 entities, in source file test.bdf
    Info (12023): Found entity 1: TEST
Error (12049): Can't compile duplicate declarations of entity "HysTest" into library "work"
    Error (12180): Instance could be entity "HysTest" in file HysTest.vhd compiled in library work File: C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.vhd Line: 24
    Error (12180): Instance could be entity "HysTest" in file HysTest.bdf compiled in library work
Info (12021): Found 1 design units, including 1 entities, in source file hystest.bdf
Info (12021): Found 1 design units, including 1 entities, in source file memrist.bdf
    Info (12023): Found entity 1: MEMRIST
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 45 errors, 20 warnings
    Error: Peak virtual memory: 4783 megabytes
    Error: Processing ended: Sun May 05 18:40:03 2019
    Error: Elapsed time: 00:00:14
    Error: Total CPU time (on all processors): 00:00:27


