/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [13:0] _02_;
  wire [5:0] _03_;
  reg [3:0] _04_;
  wire [2:0] _05_;
  wire celloutsig_0_0z;
  wire [21:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire [24:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = ~(celloutsig_0_29z[2] | _00_);
  assign celloutsig_1_2z = ~(in_data[145] | celloutsig_1_1z[2]);
  assign celloutsig_0_25z = ~(celloutsig_0_12z | celloutsig_0_10z[3]);
  assign celloutsig_0_27z = ~(celloutsig_0_1z[0] | _01_);
  assign celloutsig_1_19z = ~celloutsig_1_10z[0];
  assign celloutsig_0_13z = ~celloutsig_0_1z[1];
  assign celloutsig_0_18z = celloutsig_0_17z[4] | ~(celloutsig_0_2z);
  assign celloutsig_0_19z = celloutsig_0_14z | ~(celloutsig_0_10z[17]);
  assign celloutsig_0_23z = celloutsig_0_2z | ~(celloutsig_0_0z);
  reg [5:0] _15_;
  always_ff @(negedge celloutsig_1_10z[0], posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 6'h00;
    else _15_ <= { in_data[88:84], 1'h1 };
  assign { _03_[5], _01_, _03_[3:0] } = _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 14'h0000;
    else _02_ <= { celloutsig_1_0z[11:1], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_11z };
  always_ff @(posedge celloutsig_1_10z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 4'h0;
    else _04_ <= { _01_, _03_[3:1] };
  reg [2:0] _18_;
  always_ff @(posedge celloutsig_1_10z[0], posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 3'h0;
    else _18_ <= celloutsig_0_15z[6:4];
  assign { _00_, _05_[1:0] } = _18_;
  assign celloutsig_1_6z = celloutsig_1_5z[10:2] == { celloutsig_1_0z[6:0], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_4z[0], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z } == { in_data[154:150], celloutsig_1_6z };
  assign celloutsig_0_8z = celloutsig_0_5z[9:1] == { in_data[19:17], _04_, 2'h3 };
  assign celloutsig_0_12z = { celloutsig_0_1z[2:1], celloutsig_0_0z } == { _03_[5], _01_, _03_[3] };
  assign celloutsig_0_14z = { in_data[3:2], celloutsig_0_11z, _04_, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } == { celloutsig_0_9z[16:5], celloutsig_0_13z };
  assign celloutsig_0_42z = { celloutsig_0_9z[20:5], celloutsig_0_27z, celloutsig_0_41z } === { celloutsig_0_24z[11:10], celloutsig_0_25z, _04_, celloutsig_0_41z, celloutsig_0_21z, celloutsig_0_23z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } === in_data[189:181];
  assign celloutsig_0_2z = celloutsig_0_1z[2] & ~(celloutsig_0_1z[2]);
  assign celloutsig_0_20z = celloutsig_0_12z & ~(celloutsig_0_18z);
  assign celloutsig_0_9z = { _04_[3], 1'h1, celloutsig_0_0z, _04_, celloutsig_0_5z, _03_[5], _01_, _03_[3:0], celloutsig_0_8z } % { 1'h1, celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, _03_[5], _01_, _03_[3:0], _04_ };
  assign celloutsig_0_10z = { celloutsig_0_9z[17:3], _03_[5], _01_, _03_[3:0], celloutsig_0_0z } % { 1'h1, in_data[82:65], celloutsig_0_8z, 1'h1, celloutsig_0_0z };
  assign celloutsig_1_11z = { in_data[176:166], celloutsig_1_3z } !== celloutsig_1_0z;
  assign celloutsig_0_5z = ~ { in_data[95:86], celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_5z[9:1] | { celloutsig_1_8z[5:1], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_0z = | in_data[6:4];
  assign celloutsig_1_4z = celloutsig_1_0z[7:4] >> celloutsig_1_0z[10:7];
  assign celloutsig_1_5z = in_data[154:144] >> in_data[161:151];
  assign celloutsig_0_1z = { in_data[54:53], celloutsig_0_0z } >> in_data[85:83];
  assign celloutsig_0_11z = { celloutsig_0_9z[15:14], celloutsig_0_8z } >> celloutsig_0_9z[17:15];
  assign celloutsig_0_17z = celloutsig_0_9z[9:0] >> in_data[41:32];
  assign celloutsig_0_21z = { in_data[27:26], _04_, celloutsig_0_8z, celloutsig_0_0z, 1'h1 } >> celloutsig_0_5z[9:1];
  assign celloutsig_0_24z = { celloutsig_0_21z[6:5], celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_19z } >> { celloutsig_0_10z[14:1], celloutsig_0_20z };
  assign celloutsig_0_29z = { celloutsig_0_15z[7:6], celloutsig_0_13z } >> celloutsig_0_15z[7:5];
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } <<< { in_data[109:107], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_18z = { _02_[10:7], celloutsig_1_7z } <<< { celloutsig_1_8z[13:11], celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_0z = in_data[178:167] ^ in_data[172:161];
  assign celloutsig_1_1z = celloutsig_1_0z[2:0] ^ in_data[169:167];
  assign celloutsig_0_15z[9:1] = celloutsig_0_10z[19:11] ^ in_data[90:82];
  assign _03_[4] = _01_;
  assign _05_[2] = _00_;
  assign celloutsig_0_15z[0] = 1'h0;
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
